Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jan  7 11:40:20 2021
| Host         : guohui-FPGA running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xazu5ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1689 |
|    Minimum number of control sets                        |  1273 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   416 |
| Unused register locations in slices containing registers |  1516 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1689 |
| >= 0 to < 4        |   316 |
| >= 4 to < 6        |   125 |
| >= 6 to < 8        |    82 |
| >= 8 to < 10       |   125 |
| >= 10 to < 12      |    57 |
| >= 12 to < 14      |    35 |
| >= 14 to < 16      |    20 |
| >= 16              |   929 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4588 |         1006 |
| No           | No                    | Yes                    |              93 |           39 |
| No           | Yes                   | No                     |            2728 |          811 |
| Yes          | No                    | No                     |            6692 |         1128 |
| Yes          | No                    | Yes                    |             212 |           82 |
| Yes          | Yes                   | No                     |           25391 |         7915 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                    Clock Signal                                                                                    |                                                                                                                               Enable Signal                                                                                                                              |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[35]_i_2_n_0                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/phecc_done                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[32]_i_1__0_n_1                                                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/phecc_start_d1                                                                                                                                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/SR[0]                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln2_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln2_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                    | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln3_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/E[0]                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_width[15]_i_1_n_1                                                                                                                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_1                                                                                                                                                                                        | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/ecc_done                                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync1_i/s_level_out_d2_reg_2                                                                                      | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/E[0]                                                                                                                                                                                                                       | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln4_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln7_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln6_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln7_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/E[0]                                                                                                                                                                                                                       | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ap_enable_reg_pp0_iter4_reg                                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_bayer_phase[15]_i_1_n_1                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln4_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln5_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln5_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/wr_addr[7]_i_1_n_0                                                                                                                                                                                       | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_cnt[0]_i_1_n_0                                                                                                                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln3_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0                                              | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1_n_0                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln5_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln6_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_value_axi                                                                                                | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_value_axi                                                                                                | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/dest_hsdata_en                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/p_0_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__0_n_0                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config[1]_i_1_n_0                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[0]                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/E[0]                                                                                                                                                              | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0                                                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/lsig_pushreg_full                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                            | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/E[0]                                                                                                                                                            | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0[15]_i_1_n_0                                                                                                                                                                        | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/crc_reg_out[15]_i_1_n_0                                                                                                                                                                        | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln2_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_dbeat_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/pkt_valid                                                                                                                                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln3_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/start_for_xfycrcb2rgb_1080_1920_U0_U/E[0]                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_advance_pipe_data16_out                                                                                                                             | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_i_1_n_0                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                           | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_last_V_U/ibuf_inst/ireg01_out                                                                                                                                                       | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/E[0]                                                                                                                                                              | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[1]_i_1__3_n_1                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[1]_i_1__4_n_1                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready                                                                                                                                                                                                       | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/mdt_tr                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_1                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/mdt_tr                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/pre_byt_cnt2                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/mem_wdata_i[3]                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/start_for_xfycrcb2rgb_1080_1920_U0_U/mOutPtr[1]_i_1__5_n_4                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/start_for_xfrgb2ycrcb_1080_1920_U0_U/mOutPtr[1]_i_1__0_n_4                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_valid_reg[0]_0                                                                                                                                                                                     | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/dphy_en_axi                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/E[0]                                                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0                                                 | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln4_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/E[0]                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/E[0]                                                                                                                                                              | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_CS_fsm_reg[1]_1[0]                                                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/internal_empty_n_reg[0]                                                                                                                                                                                                    | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_inf1/errsotsynchs_i1                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/imgBayer_V_val_0_V_U/mOutPtr[1]_i_1__9_n_1                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_inf0/errsotsynchs_i1                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/start_for_DebayerpcA_U/mOutPtr[1]_i_1__8_n_1                                                                                                                                                                                                | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/start_for_MultiPircU_U/mOutPtr[1]_i_1__16_n_1                                                                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                        | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[0]_i_1__3_n_1                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/p_774_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/control_sync/cl_rx_state1                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfMat2AXIvideo_24_9_1080_1920_1_U0/regslice_both_AXI_video_strm_V_data_V_U/icmp_ln197_reg_1940                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfrgb2ycrcb_1080_1920_U0/mac_muladd_13ns_8ns_22ns_22_4_1_U13/contrastadj_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/CEP                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfrgb2ycrcb_1080_1920_U0/E[0]                                                                                                                                                                                                              | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfrgb2ycrcb_1080_1920_U0/internal_empty_n_reg[0]                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/mul_mul_16ns_8s_24_4_1_U54/contrastadj_mul_mul_16ns_8s_24_4_1_DSP48_5_U/CEP                                                                                                                                       |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                       | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/internal_full_n_reg[0]                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg01_out                                                                                                                                                       | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/intr_status_int[11]_i_1_n_0                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/Gamma_U0/icmp_ln253_reg_4930                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[2]                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/icmp_ln189_reg_308_reg[0]_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/ibuf_inst/ireg01_out                                                                                                                                                       | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[0]_i_1__4_n_1                                                                                                                                              | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg01_out                                                                                                                                                       | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[0]_i_1__3_n_1                                                                                                                                              | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/start_for_MultiPibkb_U/mOutPtr[1]_i_1_n_1                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ap_enable_reg_pp0_iter4_reg                                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/E[0]                                                                                                                                                                                                        | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/p_1_in2_in                                                                                                                                                                                                  | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/select_ln78_reg_2369                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln51_1_i_reg_4730                                                                                                                                                                                       | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln51_1_i_reg_473                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln608_i_reg_4840                                                                                                                                                                                        | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln608_i_reg_484                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfMat2AXIvideo_24_9_1080_1920_1_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_NS_fsm194_out                                                                                                                                                                                            | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/phi_ln51_i_reg_461                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state2                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_enable_reg_pp0_iter4_reg_1[0]                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_enable_reg_pp0_iter4_reg_3[0]                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/mOutPtr[1]_i_1__3_n_1                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c_i_U/mOutPtr[1]_i_1_n_1                                                                                                                                                                                              | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/HwReg_bayer_phase_c_U/mOutPtr[1]_i_1__7_n_1                                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_17/syncstages_ff[2]                                                                                                                                                                           | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[2]_1                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[0]_i_1__4_n_1                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/E[0]                                                                                                                                                              | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_CS_fsm_state2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_NS_fsm112_out                                                                                                                                                                                              | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln51_i_reg_367                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/E[0]                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_enable_reg_pp0_iter3_reg_1[0]                                                                                                                                                                              | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_enable_reg_pp0_iter3_reg_3[0]                                                                                                                                                                              | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__0_n_0                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/phecc_done                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1__0_n_0                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1_n_0                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0                                                                                                            | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_1                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_1                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/internal_empty_n_reg_2[0]                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]_1[0]                                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                    | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db1_i_1_n_0                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_soft_reset_clr                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/E[0]                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/SR[0]                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[2]_0[0]                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[2]_1[0]                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/E[0]                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/SR[0]                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/internal_empty_n_reg                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln51_2_i_reg_3790                                                                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln51_2_i_reg_379                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/internal_empty_n_reg_1[0]                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_ap_start_reg_0                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync1_i/cl_rx_state                                                                                               | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/control_sync/SR[0]                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln852_i_reg_3900                                                                                                                                                                                          | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/phi_ln852_i_reg_390                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              |                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_value_axi                                                                                                | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_awready0                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                  | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_1_n_0                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln7_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/start_for_dualAryEqualize_1080_1920_256_U0_U/mOutPtr[2]_i_1_n_4                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/phi_ln280_i_i_reg_5240                                                                                                                                                                                               | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/phi_ln280_i_i_reg_524                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln327_reg_39220                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r[3]_i_1_n_0                                                      | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/scale_2_reg_27076[30]_i_1_n_4                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                    | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                       | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/SS[0]                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/and_ln825_reg_24490                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in2_in                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_arready0                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                     | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/icmp_ln1073_reg_830[0]_i_1_n_1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/internal_empty_n_reg_0                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/s_axi_CTRL_ARVALID_0                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/control_sync/SR[0]                                                                                                  |                3 |              3 |         1.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/pktnppi_fifo_rst_reg_0                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/E[0]                                                                                                                                                                                                              | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/areset_r                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/cur_dtype_pxls_i_1_n_0                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/xpm_arst_03/reset_pol                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_bs_rst_dphy_inst/sync_flop_1                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/spkt_fifo_dis_done                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/phecc_done                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1__0_n_0                                                        |                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state[2]_i_1_n_0                                                                                                  | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/FSM_sequential_rst_blk_state[2]_i_1_n_0                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_5[0]                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1_n_0                                                           |                                                                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_04/reset_pol                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/reset_pol                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                2 |              3 |         1.50 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                    | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LP_CNTS[0].lp_data[0]_i_2_n_0                                                                                                                                                                                        | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_data                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0                                                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/E[0]                                                                                                                                                                                                              | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mujbC_U21/design_1_v_demosaic_0_0_v_demosaic_mul_mujbC_DSP48_3_U/CEB2                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/E[0]                                                                                                                                                                                                              | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/E[0]                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_state_sync1_i/E[0]                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_4_in                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln317_reg_39130                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/SR[0]                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_reg_2[0]                                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/grant_hot                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt_reg[1]_0[0]                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt[4]_i_1__0_n_0                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[3]_i_1_n_0                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                        | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_st_cnt[4]_i_1_n_0                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/lp_11_r                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_11_r                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_data                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/syncstages_ff_reg[2]                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/EXT_LPF/lpf_int                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/E[0]                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                    | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/sband_tr2                                                                                                                                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/vfb_cnt[3]_i_1_n_0                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/icmp_ln189_reg_308_reg[0]_0[0]                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln7_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                    | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/and_ln825_reg_2449_pp0_iter1_reg0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_value_axi                                                                                                | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                                 | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                              | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0[15]_i_1_n_0                                                                                                                                                                        | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                              | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_value_axi                                                                                                | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/ecc_done                                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_1[0]                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/SS[0]                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                        |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[4][0]                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                      | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_2_n_0                                                                                                                                                                  | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth[7]_i_1_n_0                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln5_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                      | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                5 |              5 |         1.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/stop_extn_cnt                                                                                                             | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/rd_req0                                                                                                       | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln3_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                  | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln4_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/stop_extn_cnt                                                                                                             | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln2_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/proc_sys_reset_150M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_150M/U0/SEQ/seq_clr                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/wr_req_i_1_n_0                                                                                                | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/waddr                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                  | design_1_i/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0/SEQ/seq_clr                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln6_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mujbC_U21/design_1_v_demosaic_0_0_v_demosaic_mul_mujbC_DSP48_3_U/CEB2                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                  | design_1_i/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/wr_addr[7]_i_1_n_0                                                                                                                                                                                       | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/p_2_out[69]                                                                                                                                                                                                        | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/p_19_in                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/Gamma_U0/E[0]                                                                                                                                                                                                                              | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/ecc_done                                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                         |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/ier[31]_i_1_n_0                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth132_out                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                   | design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                              | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkout0_out |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/SR[0]                                                                      |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2[0]                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfrgb2ycrcb_1080_1920_U0/mac_muladd_16ns_8ns_22ns_23_4_1_U14/contrastadj_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/ap_block_pp0_stage0_subdone                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_1                                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[0][172]_i_1_n_0                                                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/crc_reg_out[15]_i_1_n_0                                                                                                                                                                        | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_width[15]_i_1_n_1                                                                                                                                                                                       | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[29]_i_2_n_1                                                                                                                                                | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/crc_reg_out[15]_i_1_n_0                                                                                                                                                                        | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[13][0]                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/sitofp_32ns_32_4_no_dsp_1_U24/contrastadj_ap_sitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/dist_over_up_0                                                                              |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/trunc_ln674_reg_4560                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/E[0]                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/shiftReg_ce                                                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img4_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG[0][15]_i_1_n_4                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/sitodp_32ns_64_4_no_dsp_1_U33/contrastadj_ap_sitodp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                                                              |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                       | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[8][0]                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/sel                                                                           | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_1_n_0                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfrgb2ycrcb_1080_1920_U0/Value_uchar_10_reg_4580                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/sel                                                                           | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/settle_cnt[7]_i_1__0_n_0                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15][0]                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14][0]                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[12][0]                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[11][0]                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[10][0]                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[9][0]                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                    | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lx_info                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                  | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_start_d1_reg[1]                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_start_d1_reg[0]                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2][0]                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                  | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                           | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dly_irq_reg_1[0]                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]                    | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg_0[0]                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                    | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/E[0]                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/sitofp_32ns_32_4_no_dsp_1_U25/contrastadj_ap_sitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/dist_over_up_0                                                                              |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/zext_ln83_reg_27023[7]_i_1_n_4                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/vid_io_out_ce_0[0]                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/cpu_reg_v1_0_0/inst/cpu_reg_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                8 |              8 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/icmp_ln278_reg_27093[0]_i_1_n_4                                                                                                                                                                           | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U29/contrastadj_ap_fcmp_0_no_dsp_32_u/SR[0]                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                                |                1 |              9 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_1                                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              |                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_width[15]_i_1_n_1                                                                                                                                                                                       | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/add_ln77_reg_269920                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                           | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                           |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_NS_fsm1                                                                                                                                                                                                | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/i_reg_4782                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/crc/CSI_OPT1_OFF.crc_32b_i/prv_crc_cr0[15]_i_1_n_0                                                                                                                                                                        | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                       |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                       |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                           | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/ier[31]_i_1_n_0                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                           | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                           |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                           | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_196_in                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_1[0]             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                       |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_0[0]             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                       |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[1][0]         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_0[0]                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_6[0]                                                                                 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2[0]                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                         |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_0                                                                                                                                                                                                        | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln501_reg_3891_reg[0]_1                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_NS_fsm[2]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                                 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0]                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                 | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              |                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                             | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                             | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                             | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce                                                                                                                                                                                                          | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/icmp_ln501_reg_3891_reg[0]_0                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/shiftReg_ce                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/E[0]                                                                                                                                                                                                              | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_V_2_5_reg_6600                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[0][0]         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_1[0]                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[2][0]         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg[0]                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[3][0]         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_2[0]                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/op_inf/vfb_data[9]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/ier[31]_i_1_n_0                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/mm2s_hrd_resetn                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/icmp_ln706_reg_24260                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                6 |             11 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfMat2AXIvideo_24_9_1080_1920_1_U0/ap_CS_fsm_state6                                                                                                                                                                                        | design_1_i/contrastadj_0/inst/xfMat2AXIvideo_24_9_1080_1920_1_U0/i_reg_104_0                                                                                                                                                                                                   |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfMat2AXIvideo_24_9_1080_1920_1_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_enable_reg_pp0_iter0_reg[0]                                                                                                                                  | design_1_i/contrastadj_0/inst/xfMat2AXIvideo_24_9_1080_1920_1_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_NS_fsm110_out                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth132_out                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth132_out                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[16]_i_1__0_n_1                                                                                                                                              | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/ap_CS_fsm_state4                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                      |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/regslice_both_AXI_video_strm_V_data_V_U/j_reg_192_reg[0][0]                                                                                                                                           | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/regslice_both_AXI_video_strm_V_data_V_U/SR[0]                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                               | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/rdata[15]_i_1_n_1                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dmul_64ns_64ns_64_6_max_dsp_1_U31/contrastadj_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                             |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/E[0]                                                                                                                                                                                                              | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                5 |             11 |         2.20 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              |                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dmul_64ns_64ns_64_6_max_dsp_1_U32/contrastadj_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                             |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                   |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfMat2AXIvideo_24_9_1080_1920_1_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[1][0]                                                                                                                                             |                                                                                                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter0_reg_1[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                |                6 |             11 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/icmp_ln949_reg_22290                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[16]_1[0]                                                                                                                                                | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                   |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_CS_fsm_state3                                                                                                                                                                                                                  | design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_NS_fsm18_out                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/internal_empty_n_reg[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             11 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_hrd_resetn                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/select_ln82_1_reg_270180                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_NS_fsm[4]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0                                                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[6][0]                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/E[0]                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/pkt_valid                                                                                                                                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                |                4 |             12 |         3.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                         |                                                                                                                                                                                                                                                                                |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_1_n_0                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                8 |             12 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/phecc_start_d1                                                                                                                                                                                                       | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |               11 |             12 |         1.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                 |                                                                                                                                                                                                                                                                                |                7 |             12 |         1.71 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              |                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[11]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/ap_CS_fsm_state9                                                                                                                                                                                      | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/ap_CS_fsm_state3                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/aw_hs                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                                                           |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                            | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                    |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                           | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                1 |             13 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                                |                1 |             13 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/axis_beat_smpld                                                                                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0                                                                                                                                                                                  |                2 |             14 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0                                                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                5 |             14 |         2.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/phecc_start_d1                                                                                                                                                                                                       | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                6 |             14 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                                | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg_0[0]                                                                                                                                                                     |                5 |             14 |         2.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                            | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg_0[0]                                                                                                                                                                     |                4 |             14 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                            | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg_0[0]                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/ecc_done                                                                                                                                                                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                4 |             14 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                        | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_bayer_phase[15]_i_1_n_1                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                    |                3 |             15 |         5.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                                 |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_1                                                                                                                                                                                        | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                5 |             15 |         3.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/en_hs_lpn_sync_r                                                                 |                3 |             15 |         5.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                          |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_width[15]_i_1_n_1                                                                                                                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                     |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/DebayerRatBorBatR_U0_bayerPhase_out_write                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_0                                                                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_CS_fsm_state8                                                                                                                                                                                                                  | design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_NS_fsm1                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_NS_fsm1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/crc_trig_d1                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_1                                                                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/cur_byte_cnt[15]_i_2_n_0                                                                                                                                                                                             | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/cur_byte_cnt[15]_i_1_n_0                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/Gamma_U0/x_0_reg_3500                                                                                                                                                                                                                      | design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/Gamma_U0/ap_CS_fsm_state4                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state6                                                                                                                                                                                                    | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/t_V_reg_173                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_reg_0[0]                                                        | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/fifo_rd_rst_t1                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc3[31]_i_1_n_0                                                                                                                                                                                | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_CS_fsm_state2                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                                                                                   | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_CS_fsm_state7                                                                                                                                                                                                           | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/y_0_reg_233                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_3                                                                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[1][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/E[0]                                                                                                                                                              | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/clear                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/p_0_in__0__0[31]                                                                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/control/pkt_valid                                                                                                                                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_reg_0[0]                                                        | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/fifo_rd_rst_t1                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/lp_count_pulse_2                                                                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                  |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc2[31]_i_1_n_0                                                                                                                                                                                | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/DebayerRandBatG_U0_bayerPhase_read                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/reg_64160                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                      | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/byte_cnt_reg[15]_i_1_n_0                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/diwc_valid_int                                                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_325/ap_NS_fsm1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_enable_reg_pp0_iter0_reg_1[0]                                                                                                                                 | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_NS_fsm1                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_value_axi                                                                                                | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_video_format[15]_i_1_n_1                                                                                                                                                                                | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_NS_fsm1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/time_out_counter                                                                                                                                                 | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_rx_rst_logic/reset_timer_r                                                                                                                                                          |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state5                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state10                                                                                                                                                                                                  | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state4                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5][0]                                                                                                                                              | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_NS_fsm1                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/rdata[31]_i_2_n_1                                                                                                                                                                                                 | design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/rdata[31]_i_1_n_1                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_314/ap_NS_fsm1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter0_reg_2[0]                                                                                                                                  | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter0_reg_4[0]                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_wc_lte4_i_1_n_0                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_state10                                                                                                                                                                                                   | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_state4                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc1[31]_i_1_n_0                                                                                                                                                                                | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_308/ap_NS_fsm1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state6                                                                                                                                                                                                   | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/t_V_reg_173                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_reg[4]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_319/ap_NS_fsm1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/E[0]                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/v_gamma_lut_CTRL_s_axi_U/rdata[31]_i_2_n_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_1                                                                                |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ap_enable_reg_pp0_iter4_reg                                                                                                         |                                                                                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_state16                                                                                                                                                                                                    | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/y_0_i_i_reg_535                                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state11                                                                                                                                                                                           | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/y_0_i_reg_495                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/Q[1]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/Q[1]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/ap_CS_fsm_state10                                                                                                                                                                                             | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/y_0_i_reg_401                                                                                                                                                                                                       |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state5                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/x_0_reg_2440                                                                                                                                                                                                               | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth132_out                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                       |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                7 |             18 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[29]_i_2_n_1                                                                                                                                                | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/p_1_in2_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                7 |             18 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                               |                                                                                                                                                                                                                                                                                |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.resi_wdth132_out                                                                                                                                                                      | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                7 |             18 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_CS_fsm_pp2_stage0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               16 |             18 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/p_3_in                                                                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                7 |             18 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                7 |             18 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[0][172]_i_1_n_0                                                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                5 |             19 |         3.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                                |                2 |             19 |         9.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3                                                                                                                                                     |                7 |             19 |         2.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/p_1_in                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                8 |             19 |         2.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/add_ln51_reg_269620                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/internal_full_n_reg_0[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wen_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/internal_full_n_reg[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/internal_full_n_reg_1[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/internal_full_n_reg_0[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |               13 |             20 |         1.54 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/ppi_rdvld                                                                                                                                                                                                     | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01/arststages_ff[2]                                                                                                                                                                                                    |                5 |             20 |         4.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/lane_merger/pkt_fifo_wdata[39]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                8 |             20 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/icmp_ln278_reg_27093[0]_i_1_n_4                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                7 |             20 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/indvar_flatten_reg_47930                                                                                                                                                                                  | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/Q[0]                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/internal_full_n_reg_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               11 |             20 |         1.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter4_r_0_0_i_reg_806[9]_i_2_n_1                                                                                                                                                             | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter4_r_0_0_i_reg_806[9]_i_1_n_1                                                                                                                                                                   |                6 |             20 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/imgBayer_V_val_0_V_U/U_design_1_v_demosaic_0_0_fifo_w10_d2_A_x_ram/shiftReg_ce                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               15 |             20 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/shiftReg_ce                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               13 |             20 |         1.54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/shiftReg_ce_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                9 |             20 |         2.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/shiftReg_ce_1                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               14 |             20 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/internal_full_n_reg_2[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               11 |             20 |         1.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/internal_full_n_reg_1[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               11 |             20 |         1.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr                                                                                            | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/timeout_cntr_rst                                                                                              |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]       |                8 |             20 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                8 |             20 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3]                    | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                9 |             20 |         2.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]       |                6 |             20 |         3.33 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              |                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                    |                6 |             21 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/lp_state_sync0_i/cl_rx_state_reg[0]_0                                                                                      | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_csi_rx_clk_lane.dphy_rx_clk_lane/init_count                                                                                                                       |                3 |             21 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/TUSER_WIDTH_GTE96.m_axis_tuser[95]_i_1_n_0                                                                                                                                                                         | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |               11 |             21 |         1.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |               11 |             21 |         1.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               14 |             21 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/select_ln82_1_reg_270180                                                                                                                                                                                  | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mul_34ns_32s_65_1_1_U38/contrastadj_mul_34ns_32s_65_1_1_Multiplier_0_U/icmp_ln77_reg_26988_reg[0]_0                                                                                                             |                5 |             21 |         4.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/indvar_flatten_reg_970                                                                                                                                                                                            | design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/indvar_flatten_reg_97                                                                                                                                                                                                   |                3 |             21 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfrgb2ycrcb_1080_1920_U0/indvar_flatten_reg_990                                                                                                                                                                                            | design_1_i/contrastadj_0/inst/xfrgb2ycrcb_1080_1920_U0/indvar_flatten_reg_99                                                                                                                                                                                                   |                3 |             21 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc2[15]_i_1_n_0                                                                                                                                                                                | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               12 |             22 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc0[15]_i_1_n_0                                                                                                                                                                                | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               14 |             22 |         1.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc10[15]_i_1_n_0                                                                                                                                                                               | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc11[15]_i_1_n_0                                                                                                                                                                               | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               12 |             22 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc12[15]_i_1_n_0                                                                                                                                                                               | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                |                2 |             22 |        11.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                   |                3 |             22 |         7.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc13[15]_i_1_n_0                                                                                                                                                                               | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/sub_ln68_reg_26470                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                4 |             22 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                  | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                        |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc14[15]_i_1_n_0                                                                                                                                                                               | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               11 |             22 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc15[15]_i_1_n_0                                                                                                                                                                               | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                6 |             22 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg[0]                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                           |                3 |             22 |         7.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc9[15]_i_1_n_0                                                                                                                                                                                | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               16 |             22 |         1.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc8[15]_i_1_n_0                                                                                                                                                                                | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               10 |             22 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc7[15]_i_1_n_0                                                                                                                                                                                | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc6[15]_i_1_n_0                                                                                                                                                                                | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc5[15]_i_1_n_0                                                                                                                                                                                | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc4[15]_i_1_n_0                                                                                                                                                                                | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                9 |             22 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc3[15]_i_1_n_0                                                                                                                                                                                | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               11 |             22 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info1_vc1[15]_i_1_n_0                                                                                                                                                                                | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               14 |             22 |         1.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[0][172]_i_1_n_0                                                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                6 |             23 |         3.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                6 |             23 |         3.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/sitofp_32ns_32_4_no_dsp_1_U25/contrastadj_ap_sitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/A_Z_DET/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                              |                4 |             23 |         5.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/sitofp_32ns_32_4_no_dsp_1_U24/contrastadj_ap_sitofp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/A_Z_DET/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                              |                4 |             23 |         5.75 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                        |                4 |             23 |         5.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                5 |             24 |         4.80 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               16 |             24 |         1.50 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               16 |             24 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                 |                                                                                                                                                                                                                                                                                |               11 |             24 |         2.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/E[1]                                                                                                                                                                                                     | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               11 |             24 |         2.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/E[0]                                                                                                                                                                                                     | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |               13 |             24 |         1.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                |               11 |             24 |         2.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfMat2AXIvideo_24_9_1080_1920_1_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_A                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                |                2 |             24 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                            | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                9 |             24 |         2.67 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               16 |             24 |         1.50 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               18 |             24 |         1.33 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               16 |             24 |         1.50 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               15 |             24 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfMat2AXIvideo_24_9_1080_1920_1_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_B                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             24 |         3.43 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               13 |             24 |         1.85 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               16 |             24 |         1.50 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               14 |             24 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                 |                                                                                                                                                                                                                                                                                |               14 |             24 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                |                2 |             24 |        12.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |                9 |             24 |         2.67 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               10 |             24 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_A                                                                                                                                             |                                                                                                                                                                                                                                                                                |               13 |             24 |         1.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_B                                                                                                                                             |                                                                                                                                                                                                                                                                                |               11 |             24 |         2.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/Gamma_U0/shiftReg_ce                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfrgb2ycrcb_1080_1920_U0/mac_muladd_13ns_8ns_22ns_22_4_1_U13/contrastadj_mac_muladd_13ns_8ns_22ns_22_4_1_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_enable_reg_pp2_iter21                                                                                                                                                                                        |                3 |             24 |         8.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               15 |             24 |         1.60 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               12 |             24 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                      | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                    |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                             | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               14 |             24 |         1.71 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                |                9 |             24 |         2.67 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               16 |             24 |         1.50 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               13 |             24 |         1.85 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               16 |             24 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                     |                                                                                                                                                                                                                                                                                |               11 |             24 |         2.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                       | design_1_i/v_gamma_lut_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                  |                8 |             25 |         3.12 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               19 |             25 |         1.32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/ap_NS_fsm[3]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_state_reg[0]_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[3][0]                                                                                                                                           |                                                                                                                                                                                                                                                                                |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_hsdata_en                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                8 |             26 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                      |                                                                                                                                                                                                                                                                                |               18 |             26 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[5][0]                                                                                                                                           |                                                                                                                                                                                                                                                                                |               14 |             26 |         1.86 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               15 |             26 |         1.73 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               13 |             26 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/m_axis_tdata[63]_i_2_n_0                                                                                                                                                                                           | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |               10 |             26 |         2.60 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               11 |             26 |         2.36 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               12 |             26 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/SR[0]                                                                                                                                                                                                                    |               11 |             26 |         2.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |               11 |             26 |         2.36 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               11 |             26 |         2.36 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               12 |             26 |         2.17 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               13 |             26 |         2.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               10 |             26 |         2.60 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               16 |             26 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/dest_req                                                                                                                                                                                    | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/core_config_reg[1]_0[0]                                                                                                                                                                                        |                8 |             26 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/p_0_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |                9 |             26 |         2.89 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              |                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                        |                7 |             26 |         3.71 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               15 |             26 |         1.73 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               16 |             26 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_vc0                                                                                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/stream/cur_lp_wc_lte4_i_1_n_0                                                                                                                                                                                                   |                8 |             27 |         3.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                 |                                                                                                                                                                                                                                                                                |               14 |             27 |         1.93 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[35]_i_2_n_0                                                            | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                5 |             27 |         5.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0                                                                     |                                                                                                                                                                                                                                                                                |                5 |             27 |         5.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |               10 |             28 |         2.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/x_0_i_i_reg_5460                                                                                                                                                                                                     | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/x_0_i_i_reg_546                                                                                                                                                                                                            |                5 |             28 |         5.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/x_0_i_reg_5060                                                                                                                                                                                              | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/x_0_i_reg_506                                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/s_axis_s2mm_tready_i_axis_dw_conv                                             |                                                                                                                                                                                                                                                                                |               11 |             28 |         2.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0                                                                                                                                                                           | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/phecc/m_axis_aresetn_2                                                                                                                                                                                                          |                4 |             29 |         7.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                5 |             29 |         5.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/scale_2_reg_27076[30]_i_1_n_4                                                                                                                                                                             | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U28/contrastadj_ap_fcmp_0_no_dsp_32_u/icmp_ln77_reg_26988_pp2_iter31_reg_reg[0]                                                                                                     |                6 |             29 |         4.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                5 |             29 |         5.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/fcmp_32ns_32ns_1_2_no_dsp_1_U28/contrastadj_ap_fcmp_0_no_dsp_32_u/scale_1_reg_27069_reg[25]                                                                                                                     |                4 |             29 |         7.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter3_en_rgd_V_0_0_i_reg_7780                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               18 |             30 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[32]_i_1__0_n_1                                                                                                                                             | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                5 |             30 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/tmp_val_0_V_reg_498[9]_i_1_n_1                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               19 |             30 |         1.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[5]_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                |               14 |             30 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/internal_empty_n_reg                                                                                                                  |                                                                                                                                                                                                                                                                                |                6 |             30 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter0_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                |               14 |             30 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                      |                                                                                                                                                                                                                                                                                |                6 |             30 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/E[0]                                                                                                                                                                                                   | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                5 |             30 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ZipperRemoval_U0_img_V_val_2_V_read                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               13 |             30 |         2.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                        | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                7 |             31 |         4.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/sitodp_32ns_64_4_no_dsp_1_U33/contrastadj_ap_sitodp_2_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/A_Z_DET/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                              |                4 |             31 |         7.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/ap_NS_fsm[4]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             31 |         4.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                                 |               12 |             31 |         2.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ireg_reg[32][0]                                                                                                                                                  | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_2[0]                                                                                                                                                     |                5 |             31 |         6.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/REQ_BUFFER_RAW10.res_data[63]_i_1_n_0                                                                                                                                                                  | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |               10 |             31 |         3.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                9 |             31 |         3.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                8 |             31 |         3.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[29]_i_1_n_1                                                                                                                                                 | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |               11 |             31 |         2.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_0[0]                                                                                                                                                | design_1_i/v_demosaic_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                   |               10 |             31 |         3.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[2][0]                                                                                                                                              |                                                                                                                                                                                                                                                                                |               10 |             31 |         3.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_410[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_408[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_42[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_40[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_419[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_417[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_418[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_416[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_417[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_415[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_374[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_372[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_416[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_414[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_415[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_413[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_414[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_412[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_413[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_411[0]                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_412[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_410[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_411[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_409[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_306[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_304[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_492[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_490[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_500[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_498[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_368[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_366[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_373[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_371[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_50[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_48[0]                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_5[0]                                                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_3[0]                                                                                                                                                                                |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_499[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_497[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_38[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_36[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_375[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_373[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_446[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_444[0]                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_376[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_374[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_377[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_375[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_439[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_437[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_44[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_42[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_440[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_438[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_441[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_439[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_442[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_440[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_443[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_441[0]                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_444[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_442[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_445[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_443[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_378[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_376[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_420[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_418[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_62[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_60[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_379[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_377[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_63[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_61[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_64[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_62[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_496[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_494[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_495[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_493[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_494[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_492[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_493[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_491[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[6][0]                                                                                                                                              |                                                                                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_421[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_419[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_392[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_390[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_4[0]                                                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_2[0]                                                                                                                                                                                |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_399[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_397[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_398[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_396[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_397[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_395[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_367[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_365[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_383[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_381[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_384[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_382[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_396[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_394[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_395[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_393[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_394[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_392[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/shiftReg_ce_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_393[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_391[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_40[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_38[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_391[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_389[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_390[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_388[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/rdata_reg[31]_i_8_n_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/rdata_reg[31]_i_4_n_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/rdata_reg[31]_i_12_n_1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_39[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_37[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_389[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_387[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_388[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_386[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_387[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_385[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_386[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_384[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_385[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_383[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_370[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_368[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_497[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_495[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_372[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_370[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/count_total_1_reg_270020                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_41[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_39[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_409[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_407[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_408[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_406[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/scale_1_reg_27069[31]_i_1_n_4                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_407[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_405[0]                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_406[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_404[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_405[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_403[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_371[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_369[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_404[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_402[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_498[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_496[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_37[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_35[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_403[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_401[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/sub_i_reg_27039[31]_i_1_n_4                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_380[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_378[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_381[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_379[0]                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_402[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_400[0]                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_382[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_380[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_401[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_399[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_400[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_398[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_369[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_367[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_512[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SR[0]                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_484[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_482[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_485[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_483[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_486[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_484[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_487[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_485[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_488[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_486[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_6[0]                                                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_4[0]                                                                                                                                                                                |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_59[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_57[0]                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_58[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_56[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_57[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_55[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_56[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_54[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_55[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_53[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_54[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_52[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_53[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_51[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_52[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_50[0]                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_489[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_487[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_511[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_509[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_510[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_508[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_51[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_49[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_509[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_507[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_508[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_506[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_507[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_505[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_506[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_504[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_505[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_503[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_504[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_502[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_503[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_501[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_502[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_500[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_501[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_499[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_60[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_58[0]                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              |                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[9]                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[10]                                                                                            | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                             | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                  | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[8]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[9]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_61[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_59[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[10]                                                                                            | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_full_reg[0]                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                  |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                    |                                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                        |                                                                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_314/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/AXIvideo2MultiBayer2_U0/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_491[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_489[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_490[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_488[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_49[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_47[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_425[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_423[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_456[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_454[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_455[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_453[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_454[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_452[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_453[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_451[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_452[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_450[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_451[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_449[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_450[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_448[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_45[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_43[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_449[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_447[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_448[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_446[0]                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_447[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_445[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_422[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_420[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_423[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_421[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_424[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_422[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_457[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_455[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_426[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_424[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_427[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_425[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_428[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_426[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_429[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_427[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_43[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_41[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_430[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_428[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_431[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_429[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_432[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_430[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_433[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_431[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_434[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_432[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_435[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_433[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_436[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_434[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_437[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_435[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_47[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_45[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_482[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_480[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_481[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_479[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_480[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_478[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_48[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_46[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_479[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_477[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_478[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_476[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_477[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_475[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_476[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_474[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_475[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_473[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_474[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_472[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_473[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_471[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_472[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_470[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_471[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_469[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_470[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_468[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_438[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_436[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_469[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_467[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_468[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_466[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_467[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_465[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_466[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_464[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_465[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_463[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_464[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_462[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_463[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_461[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_462[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_460[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_461[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_459[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_460[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_458[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_46[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_44[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_459[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_457[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_458[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_456[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_121[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_119[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_190[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_188[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_19[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_17[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_292[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_290[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_293[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_291[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_189[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_187[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_188[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_186[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_116[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_114[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_117[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_115[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_118[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_116[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_12[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_10[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_120[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_118[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_191[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_189[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_122[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_120[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_123[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_121[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_124[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_122[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_125[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_123[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_126[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_124[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_127[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_125[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_128[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_126[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_129[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_127[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_13[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_11[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_130[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_128[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_2[0]                                                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                                |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_288[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_286[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_289[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_287[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_205[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_203[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_204[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_202[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_203[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_201[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_202[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_200[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_201[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_199[0]                                                                                                                                                                              |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_200[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_198[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_29[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_27[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_20[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_18[0]                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_131[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_129[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_199[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_197[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_290[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_288[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_198[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_196[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_291[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_289[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_197[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_195[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_196[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_194[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_195[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_193[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_194[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_192[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_193[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_191[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_192[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_190[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_102[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_100[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_111[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_109[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_299[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_297[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_3[0]                                                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_1[0]                                                                                                                                                                                |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_110[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_108[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_11[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_9[0]                                                                                                                                                                                |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_109[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_107[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_108[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_106[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_107[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_105[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_106[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_104[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_105[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_103[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_104[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_102[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_112[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_110[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_101[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_99[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_103[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_101[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_100[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_98[0]                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_10[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_8[0]                                                                                                                                                                                |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_0[0]                                                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2][0]                                                                                                                                                                                  |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_187[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_185[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_186[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_184[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_185[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_183[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_184[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_182[0]                                                                                                                                                                              |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_183[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_181[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_139[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_137[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_366[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_364[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_132[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_130[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_133[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_131[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_134[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_132[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_135[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_133[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_136[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_134[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_294[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_292[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_295[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_293[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_137[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_135[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_138[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_136[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_206[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_204[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_14[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_12[0]                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_296[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_294[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_140[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_138[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_141[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_139[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_297[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_295[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_298[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_296[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_142[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_140[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_119[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_117[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_114[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_112[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_113[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_111[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_244[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_242[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_254[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_252[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_253[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_251[0]                                                                                                                                                                              |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_252[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_250[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_251[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_249[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_250[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_248[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_25[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_23[0]                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_249[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_247[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_248[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_246[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_247[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_245[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_246[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_244[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_245[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_243[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_255[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_253[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_243[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_241[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_242[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_240[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_241[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_239[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_240[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_238[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_24[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_22[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_239[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_237[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_238[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_236[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_237[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_235[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_275[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_273[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_236[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_234[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_262[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_260[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_270[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_268[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_27[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_25[0]                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_271[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_269[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_269[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_267[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_268[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_266[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_267[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_265[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_266[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_264[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_265[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_263[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_264[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_262[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_263[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_261[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_235[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_233[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_272[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_270[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_261[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_259[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_260[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_258[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_26[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_24[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_259[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_257[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_258[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_256[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_273[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_271[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_274[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_272[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_257[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_255[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_256[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_254[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_285[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_283[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_218[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_216[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_217[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_215[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_28[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_26[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_280[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_278[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_281[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_279[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_216[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_214[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_215[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_213[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_282[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_280[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_283[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_281[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_214[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_212[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_284[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_282[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_219[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_217[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_213[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_211[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_212[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_210[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_211[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_209[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_210[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_208[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_21[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_19[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_209[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_207[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_286[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_284[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_287[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_285[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_208[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_206[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_207[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_205[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_277[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_275[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_234[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_232[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_233[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_231[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_232[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_230[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_231[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_229[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_230[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_228[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_23[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_21[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_229[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_227[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_228[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_226[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_227[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_225[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_276[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_274[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_115[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_113[0]                                                                                                                                                                              |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_278[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_276[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_226[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_224[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_225[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_223[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_224[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_222[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_279[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_277[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_223[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_221[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_222[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_220[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_221[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_219[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_220[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_218[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_22[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_20[0]                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_322[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_320[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_313[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_311[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_314[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_312[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_315[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_313[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_316[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_314[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_317[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_315[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_318[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_316[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_319[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_317[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_32[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_30[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_320[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_318[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_321[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_319[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_312[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_310[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_304[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_302[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_305[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_303[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_323[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_321[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_324[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_322[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_325[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_323[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_325/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_326[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_324[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_327[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_325[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_328[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_326[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_329[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_327[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_96[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_94[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_87[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_85[0]                                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_88[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_86[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_89[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_87[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_9[0]                                                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_7[0]                                                                                                                                                                                |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_90[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_88[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_91[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_89[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_92[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_90[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_93[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_91[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_94[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_92[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_95[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_93[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_33[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_31[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_97[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_95[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_98[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_96[0]                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_99[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_97[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_483[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_481[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_308[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_306[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_309[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_307[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_31[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_29[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_182[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_180[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_311[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_309[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_356[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_354[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_347[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_345[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_348[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_346[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_349[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_347[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_35[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_33[0]                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_350[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_348[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_351[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_349[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_352[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_350[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_353[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_351[0]                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_354[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_352[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_355[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_353[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_346[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_344[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_357[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_355[0]                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_358[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_356[0]                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_359[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_357[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_36[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_34[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_360[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_358[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_361[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_359[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_362[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_360[0]                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_363[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_361[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_364[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_362[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_365[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_363[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_339[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_337[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_330[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_328[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_331[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_329[0]                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_307[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_305[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_332[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_330[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_333[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_331[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_334[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_332[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_335[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_333[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_336[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_334[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_337[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_335[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_338[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_336[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_310[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_308[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_34[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_32[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_340[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_338[0]                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_341[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_339[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_342[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_340[0]                                                                                                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_343[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_341[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c3_i_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_344[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_342[0]                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/bayerPhase_c_i_U/U_design_1_v_demosaic_0_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_345[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_343[0]                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_301[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_299[0]                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_161[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_159[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_160[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_158[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_16[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_14[0]                                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_159[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_157[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_158[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_156[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_157[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_155[0]                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_156[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_154[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_155[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_153[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_154[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_152[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_86[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_84[0]                                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_152[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_150[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_151[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_149[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_162[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_160[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_150[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_148[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_15[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_13[0]                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_149[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_147[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_148[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_146[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_147[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_145[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_146[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_144[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_145[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_143[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_144[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_142[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_143[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_141[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_302[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_300[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_65[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_63[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_173[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_171[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_181[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_179[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_180[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_178[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_18[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_16[0]                                                                                                                                                                               |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_179[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_177[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_178[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_176[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_177[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_175[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_176[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_174[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_175[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_173[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_174[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_172[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_30[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_28[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_300[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_298[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_153[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_151[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_172[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_170[0]                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_171[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_169[0]                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_170[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_168[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_17[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_15[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_169[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_167[0]                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_168[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_166[0]                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_167[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_165[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_166[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_164[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_165[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_163[0]                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_164[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_162[0]                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_163[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_161[0]                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_77[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_75[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_81[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_79[0]                                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_80[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_78[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_72[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_70[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_73[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_71[0]                                                                                                                                                                               |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_82[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_80[0]                                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_8[0]                                                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_6[0]                                                                                                                                                                                |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_83[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_81[0]                                                                                                                                                                               |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_74[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_72[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_84[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_82[0]                                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_71[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_69[0]                                                                                                                                                                               |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_70[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_68[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_75[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_73[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_85[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_83[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_69[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_67[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_78[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_76[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_66[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_64[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_68[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_66[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_67[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_65[0]                                                                                                                                                                               |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_76[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_74[0]                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_303[0]                                                                                                                                                                       | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_301[0]                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_79[0]                                                                                                                                                                        | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_77[0]                                                                                                                                                                               |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/SRL_SIG_reg[0][0]_7[0]                                                                                                                                                                         | design_1_i/contrastadj_0/inst/img2_data_U/U_contrastadj_fifo_w24_d2_S_ram/ap_CS_fsm_reg[2]_5[0]                                                                                                                                                                                |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                            | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             33 |         4.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[1][172]_i_1_n_0                                                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                           | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]                                                                                                                        |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/VFB_MIN.reorder/buf_data[0][172]_i_1_n_0                                                                                                                                                                               | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                              |                6 |             34 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                          |                                                                                                                                                                                                                                                                                |                6 |             34 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/x_0_i_reg_4230                                                                                                                                                                                                | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/x_0_i_reg_423                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                    |                                                                                                                                                                                                                                                                                |               16 |             34 |         2.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               18 |             35 |         1.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                9 |             35 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/conv3_i_reg_27044[63]_i_1_n_4                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                8 |             35 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               14 |             35 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                             | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                         |                5 |             36 |         7.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                       |                                                                                                                                                                                                                                                                                |               16 |             37 |         2.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/luma_1_V_fu_166[6]_i_2_n_1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               10 |             37 |         3.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/luma_1_V_fu_166[6]_i_2_n_1                                                                                                                                                                                                 | design_1_i/v_demosaic_0/inst/ZipperRemoval_U0/luma_1_V_fu_166[6]_i_1_n_1                                                                                                                                                                                                       |                8 |             37 |         4.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                    | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                5 |             37 |         7.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                              | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                    |                4 |             38 |         9.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                9 |             38 |         4.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               15 |             38 |         2.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                   |                                                                                                                                                                                                                                                                                |               15 |             38 |         2.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                                | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             38 |         6.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                               | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                         |                6 |             38 |         6.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               15 |             39 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfycrcb2rgb_1080_1920_U0/shiftReg_ce                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               11 |             40 |         3.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/img3_data_U/U_contrastadj_fifo_w24_d2_S_ram/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               16 |             40 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                              | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                       |               10 |             40 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mul_34ns_32s_65_1_1_U38/contrastadj_mul_34ns_32s_65_1_1_Multiplier_0_U/icmp_ln77_reg_26988_reg[0]                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/count_total_reg_4816                                                                                                                                                                                            |               12 |             41 |         3.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/data/mem_wdata[63]_i_1_n_0                                                                                                                                                                                                      |               11 |             42 |         3.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |               20 |             42 |         2.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0/inst/axis_dconverter/axis_conv_inst/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                 |                                                                                                                                                                                                                                                                                |               14 |             43 |         3.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/ap_CS_fsm_state11                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                |               16 |             43 |         2.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/conv4_i_reg_270590                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               17 |             43 |         2.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |               20 |             46 |         2.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                  | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                    |                8 |             47 |         5.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |               16 |             48 |         3.00 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfrgb2ycrcb_1080_1920_U0/shiftReg_ce                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               19 |             48 |         2.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/AXIvideo2xfMat_24_9_1080_1920_1_6_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[4]                                                                                                                                              |                                                                                                                                                                                                                                                                                |               16 |             48 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               16 |             49 |         3.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |               17 |             49 |         2.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/select_ln792_reg_26080                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               14 |             50 |         3.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/linebuf_yuv_val_1_V_we1                                                                                                                     |                                                                                                                                                                                                                                                                                |               30 |             50 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dmul_64ns_64ns_64_6_max_dsp_1_U31/contrastadj_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                             |               16 |             51 |         3.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/dmul_64ns_64ns_64_6_max_dsp_1_U32/contrastadj_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                             |               13 |             51 |         3.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               12 |             51 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               11 |             51 |         4.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                 |               18 |             52 |         2.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/xfrgb2ycrcb_1080_1920_U0/mac_muladd_16ns_8ns_22ns_23_4_1_U14/contrastadj_mac_muladd_16ns_8ns_22ns_23_4_1_DSP48_2_U/ap_block_pp0_stage0_subdone                                                                                             |                                                                                                                                                                                                                                                                                |                8 |             52 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |               14 |             53 |         3.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |               16 |             54 |         3.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |               23 |             54 |         2.35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |               14 |             54 |         3.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg_0                                                                                                                               |               18 |             54 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |               17 |             59 |         3.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/ram_reg_bram_0_i_26__1_n_1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               13 |             60 |         4.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_gamma_lut_0/inst/AXIvideo2MultiPixStr_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_reg[32]_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                |               19 |             60 |         3.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |               14 |             61 |         4.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/scale_reg_27029[31]_i_1_n_4                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               20 |             63 |         3.15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                       |               22 |             63 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out                                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               16 |             64 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/add_i_reg_27064[63]_i_1_n_4                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               12 |             64 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mul_i_reg_27049[63]_i_1_n_4                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               24 |             64 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[63]_i_1_n_0                                                                                                                                                              | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mul1_i_reg_27054[63]_i_1_n_4                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |               22 |             64 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               12 |             64 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[63]_i_1_n_0                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg15_out                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                   |                6 |             67 |        11.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                |               15 |             68 |         4.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               24 |             68 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/syncstages_ff_reg[2]                                                                                                                                                                                           |               33 |             68 |         2.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                |               16 |             68 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                                |               17 |             68 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                             |                                                                                                                                                                                                                                                                                |               16 |             68 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                       |               13 |             68 |         5.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                                    |                                                                                                                                                                                                                                                                                |                5 |             72 |        14.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/contrastadj_0/inst/dualAryEqualize_1080_1920_256_U0/mul_34ns_32s_65_1_1_U38/contrastadj_mul_34ns_32s_65_1_1_Multiplier_0_U/CEA2                                                                                                                               |                                                                                                                                                                                                                                                                                |               14 |             73 |         5.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                |               18 |             73 |         4.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                     | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1_n_0                                                                                                                                                         |                7 |             75 |        10.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |               11 |             76 |         6.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                     |                                                                                                                                                                                                                                                                                |                5 |             76 |        15.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                |               16 |             77 |         4.81 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               16 |             78 |         4.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               15 |             78 |         5.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1_n_0                                                                                                                                                         |                7 |             79 |        11.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0                                                                                                                                                   | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR64.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0                                                                                                                                                         |               13 |             80 |         6.15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0                                                                                                                                                       | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               17 |             80 |         4.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                               |               15 |             82 |         5.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                                |                6 |             82 |        13.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1                                                                                                                                                                                  |               15 |             82 |         5.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                          |                                                                                                                                                                                                                                                                                |                6 |             83 |        13.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/we1                                                                                                                                   |                                                                                                                                                                                                                                                                                |               38 |             90 |         2.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/we1                                                                                                                                 |                                                                                                                                                                                                                                                                                |               38 |             90 |         2.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                      |                                                                                                                                                                                                                                                                                |               30 |             98 |         3.27 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              |                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               51 |            101 |         1.98 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                   |                                                                                                                                                                                                                                                                                |               32 |            109 |         3.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |               30 |            110 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ce1                                                                                                                                   |                                                                                                                                                                                                                                                                                |               40 |            120 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_15_fu_2140                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |               39 |            120 |         3.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                               |                                                                                                                                                                                                                                                                                |               30 |            131 |         4.37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                    |                                                                                                                                                                                                                                                                                |               31 |            131 |         4.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               34 |            132 |         3.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               35 |            132 |         3.77 |
|  design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_d10d_phy_0_rx_support_i/rxbyteclkhs                                                                                       |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               41 |            144 |         3.51 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              |                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                        |               28 |            145 |         5.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/pixWindow_val_0_val_1_fu_2880                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               48 |            150 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM_ram_U/ce1                                                                                                                                 |                                                                                                                                                                                                                                                                                |               44 |            150 |         3.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |               40 |            163 |         4.07 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                      |               45 |            173 |         3.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_150M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |               53 |            186 |         3.51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_0_V_1_fu_2560                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               59 |            200 |         3.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram_U/WEA[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                |               43 |            200 |         4.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                      | design_1_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               66 |            237 |         3.59 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               59 |            237 |         4.02 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG                                                                                                                                    |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |               62 |            262 |         4.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         | design_1_i/v_demosaic_0/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mujbC_U21/design_1_v_demosaic_0_0_v_demosaic_mul_mujbC_DSP48_3_U/CEB2                                                                                                                                 |                                                                                                                                                                                                                                                                                |               97 |            515 |         5.31 |
|  design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                                                                                                                              |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |              229 |           1071 |         4.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                         |                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                |              711 |           3167 |         4.45 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


