{
  "module_name": "nv44.c",
  "hash_id": "fd90a1b818c4627f53ba56d095b6a52c80e5728e3a3d2b6a4c60862b7da72e1e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/nv44.c",
  "human_readable_source": " \n#include \"mem.h\"\n#include \"vmm.h\"\n\n#include <core/option.h>\n\n#include <nvif/class.h>\n\nstatic void\nnv44_mmu_init(struct nvkm_mmu *mmu)\n{\n\tstruct nvkm_device *device = mmu->subdev.device;\n\tstruct nvkm_memory *pt = mmu->vmm->pd->pt[0]->memory;\n\tu32 addr;\n\n\t \n\taddr  = nvkm_rd32(device, 0x10020c);\n\taddr -= ((nvkm_memory_addr(pt) >> 19) + 1) << 19;\n\n\tnvkm_wr32(device, 0x100850, 0x80000000);\n\tnvkm_wr32(device, 0x100818, mmu->vmm->null);\n\tnvkm_wr32(device, 0x100804, (nvkm_memory_size(pt) / 4) * 4096);\n\tnvkm_wr32(device, 0x100850, 0x00008000);\n\tnvkm_mask(device, 0x10008c, 0x00000200, 0x00000200);\n\tnvkm_wr32(device, 0x100820, 0x00000000);\n\tnvkm_wr32(device, 0x10082c, 0x00000001);\n\tnvkm_wr32(device, 0x100800, addr | 0x00000010);\n}\n\nstatic const struct nvkm_mmu_func\nnv44_mmu = {\n\t.init = nv44_mmu_init,\n\t.dma_bits = 39,\n\t.mmu = {{ -1, -1, NVIF_CLASS_MMU_NV04}},\n\t.mem = {{ -1, -1, NVIF_CLASS_MEM_NV04}, nv04_mem_new, nv04_mem_map },\n\t.vmm = {{ -1, -1, NVIF_CLASS_VMM_NV04}, nv44_vmm_new, true },\n};\n\nint\nnv44_mmu_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,\n\t     struct nvkm_mmu **pmmu)\n{\n\tif (device->type == NVKM_DEVICE_AGP ||\n\t    !nvkm_boolopt(device->cfgopt, \"NvPCIE\", true))\n\t\treturn nv04_mmu_new(device, type, inst, pmmu);\n\n\treturn nvkm_mmu_new_(&nv44_mmu, device, type, inst, pmmu);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}