Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Aug  1 13:47:13 2020
| Host             : DESKTOP-52TN4RU running 64-bit major release  (build 9200)
| Command          : report_power -file smg_power_routed.rpt -pb smg_power_summary_routed.pb -rpx smg_power_routed.rpx
| Design           : smg
| Device           : xc7s15ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.393        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.372        |
| Device Static (W)        | 0.021        |
| Effective TJA (C/W)      | 3.4          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.002 |        7 |       --- |             --- |
| Slice Logic             |     0.011 |     1641 |       --- |             --- |
|   LUT as Logic          |     0.010 |      765 |      8000 |            9.56 |
|   CARRY4                |    <0.001 |      142 |      2000 |            7.10 |
|   Register              |    <0.001 |      469 |     16000 |            2.93 |
|   BUFG                  |    <0.001 |        4 |        16 |           25.00 |
|   F7/F8 Muxes           |    <0.001 |        2 |      8000 |            0.03 |
|   Others                |     0.000 |       75 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        1 |      2400 |            0.04 |
| Signals                 |     0.008 |     1094 |       --- |             --- |
| Block RAM               |     0.005 |        9 |        10 |           90.00 |
| MMCM                    |     0.117 |        1 |         2 |           50.00 |
| PLL                     |     0.089 |        1 |         2 |           50.00 |
| I/O                     |     0.141 |       12 |       100 |           12.00 |
| Static Power            |     0.021 |          |           |                 |
| Total                   |     0.393 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.039 |       0.035 |      0.004 |
| Vccaux    |       1.800 |     0.118 |       0.111 |      0.007 |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------+-----------------+
| Clock              | Domain                         | Constraint (ns) |
+--------------------+--------------------------------+-----------------+
| clk_out1_clk_wiz_0 | clk_10/inst/clk_out1_clk_wiz_0 |             6.7 |
| clkfbout_clk_wiz_0 | clk_10/inst/clkfbout_clk_wiz_0 |            40.0 |
| sys_clk_pin        | clk_100MHz                     |            10.0 |
| sys_clk_pin        | clk_100MHz_IBUF_BUFG           |            10.0 |
+--------------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| smg                                              |     0.372 |
|   U0                                             |    <0.001 |
|   U3                                             |    <0.001 |
|   U4                                             |    <0.001 |
|     nolabel_line220                              |    <0.001 |
|       inst                                       |    <0.001 |
|   U7                                             |     0.253 |
|     Driver_HDMI0                                 |     0.016 |
|       kai                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|       ku                                         |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       l44                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       l45                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       l46                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       l47                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       l48                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       l49                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       l50                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       r44                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       r45                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       r46                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       r47                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       r48                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       r49                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       r50                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       si                                         |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|       wan                                        |    <0.001 |
|         U0                                       |    <0.001 |
|           inst_blk_mem_gen                       |    <0.001 |
|             gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                         |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|     rgb2dvi                                      |     0.236 |
|       U0                                         |     0.236 |
|         ClockGenInternal.ClockGenX               |     0.089 |
|           LockLostReset                          |     0.000 |
|             SyncAsyncx                           |     0.000 |
|           PLL_LockSyncAsync                      |     0.000 |
|         ClockSerializer                          |     0.033 |
|         DataEncoders[0].DataEncoder              |     0.002 |
|         DataEncoders[0].DataSerializer           |     0.035 |
|         DataEncoders[1].DataEncoder              |     0.002 |
|         DataEncoders[1].DataSerializer           |     0.036 |
|         DataEncoders[2].DataEncoder              |     0.002 |
|         DataEncoders[2].DataSerializer           |     0.036 |
|         LockLostReset                            |     0.000 |
|           SyncAsyncx                             |     0.000 |
|   clk_10                                         |     0.117 |
|     inst                                         |     0.117 |
+--------------------------------------------------+-----------+


