// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MNIST_DepthwiseConv2dFinal_4_1_12_4_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        point2_o78_dout,
        point2_o78_num_data_valid,
        point2_o78_fifo_cap,
        point2_o78_empty_n,
        point2_o78_read,
        weights_0_address0,
        weights_0_ce0,
        weights_0_q0,
        weights_0_address1,
        weights_0_ce1,
        weights_0_q1,
        weights_1_address0,
        weights_1_ce0,
        weights_1_q0,
        weights_1_address1,
        weights_1_ce1,
        weights_1_q1,
        weights_2_address0,
        weights_2_ce0,
        weights_2_q0,
        weights_2_address1,
        weights_2_ce1,
        weights_2_q1,
        weights_3_address0,
        weights_3_ce0,
        weights_3_q0,
        weights_3_address1,
        weights_3_ce1,
        weights_3_q1,
        weights_4_address0,
        weights_4_ce0,
        weights_4_q0,
        weights_4_address1,
        weights_4_ce1,
        weights_4_q1,
        weights_5_address0,
        weights_5_ce0,
        weights_5_q0,
        weights_5_address1,
        weights_5_ce1,
        weights_5_q1,
        weights_6_address0,
        weights_6_ce0,
        weights_6_q0,
        weights_6_address1,
        weights_6_ce1,
        weights_6_q1,
        weights_7_address0,
        weights_7_ce0,
        weights_7_q0,
        weights_7_address1,
        weights_7_ce1,
        weights_7_q1,
        depth3_o79_din,
        depth3_o79_num_data_valid,
        depth3_o79_fifo_cap,
        depth3_o79_full_n,
        depth3_o79_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] point2_o78_dout;
input  [1:0] point2_o78_num_data_valid;
input  [1:0] point2_o78_fifo_cap;
input   point2_o78_empty_n;
output   point2_o78_read;
output  [4:0] weights_0_address0;
output   weights_0_ce0;
input  [31:0] weights_0_q0;
output  [4:0] weights_0_address1;
output   weights_0_ce1;
input  [31:0] weights_0_q1;
output  [4:0] weights_1_address0;
output   weights_1_ce0;
input  [31:0] weights_1_q0;
output  [4:0] weights_1_address1;
output   weights_1_ce1;
input  [31:0] weights_1_q1;
output  [4:0] weights_2_address0;
output   weights_2_ce0;
input  [31:0] weights_2_q0;
output  [4:0] weights_2_address1;
output   weights_2_ce1;
input  [31:0] weights_2_q1;
output  [4:0] weights_3_address0;
output   weights_3_ce0;
input  [31:0] weights_3_q0;
output  [4:0] weights_3_address1;
output   weights_3_ce1;
input  [31:0] weights_3_q1;
output  [4:0] weights_4_address0;
output   weights_4_ce0;
input  [31:0] weights_4_q0;
output  [4:0] weights_4_address1;
output   weights_4_ce1;
input  [31:0] weights_4_q1;
output  [4:0] weights_5_address0;
output   weights_5_ce0;
input  [31:0] weights_5_q0;
output  [4:0] weights_5_address1;
output   weights_5_ce1;
input  [31:0] weights_5_q1;
output  [4:0] weights_6_address0;
output   weights_6_ce0;
input  [31:0] weights_6_q0;
output  [4:0] weights_6_address1;
output   weights_6_ce1;
input  [31:0] weights_6_q1;
output  [4:0] weights_7_address0;
output   weights_7_ce0;
input  [31:0] weights_7_q0;
output  [4:0] weights_7_address1;
output   weights_7_ce1;
input  [31:0] weights_7_q1;
output  [31:0] depth3_o79_din;
input  [1:0] depth3_o79_num_data_valid;
input  [1:0] depth3_o79_fifo_cap;
input   depth3_o79_full_n;
output   depth3_o79_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg point2_o78_read;
reg depth3_o79_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] input_buf_address0;
reg    input_buf_ce0;
reg    input_buf_we0;
wire   [31:0] input_buf_q0;
reg    input_buf_ce1;
wire   [31:0] input_buf_q1;
reg    input_buf_ce2;
wire   [31:0] input_buf_q2;
reg    input_buf_ce3;
wire   [31:0] input_buf_q3;
reg   [5:0] input_buf_1_address0;
reg    input_buf_1_ce0;
reg    input_buf_1_we0;
wire   [31:0] input_buf_1_q0;
reg    input_buf_1_ce1;
wire   [31:0] input_buf_1_q1;
reg    input_buf_1_ce2;
wire   [31:0] input_buf_1_q2;
reg    input_buf_1_ce3;
wire   [31:0] input_buf_1_q3;
reg   [5:0] input_buf_2_address0;
reg    input_buf_2_ce0;
reg    input_buf_2_we0;
wire   [31:0] input_buf_2_q0;
reg    input_buf_2_ce1;
wire   [31:0] input_buf_2_q1;
reg    input_buf_2_ce2;
wire   [31:0] input_buf_2_q2;
reg    input_buf_2_ce3;
wire   [31:0] input_buf_2_q3;
reg   [5:0] input_buf_3_address0;
reg    input_buf_3_ce0;
reg    input_buf_3_we0;
wire   [31:0] input_buf_3_q0;
reg    input_buf_3_ce1;
wire   [31:0] input_buf_3_q1;
reg    input_buf_3_ce2;
wire   [31:0] input_buf_3_q2;
reg    input_buf_3_ce3;
wire   [31:0] input_buf_3_q3;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_done;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_idle;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_ready;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_point2_o78_read;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_ce0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_we0;
wire   [31:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_d0;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_ce0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_we0;
wire   [31:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_d0;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_ce0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_we0;
wire   [31:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_d0;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_ce0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_we0;
wire   [31:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_d0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_idle;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_ready;
wire   [31:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_depth3_o79_din;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_depth3_o79_write;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce0;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address1;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce1;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address2;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce2;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address3;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce3;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce0;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address1;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce1;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address2;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce2;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address3;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce3;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce0;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address1;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce1;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address2;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce2;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address3;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce3;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce0;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address1;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce1;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address2;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce2;
wire   [5:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address3;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce3;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_ce0;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_address1;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_ce1;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_ce0;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_address1;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_ce1;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_ce0;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_address1;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_ce1;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_ce0;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_address1;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_ce1;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_ce0;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_address1;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_ce1;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_ce0;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_address1;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_ce1;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_ce0;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_address1;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_ce1;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_address0;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_ce0;
wire   [4:0] grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_address1;
wire    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_ce1;
reg    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start_reg;
reg    ap_block_state1_ignore_call7;
wire    ap_CS_fsm_state2;
reg    grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [4:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start_reg = 1'b0;
#0 grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start_reg = 1'b0;
end

MNIST_DepthwiseConv2dFinal_4_1_12_4_s_input_buf_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
input_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buf_address0),
    .ce0(input_buf_ce0),
    .we0(input_buf_we0),
    .d0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_d0),
    .q0(input_buf_q0),
    .address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address1),
    .ce1(input_buf_ce1),
    .q1(input_buf_q1),
    .address2(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address2),
    .ce2(input_buf_ce2),
    .q2(input_buf_q2),
    .address3(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address3),
    .ce3(input_buf_ce3),
    .q3(input_buf_q3)
);

MNIST_DepthwiseConv2dFinal_4_1_12_4_s_input_buf_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
input_buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buf_1_address0),
    .ce0(input_buf_1_ce0),
    .we0(input_buf_1_we0),
    .d0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_d0),
    .q0(input_buf_1_q0),
    .address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address1),
    .ce1(input_buf_1_ce1),
    .q1(input_buf_1_q1),
    .address2(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address2),
    .ce2(input_buf_1_ce2),
    .q2(input_buf_1_q2),
    .address3(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address3),
    .ce3(input_buf_1_ce3),
    .q3(input_buf_1_q3)
);

MNIST_DepthwiseConv2dFinal_4_1_12_4_s_input_buf_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
input_buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buf_2_address0),
    .ce0(input_buf_2_ce0),
    .we0(input_buf_2_we0),
    .d0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_d0),
    .q0(input_buf_2_q0),
    .address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address1),
    .ce1(input_buf_2_ce1),
    .q1(input_buf_2_q1),
    .address2(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address2),
    .ce2(input_buf_2_ce2),
    .q2(input_buf_2_q2),
    .address3(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address3),
    .ce3(input_buf_2_ce3),
    .q3(input_buf_2_q3)
);

MNIST_DepthwiseConv2dFinal_4_1_12_4_s_input_buf_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
input_buf_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buf_3_address0),
    .ce0(input_buf_3_ce0),
    .we0(input_buf_3_we0),
    .d0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_d0),
    .q0(input_buf_3_q0),
    .address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address1),
    .ce1(input_buf_3_ce1),
    .q1(input_buf_3_q1),
    .address2(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address2),
    .ce2(input_buf_3_ce2),
    .q2(input_buf_3_q2),
    .address3(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address3),
    .ce3(input_buf_3_ce3),
    .q3(input_buf_3_q3)
);

MNIST_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2 grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start),
    .ap_done(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_done),
    .ap_idle(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_idle),
    .ap_ready(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_ready),
    .point2_o78_dout(point2_o78_dout),
    .point2_o78_num_data_valid(2'd0),
    .point2_o78_fifo_cap(2'd0),
    .point2_o78_empty_n(point2_o78_empty_n),
    .point2_o78_read(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_point2_o78_read),
    .input_buf_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_address0),
    .input_buf_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_ce0),
    .input_buf_we0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_we0),
    .input_buf_d0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_d0),
    .input_buf_1_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_address0),
    .input_buf_1_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_ce0),
    .input_buf_1_we0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_we0),
    .input_buf_1_d0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_d0),
    .input_buf_2_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_address0),
    .input_buf_2_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_ce0),
    .input_buf_2_we0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_we0),
    .input_buf_2_d0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_d0),
    .input_buf_3_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_address0),
    .input_buf_3_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_ce0),
    .input_buf_3_we0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_we0),
    .input_buf_3_d0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_d0)
);

MNIST_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start),
    .ap_done(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done),
    .ap_idle(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_idle),
    .ap_ready(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_ready),
    .depth3_o79_din(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_depth3_o79_din),
    .depth3_o79_num_data_valid(2'd0),
    .depth3_o79_fifo_cap(2'd0),
    .depth3_o79_full_n(depth3_o79_full_n),
    .depth3_o79_write(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_depth3_o79_write),
    .input_buf_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address0),
    .input_buf_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce0),
    .input_buf_q0(input_buf_q0),
    .input_buf_address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address1),
    .input_buf_ce1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce1),
    .input_buf_q1(input_buf_q1),
    .input_buf_address2(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address2),
    .input_buf_ce2(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce2),
    .input_buf_q2(input_buf_q2),
    .input_buf_address3(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address3),
    .input_buf_ce3(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce3),
    .input_buf_q3(input_buf_q3),
    .input_buf_1_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address0),
    .input_buf_1_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce0),
    .input_buf_1_q0(input_buf_1_q0),
    .input_buf_1_address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address1),
    .input_buf_1_ce1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce1),
    .input_buf_1_q1(input_buf_1_q1),
    .input_buf_1_address2(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address2),
    .input_buf_1_ce2(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce2),
    .input_buf_1_q2(input_buf_1_q2),
    .input_buf_1_address3(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address3),
    .input_buf_1_ce3(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce3),
    .input_buf_1_q3(input_buf_1_q3),
    .input_buf_2_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address0),
    .input_buf_2_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce0),
    .input_buf_2_q0(input_buf_2_q0),
    .input_buf_2_address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address1),
    .input_buf_2_ce1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce1),
    .input_buf_2_q1(input_buf_2_q1),
    .input_buf_2_address2(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address2),
    .input_buf_2_ce2(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce2),
    .input_buf_2_q2(input_buf_2_q2),
    .input_buf_2_address3(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address3),
    .input_buf_2_ce3(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce3),
    .input_buf_2_q3(input_buf_2_q3),
    .input_buf_3_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address0),
    .input_buf_3_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce0),
    .input_buf_3_q0(input_buf_3_q0),
    .input_buf_3_address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address1),
    .input_buf_3_ce1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce1),
    .input_buf_3_q1(input_buf_3_q1),
    .input_buf_3_address2(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address2),
    .input_buf_3_ce2(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce2),
    .input_buf_3_q2(input_buf_3_q2),
    .input_buf_3_address3(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address3),
    .input_buf_3_ce3(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce3),
    .input_buf_3_q3(input_buf_3_q3),
    .weights_0_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_address0),
    .weights_0_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_ce0),
    .weights_0_q0(weights_0_q0),
    .weights_0_address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_address1),
    .weights_0_ce1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_ce1),
    .weights_0_q1(weights_0_q1),
    .weights_1_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_address0),
    .weights_1_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_ce0),
    .weights_1_q0(weights_1_q0),
    .weights_1_address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_address1),
    .weights_1_ce1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_ce1),
    .weights_1_q1(weights_1_q1),
    .weights_2_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_address0),
    .weights_2_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_ce0),
    .weights_2_q0(weights_2_q0),
    .weights_2_address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_address1),
    .weights_2_ce1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_ce1),
    .weights_2_q1(weights_2_q1),
    .weights_3_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_address0),
    .weights_3_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_ce0),
    .weights_3_q0(weights_3_q0),
    .weights_3_address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_address1),
    .weights_3_ce1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_ce1),
    .weights_3_q1(weights_3_q1),
    .weights_4_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_address0),
    .weights_4_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_ce0),
    .weights_4_q0(weights_4_q0),
    .weights_4_address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_address1),
    .weights_4_ce1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_ce1),
    .weights_4_q1(weights_4_q1),
    .weights_5_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_address0),
    .weights_5_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_ce0),
    .weights_5_q0(weights_5_q0),
    .weights_5_address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_address1),
    .weights_5_ce1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_ce1),
    .weights_5_q1(weights_5_q1),
    .weights_6_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_address0),
    .weights_6_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_ce0),
    .weights_6_q0(weights_6_q0),
    .weights_6_address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_address1),
    .weights_6_ce1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_ce1),
    .weights_6_q1(weights_6_q1),
    .weights_7_address0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_address0),
    .weights_7_ce0(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_ce0),
    .weights_7_q0(weights_7_q0),
    .weights_7_address1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_address1),
    .weights_7_ce1(grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_ce1),
    .weights_7_q1(weights_7_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start_reg <= 1'b1;
        end else if ((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_ready == 1'b1)) begin
            grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start_reg <= 1'b1;
        end else if ((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_ready == 1'b1)) begin
            grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        depth3_o79_write = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_depth3_o79_write;
    end else begin
        depth3_o79_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_1_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_buf_1_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_address0;
    end else begin
        input_buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_1_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_buf_1_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_ce0;
    end else begin
        input_buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_1_ce1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce1;
    end else begin
        input_buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_1_ce2 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce2;
    end else begin
        input_buf_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_1_ce3 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_1_ce3;
    end else begin
        input_buf_1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        input_buf_1_we0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_1_we0;
    end else begin
        input_buf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_2_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_buf_2_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_address0;
    end else begin
        input_buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_2_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_buf_2_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_ce0;
    end else begin
        input_buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_2_ce1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce1;
    end else begin
        input_buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_2_ce2 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce2;
    end else begin
        input_buf_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_2_ce3 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_2_ce3;
    end else begin
        input_buf_2_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        input_buf_2_we0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_2_we0;
    end else begin
        input_buf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_3_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_buf_3_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_address0;
    end else begin
        input_buf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_3_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_buf_3_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_ce0;
    end else begin
        input_buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_3_ce1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce1;
    end else begin
        input_buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_3_ce2 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce2;
    end else begin
        input_buf_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_3_ce3 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_3_ce3;
    end else begin
        input_buf_3_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        input_buf_3_we0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_3_we0;
    end else begin
        input_buf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_buf_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_address0;
    end else begin
        input_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_buf_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_ce0;
    end else begin
        input_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_ce1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce1;
    end else begin
        input_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_ce2 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce2;
    end else begin
        input_buf_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buf_ce3 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_input_buf_ce3;
    end else begin
        input_buf_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        input_buf_we0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_input_buf_we0;
    end else begin
        input_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        point2_o78_read = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_point2_o78_read;
    end else begin
        point2_o78_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call7 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign depth3_o79_din = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_depth3_o79_din;

assign grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start_reg;

assign grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start_reg;

assign weights_0_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_address0;

assign weights_0_address1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_address1;

assign weights_0_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_ce0;

assign weights_0_ce1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_0_ce1;

assign weights_1_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_address0;

assign weights_1_address1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_address1;

assign weights_1_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_ce0;

assign weights_1_ce1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_1_ce1;

assign weights_2_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_address0;

assign weights_2_address1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_address1;

assign weights_2_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_ce0;

assign weights_2_ce1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_2_ce1;

assign weights_3_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_address0;

assign weights_3_address1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_address1;

assign weights_3_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_ce0;

assign weights_3_ce1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_3_ce1;

assign weights_4_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_address0;

assign weights_4_address1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_address1;

assign weights_4_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_ce0;

assign weights_4_ce1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_4_ce1;

assign weights_5_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_address0;

assign weights_5_address1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_address1;

assign weights_5_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_ce0;

assign weights_5_ce1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_5_ce1;

assign weights_6_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_address0;

assign weights_6_address1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_address1;

assign weights_6_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_ce0;

assign weights_6_ce1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_6_ce1;

assign weights_7_address0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_address0;

assign weights_7_address1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_address1;

assign weights_7_ce0 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_ce0;

assign weights_7_ce1 = grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_weights_7_ce1;

endmodule //MNIST_DepthwiseConv2dFinal_4_1_12_4_s
