 
****************************************
Report : qor
Design : mips_16
Version: G-2012.06-SP2
Date   : Sat Nov 24 15:23:44 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.34
  Critical Path Slack:           0.28
  Critical Path Clk Period:      3.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.23
  Total Hold Violation:       -920.61
  No. of Hold Violations:     4240.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:        328
  Leaf Cell Count:              18811
  Buf/Inv Cell Count:            5285
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     14571
  Sequential Cell Count:         4240
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    17467.954128
  Noncombinational Area: 19288.191353
  Buf/Inv Area:           3026.282006
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             36756.145481
  Design Area:           36756.145481


  Design Rules
  -----------------------------------
  Total Number of Nets:         18860
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    4.66
  Logic Optimization:                 13.99
  Mapping Optimization:               18.00
  -----------------------------------------
  Overall Compile Time:               42.93
  Overall Compile Wall Clock Time:    43.58

1
