// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_A_0_AWVALID,
        m_axi_A_0_AWREADY,
        m_axi_A_0_AWADDR,
        m_axi_A_0_AWID,
        m_axi_A_0_AWLEN,
        m_axi_A_0_AWSIZE,
        m_axi_A_0_AWBURST,
        m_axi_A_0_AWLOCK,
        m_axi_A_0_AWCACHE,
        m_axi_A_0_AWPROT,
        m_axi_A_0_AWQOS,
        m_axi_A_0_AWREGION,
        m_axi_A_0_AWUSER,
        m_axi_A_0_WVALID,
        m_axi_A_0_WREADY,
        m_axi_A_0_WDATA,
        m_axi_A_0_WSTRB,
        m_axi_A_0_WLAST,
        m_axi_A_0_WID,
        m_axi_A_0_WUSER,
        m_axi_A_0_ARVALID,
        m_axi_A_0_ARREADY,
        m_axi_A_0_ARADDR,
        m_axi_A_0_ARID,
        m_axi_A_0_ARLEN,
        m_axi_A_0_ARSIZE,
        m_axi_A_0_ARBURST,
        m_axi_A_0_ARLOCK,
        m_axi_A_0_ARCACHE,
        m_axi_A_0_ARPROT,
        m_axi_A_0_ARQOS,
        m_axi_A_0_ARREGION,
        m_axi_A_0_ARUSER,
        m_axi_A_0_RVALID,
        m_axi_A_0_RREADY,
        m_axi_A_0_RDATA,
        m_axi_A_0_RLAST,
        m_axi_A_0_RID,
        m_axi_A_0_RFIFONUM,
        m_axi_A_0_RUSER,
        m_axi_A_0_RRESP,
        m_axi_A_0_BVALID,
        m_axi_A_0_BREADY,
        m_axi_A_0_BRESP,
        m_axi_A_0_BID,
        m_axi_A_0_BUSER,
        sext_ln46,
        denom_row_address0,
        denom_row_ce0,
        denom_row_we0,
        denom_row_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_A_0_AWVALID;
input   m_axi_A_0_AWREADY;
output  [63:0] m_axi_A_0_AWADDR;
output  [0:0] m_axi_A_0_AWID;
output  [31:0] m_axi_A_0_AWLEN;
output  [2:0] m_axi_A_0_AWSIZE;
output  [1:0] m_axi_A_0_AWBURST;
output  [1:0] m_axi_A_0_AWLOCK;
output  [3:0] m_axi_A_0_AWCACHE;
output  [2:0] m_axi_A_0_AWPROT;
output  [3:0] m_axi_A_0_AWQOS;
output  [3:0] m_axi_A_0_AWREGION;
output  [0:0] m_axi_A_0_AWUSER;
output   m_axi_A_0_WVALID;
input   m_axi_A_0_WREADY;
output  [31:0] m_axi_A_0_WDATA;
output  [3:0] m_axi_A_0_WSTRB;
output   m_axi_A_0_WLAST;
output  [0:0] m_axi_A_0_WID;
output  [0:0] m_axi_A_0_WUSER;
output   m_axi_A_0_ARVALID;
input   m_axi_A_0_ARREADY;
output  [63:0] m_axi_A_0_ARADDR;
output  [0:0] m_axi_A_0_ARID;
output  [31:0] m_axi_A_0_ARLEN;
output  [2:0] m_axi_A_0_ARSIZE;
output  [1:0] m_axi_A_0_ARBURST;
output  [1:0] m_axi_A_0_ARLOCK;
output  [3:0] m_axi_A_0_ARCACHE;
output  [2:0] m_axi_A_0_ARPROT;
output  [3:0] m_axi_A_0_ARQOS;
output  [3:0] m_axi_A_0_ARREGION;
output  [0:0] m_axi_A_0_ARUSER;
input   m_axi_A_0_RVALID;
output   m_axi_A_0_RREADY;
input  [31:0] m_axi_A_0_RDATA;
input   m_axi_A_0_RLAST;
input  [0:0] m_axi_A_0_RID;
input  [11:0] m_axi_A_0_RFIFONUM;
input  [0:0] m_axi_A_0_RUSER;
input  [1:0] m_axi_A_0_RRESP;
input   m_axi_A_0_BVALID;
output   m_axi_A_0_BREADY;
input  [1:0] m_axi_A_0_BRESP;
input  [0:0] m_axi_A_0_BID;
input  [0:0] m_axi_A_0_BUSER;
input  [61:0] sext_ln46;
output  [7:0] denom_row_address0;
output   denom_row_ce0;
output   denom_row_we0;
output  [23:0] denom_row_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0;

reg ap_idle;
reg m_axi_A_0_RREADY;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
reg   [0:0] icmp_ln46_reg_811;
reg    ap_block_state2_pp0_stage1_iter0_grp1;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_block_state4_pp0_stage3_iter0_grp3;
reg    ap_block_pp0_stage3_subdone;
reg    A_blk_n_R;
wire    ap_block_pp0_stage1_grp1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp2;
wire    ap_block_pp0_stage3_grp3;
wire    ap_block_pp0_stage0_grp4;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln46_fu_286_p2;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_pp0_stage0_11001_grp4;
wire  signed [23:0] a0_fu_309_p1;
reg  signed [23:0] a0_reg_820;
reg    ap_block_pp0_stage1_11001_grp1;
wire   [63:0] zext_ln55_fu_399_p1;
reg   [63:0] zext_ln55_reg_828;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg    ap_block_pp0_stage2_subdone;
wire  signed [23:0] a1_fu_405_p1;
reg  signed [23:0] a1_reg_838;
reg    ap_block_state3_pp0_stage2_iter0_grp2;
reg    ap_block_pp0_stage2_11001_grp2;
wire   [0:0] icmp_ln55_fu_409_p2;
reg   [0:0] icmp_ln55_reg_846;
wire  signed [23:0] select_ln61_1_fu_475_p3;
reg  signed [23:0] select_ln61_1_reg_850;
reg   [0:0] tmp_82_reg_856;
reg   [7:0] denom_row_addr_reg_860;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr_reg_865;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
wire    ap_block_pp0_stage3_subdone_grp0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr_reg_870;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr_reg_875;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_reg_880;
wire  signed [23:0] a2_fu_507_p1;
reg  signed [23:0] a2_reg_885;
reg    ap_block_pp0_stage3_11001_grp3;
wire  signed [23:0] select_ln62_1_fu_569_p3;
reg  signed [23:0] select_ln62_1_reg_893;
wire  signed [23:0] a3_fu_577_p1;
reg  signed [23:0] a3_reg_899;
wire  signed [23:0] select_ln63_1_fu_639_p3;
reg  signed [23:0] select_ln63_1_reg_907;
wire    ap_block_pp0_stage2_grp0;
wire   [63:0] zext_ln46_fu_372_p1;
wire    ap_block_pp0_stage3_grp0;
reg   [23:0] empty_fu_120;
wire  signed [23:0] select_ln64_1_fu_705_p3;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
wire    ap_loop_init;
reg   [6:0] jb_fu_124;
wire   [6:0] add_ln48_fu_483_p2;
reg   [8:0] i_fu_128;
wire   [8:0] select_ln46_2_fu_360_p3;
reg   [12:0] indvar_flatten_fu_132;
wire   [12:0] add_ln46_1_fu_292_p2;
reg   [12:0] ap_sig_allocacmp_indvar_flatten_load;
wire    ap_block_pp0_stage0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local;
wire    ap_block_pp0_stage0_grp0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local;
wire    ap_block_pp0_stage1_grp0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local;
reg    denom_row_we0_local;
wire   [23:0] select_ln66_1_fu_769_p3;
reg    denom_row_ce0_local;
wire   [0:0] tmp_fu_332_p3;
wire   [5:0] empty_29_fu_322_p1;
wire   [5:0] select_ln46_fu_340_p3;
wire   [8:0] add_ln46_fu_326_p2;
wire   [7:0] trunc_ln46_fu_368_p1;
wire   [2:0] lshr_ln_fu_381_p4;
wire   [10:0] tmp_7_fu_391_p3;
wire   [2:0] trunc_ln48_fu_377_p1;
wire  signed [23:0] select_ln46_1_fu_352_p3;
wire  signed [24:0] sext_ln61_1_fu_419_p1;
wire  signed [24:0] sext_ln61_fu_415_p1;
wire   [24:0] add_ln61_1_fu_427_p2;
wire   [23:0] add_ln61_fu_422_p2;
wire   [0:0] tmp_74_fu_433_p3;
wire   [0:0] tmp_75_fu_441_p3;
wire   [0:0] xor_ln61_fu_449_p2;
wire   [0:0] and_ln61_fu_455_p2;
wire   [0:0] xor_ln61_1_fu_461_p2;
wire   [23:0] select_ln61_fu_467_p3;
wire   [6:0] zext_ln46_1_fu_348_p1;
wire  signed [24:0] sext_ln62_fu_511_p1;
wire  signed [24:0] sext_ln62_1_fu_514_p1;
wire   [24:0] add_ln62_1_fu_521_p2;
wire   [23:0] add_ln62_fu_517_p2;
wire   [0:0] tmp_76_fu_527_p3;
wire   [0:0] tmp_77_fu_535_p3;
wire   [0:0] xor_ln62_fu_543_p2;
wire   [0:0] and_ln62_fu_549_p2;
wire   [0:0] xor_ln62_1_fu_555_p2;
wire   [23:0] select_ln62_fu_561_p3;
wire  signed [24:0] sext_ln63_fu_581_p1;
wire  signed [24:0] sext_ln63_1_fu_584_p1;
wire   [24:0] add_ln63_1_fu_591_p2;
wire   [23:0] add_ln63_fu_587_p2;
wire   [0:0] tmp_78_fu_597_p3;
wire   [0:0] tmp_79_fu_605_p3;
wire   [0:0] xor_ln63_fu_613_p2;
wire   [0:0] and_ln63_fu_619_p2;
wire   [0:0] xor_ln63_1_fu_625_p2;
wire   [23:0] select_ln63_fu_631_p3;
wire  signed [24:0] sext_ln64_fu_647_p1;
wire  signed [24:0] sext_ln64_1_fu_650_p1;
wire   [24:0] add_ln64_1_fu_657_p2;
wire   [23:0] add_ln64_fu_653_p2;
wire   [0:0] tmp_80_fu_663_p3;
wire   [0:0] tmp_81_fu_671_p3;
wire   [0:0] xor_ln64_fu_679_p2;
wire   [0:0] and_ln64_fu_685_p2;
wire   [0:0] xor_ln64_1_fu_691_p2;
wire   [23:0] select_ln64_fu_697_p3;
wire  signed [24:0] sext_ln66_fu_713_p1;
wire   [24:0] add_ln66_fu_717_p2;
wire   [0:0] tmp_83_fu_723_p3;
wire   [0:0] tmp_84_fu_735_p3;
wire   [0:0] xor_ln66_fu_743_p2;
wire   [0:0] and_ln66_fu_749_p2;
wire   [0:0] xor_ln66_1_fu_755_p2;
wire   [23:0] select_ln66_fu_761_p3;
wire   [23:0] trunc_ln66_fu_731_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 empty_fu_120 = 24'd0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 jb_fu_124 = 7'd0;
#0 i_fu_128 = 9'd0;
#0 indvar_flatten_fu_132 = 13'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        empty_fu_120 <= 24'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        empty_fu_120 <= select_ln64_1_fu_705_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        i_fu_128 <= 9'd0;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln46_reg_811 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        i_fu_128 <= select_ln46_2_fu_360_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln46_fu_286_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_132 <= add_ln46_1_fu_292_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_132 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        jb_fu_124 <= 7'd0;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln46_reg_811 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        jb_fu_124 <= add_ln48_fu_483_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp1))) begin
        a0_reg_820 <= a0_fu_309_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp2))) begin
        a1_reg_838 <= a1_fu_405_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp3))) begin
        a2_reg_885 <= a2_fu_507_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp4))) begin
        a3_reg_899 <= a3_fu_577_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        denom_row_addr_reg_860 <= zext_ln46_fu_372_p1;
        icmp_ln55_reg_846 <= icmp_ln55_fu_409_p2;
        select_ln61_1_reg_850 <= select_ln61_1_fu_475_p3;
        tmp_82_reg_856 <= add_ln48_fu_483_p2[32'd6];
        zext_ln55_reg_828[10 : 0] <= zext_ln55_fu_399_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln46_reg_811 <= icmp_ln46_fu_286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        select_ln62_1_reg_893 <= select_ln62_1_fu_569_p3;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr_reg_875 <= zext_ln55_reg_828;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr_reg_870 <= zext_ln55_reg_828;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr_reg_865 <= zext_ln55_reg_828;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_reg_880 <= zext_ln55_reg_828;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        select_ln63_1_reg_907 <= select_ln63_1_fu_639_p3;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln46_reg_811 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln46_reg_811 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln46_reg_811 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp3)))) begin
        A_blk_n_R = m_axi_A_0_RVALID;
    end else begin
        A_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln46_reg_811 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_132;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        denom_row_ce0_local = 1'b1;
    end else begin
        denom_row_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_856 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        denom_row_we0_local = 1'b1;
    end else begin
        denom_row_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp4)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln46_reg_811 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_grp1)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln46_reg_811 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_grp2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln46_reg_811 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_grp3)))) begin
        m_axi_A_0_RREADY = 1'b1;
    end else begin
        m_axi_A_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln55_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln46_reg_811 == 1'd0) & (icmp_ln55_reg_846 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln46_reg_811 == 1'd0) & (icmp_ln55_fu_409_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln55_reg_846 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln55_reg_846 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln46_reg_811 == 1'd0) & (icmp_ln55_reg_846 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (icmp_ln46_reg_811 == 1'd0) & (icmp_ln55_fu_409_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln55_reg_846 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a0_fu_309_p1 = m_axi_A_0_RDATA[23:0];

assign a1_fu_405_p1 = m_axi_A_0_RDATA[23:0];

assign a2_fu_507_p1 = m_axi_A_0_RDATA[23:0];

assign a3_fu_577_p1 = m_axi_A_0_RDATA[23:0];

assign add_ln46_1_fu_292_p2 = (ap_sig_allocacmp_indvar_flatten_load + 13'd1);

assign add_ln46_fu_326_p2 = (i_fu_128 + 9'd1);

assign add_ln48_fu_483_p2 = (zext_ln46_1_fu_348_p1 + 7'd4);

assign add_ln61_1_fu_427_p2 = ($signed(sext_ln61_1_fu_419_p1) + $signed(sext_ln61_fu_415_p1));

assign add_ln61_fu_422_p2 = ($signed(a0_reg_820) + $signed(select_ln46_1_fu_352_p3));

assign add_ln62_1_fu_521_p2 = ($signed(sext_ln62_fu_511_p1) + $signed(sext_ln62_1_fu_514_p1));

assign add_ln62_fu_517_p2 = ($signed(select_ln61_1_reg_850) + $signed(a1_reg_838));

assign add_ln63_1_fu_591_p2 = ($signed(sext_ln63_fu_581_p1) + $signed(sext_ln63_1_fu_584_p1));

assign add_ln63_fu_587_p2 = ($signed(select_ln62_1_reg_893) + $signed(a2_reg_885));

assign add_ln64_1_fu_657_p2 = ($signed(sext_ln64_fu_647_p1) + $signed(sext_ln64_1_fu_650_p1));

assign add_ln64_fu_653_p2 = ($signed(select_ln63_1_reg_907) + $signed(a3_reg_899));

assign add_ln66_fu_717_p2 = ($signed(sext_ln66_fu_713_p1) + $signed(25'd16384));

assign and_ln61_fu_455_p2 = (xor_ln61_fu_449_p2 & tmp_75_fu_441_p3);

assign and_ln62_fu_549_p2 = (xor_ln62_fu_543_p2 & tmp_77_fu_535_p3);

assign and_ln63_fu_619_p2 = (xor_ln63_fu_613_p2 & tmp_79_fu_605_p3);

assign and_ln64_fu_685_p2 = (xor_ln64_fu_679_p2 & tmp_81_fu_671_p3);

assign and_ln66_fu_749_p2 = (xor_ln66_fu_743_p2 & tmp_84_fu_735_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_A_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp4 = ((m_axi_A_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_A_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp1 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp2 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0_grp2));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0_grp2));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp3 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0_grp3));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state4_pp0_stage3_iter0_grp3));
end

assign ap_block_pp0_stage3_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_grp1 = ((icmp_ln46_reg_811 == 1'd0) & (m_axi_A_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_grp2 = ((icmp_ln46_reg_811 == 1'd0) & (m_axi_A_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0_grp3 = ((icmp_ln46_reg_811 == 1'd0) & (m_axi_A_0_RVALID == 1'b0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign denom_row_address0 = denom_row_addr_reg_860;

assign denom_row_ce0 = denom_row_ce0_local;

assign denom_row_d0 = select_ln66_1_fu_769_p3;

assign denom_row_we0 = denom_row_we0_local;

assign empty_29_fu_322_p1 = jb_fu_124[5:0];

assign icmp_ln46_fu_286_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_409_p2 = ((trunc_ln48_fu_377_p1 == 3'd0) ? 1'b1 : 1'b0);

assign lshr_ln_fu_381_p4 = {{select_ln46_fu_340_p3[5:3]}};

assign m_axi_A_0_ARADDR = 64'd0;

assign m_axi_A_0_ARBURST = 2'd0;

assign m_axi_A_0_ARCACHE = 4'd0;

assign m_axi_A_0_ARID = 1'd0;

assign m_axi_A_0_ARLEN = 32'd0;

assign m_axi_A_0_ARLOCK = 2'd0;

assign m_axi_A_0_ARPROT = 3'd0;

assign m_axi_A_0_ARQOS = 4'd0;

assign m_axi_A_0_ARREGION = 4'd0;

assign m_axi_A_0_ARSIZE = 3'd0;

assign m_axi_A_0_ARUSER = 1'd0;

assign m_axi_A_0_ARVALID = 1'b0;

assign m_axi_A_0_AWADDR = 64'd0;

assign m_axi_A_0_AWBURST = 2'd0;

assign m_axi_A_0_AWCACHE = 4'd0;

assign m_axi_A_0_AWID = 1'd0;

assign m_axi_A_0_AWLEN = 32'd0;

assign m_axi_A_0_AWLOCK = 2'd0;

assign m_axi_A_0_AWPROT = 3'd0;

assign m_axi_A_0_AWQOS = 4'd0;

assign m_axi_A_0_AWREGION = 4'd0;

assign m_axi_A_0_AWSIZE = 3'd0;

assign m_axi_A_0_AWUSER = 1'd0;

assign m_axi_A_0_AWVALID = 1'b0;

assign m_axi_A_0_BREADY = 1'b0;

assign m_axi_A_0_WDATA = 32'd0;

assign m_axi_A_0_WID = 1'd0;

assign m_axi_A_0_WLAST = 1'b0;

assign m_axi_A_0_WSTRB = 4'd0;

assign m_axi_A_0_WUSER = 1'd0;

assign m_axi_A_0_WVALID = 1'b0;

assign select_ln46_1_fu_352_p3 = ((tmp_fu_332_p3[0:0] == 1'b1) ? 24'd0 : empty_fu_120);

assign select_ln46_2_fu_360_p3 = ((tmp_fu_332_p3[0:0] == 1'b1) ? add_ln46_fu_326_p2 : i_fu_128);

assign select_ln46_fu_340_p3 = ((tmp_fu_332_p3[0:0] == 1'b1) ? 6'd0 : empty_29_fu_322_p1);

assign select_ln61_1_fu_475_p3 = ((xor_ln61_1_fu_461_p2[0:0] == 1'b1) ? select_ln61_fu_467_p3 : add_ln61_fu_422_p2);

assign select_ln61_fu_467_p3 = ((and_ln61_fu_455_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln62_1_fu_569_p3 = ((xor_ln62_1_fu_555_p2[0:0] == 1'b1) ? select_ln62_fu_561_p3 : add_ln62_fu_517_p2);

assign select_ln62_fu_561_p3 = ((and_ln62_fu_549_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln63_1_fu_639_p3 = ((xor_ln63_1_fu_625_p2[0:0] == 1'b1) ? select_ln63_fu_631_p3 : add_ln63_fu_587_p2);

assign select_ln63_fu_631_p3 = ((and_ln63_fu_619_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln64_1_fu_705_p3 = ((xor_ln64_1_fu_691_p2[0:0] == 1'b1) ? select_ln64_fu_697_p3 : add_ln64_fu_653_p2);

assign select_ln64_fu_697_p3 = ((and_ln64_fu_685_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln66_1_fu_769_p3 = ((xor_ln66_1_fu_755_p2[0:0] == 1'b1) ? select_ln66_fu_761_p3 : trunc_ln66_fu_731_p1);

assign select_ln66_fu_761_p3 = ((and_ln66_fu_749_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln61_1_fu_419_p1 = a0_reg_820;

assign sext_ln61_fu_415_p1 = select_ln46_1_fu_352_p3;

assign sext_ln62_1_fu_514_p1 = a1_reg_838;

assign sext_ln62_fu_511_p1 = select_ln61_1_reg_850;

assign sext_ln63_1_fu_584_p1 = a2_reg_885;

assign sext_ln63_fu_581_p1 = select_ln62_1_reg_893;

assign sext_ln64_1_fu_650_p1 = a3_reg_899;

assign sext_ln64_fu_647_p1 = select_ln63_1_reg_907;

assign sext_ln66_fu_713_p1 = select_ln64_1_fu_705_p3;

assign tmp_74_fu_433_p3 = add_ln61_1_fu_427_p2[32'd24];

assign tmp_75_fu_441_p3 = add_ln61_fu_422_p2[32'd23];

assign tmp_76_fu_527_p3 = add_ln62_1_fu_521_p2[32'd24];

assign tmp_77_fu_535_p3 = add_ln62_fu_517_p2[32'd23];

assign tmp_78_fu_597_p3 = add_ln63_1_fu_591_p2[32'd24];

assign tmp_79_fu_605_p3 = add_ln63_fu_587_p2[32'd23];

assign tmp_7_fu_391_p3 = {{trunc_ln46_fu_368_p1}, {lshr_ln_fu_381_p4}};

assign tmp_80_fu_663_p3 = add_ln64_1_fu_657_p2[32'd24];

assign tmp_81_fu_671_p3 = add_ln64_fu_653_p2[32'd23];

assign tmp_83_fu_723_p3 = add_ln66_fu_717_p2[32'd24];

assign tmp_84_fu_735_p3 = add_ln66_fu_717_p2[32'd23];

assign tmp_fu_332_p3 = jb_fu_124[32'd6];

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr_reg_875;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0 = a2_reg_885;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 = zext_ln55_reg_828;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0 = a1_reg_838;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 = zext_ln55_fu_399_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0 = a0_reg_820;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr_reg_870;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0 = a3_reg_899;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr_reg_865;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0 = a2_reg_885;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 = zext_ln55_reg_828;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0 = a1_reg_838;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 = zext_ln55_fu_399_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0 = a0_reg_820;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_reg_880;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0 = a3_reg_899;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local;

assign trunc_ln46_fu_368_p1 = select_ln46_2_fu_360_p3[7:0];

assign trunc_ln48_fu_377_p1 = select_ln46_fu_340_p3[2:0];

assign trunc_ln66_fu_731_p1 = add_ln66_fu_717_p2[23:0];

assign xor_ln61_1_fu_461_p2 = (tmp_75_fu_441_p3 ^ tmp_74_fu_433_p3);

assign xor_ln61_fu_449_p2 = (tmp_74_fu_433_p3 ^ 1'd1);

assign xor_ln62_1_fu_555_p2 = (tmp_77_fu_535_p3 ^ tmp_76_fu_527_p3);

assign xor_ln62_fu_543_p2 = (tmp_76_fu_527_p3 ^ 1'd1);

assign xor_ln63_1_fu_625_p2 = (tmp_79_fu_605_p3 ^ tmp_78_fu_597_p3);

assign xor_ln63_fu_613_p2 = (tmp_78_fu_597_p3 ^ 1'd1);

assign xor_ln64_1_fu_691_p2 = (tmp_81_fu_671_p3 ^ tmp_80_fu_663_p3);

assign xor_ln64_fu_679_p2 = (tmp_80_fu_663_p3 ^ 1'd1);

assign xor_ln66_1_fu_755_p2 = (tmp_84_fu_735_p3 ^ tmp_83_fu_723_p3);

assign xor_ln66_fu_743_p2 = (tmp_83_fu_723_p3 ^ 1'd1);

assign zext_ln46_1_fu_348_p1 = select_ln46_fu_340_p3;

assign zext_ln46_fu_372_p1 = select_ln46_2_fu_360_p3;

assign zext_ln55_fu_399_p1 = tmp_7_fu_391_p3;

always @ (posedge ap_clk) begin
    zext_ln55_reg_828[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4
