Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 27 14:36:19 2024
| Host         : 4328_COMP-14 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file nexys_alu_timing_summary_routed.rpt -pb nexys_alu_timing_summary_routed.pb -rpx nexys_alu_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_alu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.767        0.000                      0                   44        0.200        0.000                      0                   44        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.767        0.000                      0                   44        0.200        0.000                      0                   44        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 counter_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_ff_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.839ns (28.308%)  route 2.125ns (71.692%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  counter_ff_reg[4]/Q
                         net (fo=4, routed)           0.837     6.583    counter_ff_reg[4]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.296     6.879 r  an_ff[7]_i_3/O
                         net (fo=1, routed)           0.161     7.040    an_ff[7]_i_3_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.164 r  an_ff[7]_i_1/O
                         net (fo=17, routed)          1.126     8.291    an_en
    SLICE_X0Y86          FDPE                                         r  an_ff_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    clk_i_IBUF_BUFG
    SLICE_X0Y86          FDPE                                         r  an_ff_reg[2]_lopt_replica/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDPE (Setup_fdpe_C_CE)      -0.205    15.057    an_ff_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 counter_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_ff_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.839ns (28.308%)  route 2.125ns (71.692%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  counter_ff_reg[4]/Q
                         net (fo=4, routed)           0.837     6.583    counter_ff_reg[4]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.296     6.879 r  an_ff[7]_i_3/O
                         net (fo=1, routed)           0.161     7.040    an_ff[7]_i_3_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.164 r  an_ff[7]_i_1/O
                         net (fo=17, routed)          1.126     8.291    an_en
    SLICE_X0Y86          FDPE                                         r  an_ff_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    clk_i_IBUF_BUFG
    SLICE_X0Y86          FDPE                                         r  an_ff_reg[4]_lopt_replica/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDPE (Setup_fdpe_C_CE)      -0.205    15.057    an_ff_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 counter_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_ff_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.839ns (28.308%)  route 2.125ns (71.692%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  counter_ff_reg[4]/Q
                         net (fo=4, routed)           0.837     6.583    counter_ff_reg[4]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.296     6.879 r  an_ff[7]_i_3/O
                         net (fo=1, routed)           0.161     7.040    an_ff[7]_i_3_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.164 r  an_ff[7]_i_1/O
                         net (fo=17, routed)          1.126     8.291    an_en
    SLICE_X0Y86          FDPE                                         r  an_ff_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    clk_i_IBUF_BUFG
    SLICE_X0Y86          FDPE                                         r  an_ff_reg[5]_lopt_replica/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDPE (Setup_fdpe_C_CE)      -0.205    15.057    an_ff_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 counter_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_ff_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.839ns (29.395%)  route 2.015ns (70.605%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  counter_ff_reg[4]/Q
                         net (fo=4, routed)           0.837     6.583    counter_ff_reg[4]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.296     6.879 r  an_ff[7]_i_3/O
                         net (fo=1, routed)           0.161     7.040    an_ff[7]_i_3_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.164 r  an_ff[7]_i_1/O
                         net (fo=17, routed)          1.017     8.181    an_en
    SLICE_X5Y87          FDPE                                         r  an_ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    15.022    clk_i_IBUF_BUFG
    SLICE_X5Y87          FDPE                                         r  an_ff_reg[2]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y87          FDPE (Setup_fdpe_C_CE)      -0.205    15.040    an_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 counter_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_ff_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.839ns (29.395%)  route 2.015ns (70.605%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  counter_ff_reg[4]/Q
                         net (fo=4, routed)           0.837     6.583    counter_ff_reg[4]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.296     6.879 r  an_ff[7]_i_3/O
                         net (fo=1, routed)           0.161     7.040    an_ff[7]_i_3_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.164 r  an_ff[7]_i_1/O
                         net (fo=17, routed)          1.017     8.181    an_en
    SLICE_X5Y87          FDPE                                         r  an_ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    15.022    clk_i_IBUF_BUFG
    SLICE_X5Y87          FDPE                                         r  an_ff_reg[3]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y87          FDPE (Setup_fdpe_C_CE)      -0.205    15.040    an_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 counter_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_ff_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.839ns (29.915%)  route 1.966ns (70.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  counter_ff_reg[4]/Q
                         net (fo=4, routed)           0.837     6.583    counter_ff_reg[4]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.296     6.879 r  an_ff[7]_i_3/O
                         net (fo=1, routed)           0.161     7.040    an_ff[7]_i_3_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.164 r  an_ff[7]_i_1/O
                         net (fo=17, routed)          0.967     8.131    an_en
    SLICE_X0Y87          FDPE                                         r  an_ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.601    15.024    clk_i_IBUF_BUFG
    SLICE_X0Y87          FDPE                                         r  an_ff_reg[4]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDPE (Setup_fdpe_C_CE)      -0.205    15.058    an_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 counter_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_ff_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.839ns (29.915%)  route 1.966ns (70.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  counter_ff_reg[4]/Q
                         net (fo=4, routed)           0.837     6.583    counter_ff_reg[4]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.296     6.879 r  an_ff[7]_i_3/O
                         net (fo=1, routed)           0.161     7.040    an_ff[7]_i_3_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.164 r  an_ff[7]_i_1/O
                         net (fo=17, routed)          0.967     8.131    an_en
    SLICE_X0Y87          FDPE                                         r  an_ff_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.601    15.024    clk_i_IBUF_BUFG
    SLICE_X0Y87          FDPE                                         r  an_ff_reg[7]_lopt_replica/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y87          FDPE (Setup_fdpe_C_CE)      -0.205    15.058    an_ff_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 counter_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_ff_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.839ns (29.722%)  route 1.984ns (70.278%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  counter_ff_reg[4]/Q
                         net (fo=4, routed)           0.837     6.583    counter_ff_reg[4]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.296     6.879 r  an_ff[7]_i_3/O
                         net (fo=1, routed)           0.161     7.040    an_ff[7]_i_3_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.164 r  an_ff[7]_i_1/O
                         net (fo=17, routed)          0.985     8.149    an_en
    SLICE_X2Y87          FDPE                                         r  an_ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.601    15.024    clk_i_IBUF_BUFG
    SLICE_X2Y87          FDPE                                         r  an_ff_reg[5]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDPE (Setup_fdpe_C_CE)      -0.169    15.094    an_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  6.945    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 counter_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_ff_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.839ns (31.483%)  route 1.826ns (68.517%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  counter_ff_reg[4]/Q
                         net (fo=4, routed)           0.837     6.583    counter_ff_reg[4]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.296     6.879 r  an_ff[7]_i_3/O
                         net (fo=1, routed)           0.161     7.040    an_ff[7]_i_3_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.164 r  an_ff[7]_i_1/O
                         net (fo=17, routed)          0.827     7.992    an_en
    SLICE_X4Y87          FDCE                                         r  an_ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    15.022    clk_i_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  an_ff_reg[0]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y87          FDCE (Setup_fdce_C_CE)      -0.205    15.040    an_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 counter_ff_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_ff_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.839ns (31.483%)  route 1.826ns (68.517%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.419     5.746 f  counter_ff_reg[4]/Q
                         net (fo=4, routed)           0.837     6.583    counter_ff_reg[4]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.296     6.879 r  an_ff[7]_i_3/O
                         net (fo=1, routed)           0.161     7.040    an_ff[7]_i_3_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.164 r  an_ff[7]_i_1/O
                         net (fo=17, routed)          0.827     7.992    an_en
    SLICE_X4Y87          FDPE                                         r  an_ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    15.022    clk_i_IBUF_BUFG
    SLICE_X4Y87          FDPE                                         r  an_ff_reg[1]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X4Y87          FDPE (Setup_fdpe_C_CE)      -0.205    15.040    an_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  7.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 an_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_ff_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.777%)  route 0.142ns (50.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.519    clk_i_IBUF_BUFG
    SLICE_X4Y87          FDPE                                         r  an_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDPE (Prop_fdpe_C_Q)         0.141     1.660 r  an_ff_reg[1]/Q
                         net (fo=10, routed)          0.142     1.803    an_o_OBUF[1]
    SLICE_X5Y87          FDPE                                         r  an_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.870     2.035    clk_i_IBUF_BUFG
    SLICE_X5Y87          FDPE                                         r  an_ff_reg[2]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X5Y87          FDPE (Hold_fdpe_C_D)         0.070     1.602    an_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 an_ff_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_ff_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.297%)  route 0.145ns (50.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.519    clk_i_IBUF_BUFG
    SLICE_X4Y87          FDPE                                         r  an_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDPE (Prop_fdpe_C_Q)         0.141     1.660 r  an_ff_reg[7]/Q
                         net (fo=6, routed)           0.145     1.805    an_o_OBUF[7]
    SLICE_X4Y87          FDCE                                         r  an_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.870     2.035    clk_i_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  an_ff_reg[0]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X4Y87          FDCE (Hold_fdce_C_D)         0.070     1.589    an_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 an_ff_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_ff_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.807%)  route 0.205ns (59.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.601     1.520    clk_i_IBUF_BUFG
    SLICE_X0Y87          FDPE                                         r  an_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  an_ff_reg[4]/Q
                         net (fo=9, routed)           0.205     1.866    an_o_OBUF[4]
    SLICE_X2Y87          FDPE                                         r  an_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.873     2.038    clk_i_IBUF_BUFG
    SLICE_X2Y87          FDPE                                         r  an_ff_reg[5]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDPE (Hold_fdpe_C_D)         0.059     1.594    an_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter_ff_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.776%)  route 0.180ns (49.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  counter_ff_reg[5]/Q
                         net (fo=3, routed)           0.180     1.844    counter_ff_reg[5]
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.889 r  counter_ff[5]_i_1/O
                         net (fo=1, routed)           0.000     1.889    counter_next[5]
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[5]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.092     1.614    counter_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 an_ff_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_ff_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.725%)  route 0.233ns (62.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.519    clk_i_IBUF_BUFG
    SLICE_X5Y87          FDPE                                         r  an_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDPE (Prop_fdpe_C_Q)         0.141     1.660 r  an_ff_reg[3]/Q
                         net (fo=7, routed)           0.233     1.893    an_o_OBUF[3]
    SLICE_X0Y87          FDPE                                         r  an_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.873     2.038    clk_i_IBUF_BUFG
    SLICE_X0Y87          FDPE                                         r  an_ff_reg[4]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X0Y87          FDPE (Hold_fdpe_C_D)         0.059     1.617    an_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 counter_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ff_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.588%)  route 0.202ns (52.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  counter_ff_reg[1]/Q
                         net (fo=7, routed)           0.202     1.865    counter_ff_reg[1]
    SLICE_X1Y91          LUT3 (Prop_lut3_I0_O)        0.042     1.907 r  counter_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    counter_next[2]
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.107     1.629    counter_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ff_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.184ns (47.478%)  route 0.204ns (52.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  counter_ff_reg[1]/Q
                         net (fo=7, routed)           0.204     1.867    counter_ff_reg[1]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.043     1.910 r  counter_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     1.910    counter_next[4]
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[4]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.107     1.629    counter_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 counter_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ff_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.220%)  route 0.172ns (42.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  counter_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  counter_ff_reg[9]/Q
                         net (fo=2, routed)           0.172     1.822    counter_ff_reg[9]
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.102     1.924 r  counter_ff[9]_i_1/O
                         net (fo=1, routed)           0.000     1.924    counter_next[9]
    SLICE_X0Y91          FDCE                                         r  counter_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    clk_i_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  counter_ff_reg[9]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.107     1.629    counter_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 counter_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.994%)  route 0.202ns (52.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  counter_ff_reg[1]/Q
                         net (fo=7, routed)           0.202     1.865    counter_ff_reg[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.910 r  counter_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     1.910    counter_next[1]
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.091     1.613    counter_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 counter_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_ff_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.747%)  route 0.204ns (52.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  counter_ff_reg[1]/Q
                         net (fo=7, routed)           0.204     1.867    counter_ff_reg[1]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.045     1.912 r  counter_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     1.912    counter_next[3]
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    clk_i_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  counter_ff_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.092     1.614    counter_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     an_ff_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     an_ff_reg[0]_lopt_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     an_ff_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     an_ff_reg[1]_lopt_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     an_ff_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     an_ff_reg[2]_lopt_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     an_ff_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     an_ff_reg[3]_lopt_replica/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     an_ff_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     an_ff_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     counter_ff_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     counter_ff_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     an_ff_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     an_ff_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     an_ff_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     an_ff_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     an_ff_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     an_ff_reg[1]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y87     an_ff_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     an_ff_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     an_ff_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     an_ff_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     an_ff_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     an_ff_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     an_ff_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     an_ff_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y87     an_ff_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X5Y87     an_ff_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_ff_reg[2]_lopt_replica/C



