v 20150930 2
C 37600 38200 0 0 0 title-A-cibolo.sym
{
T 58500 38200 5 10 1 1 0 0 1
file=pyflex_f401.sch
T 62600 37900 5 10 1 1 0 0 1
drawn-by=John Griessen
T 50800 38000 5 18 1 1 0 0 1
title=Culture Shock PYFLEX_F401
T 58700 37900 5 10 1 1 0 0 1
first-pagenum=1
T 59400 37900 5 10 1 1 0 0 1
last-pagenum=2
T 62600 38200 5 10 1 1 0 0 1
rev=2018-01-13 v0.4
T 64400 43400 5 18 1 1 270 0 1
title2=Culture Shock PYFLEX_F401
}
N 44200 49400 44200 52600 4
N 45100 49400 45100 51000 4
N 44200 52300 44500 52300 4
N 50600 47000 50600 47800 4
N 50600 47300 49300 47300 4
C 49700 46800 1 0 0 capacitor-1.sym
{
T 49900 47500 5 10 0 0 0 0 1
device=CAPACITOR
T 49900 47700 5 10 0 0 0 0 1
symversion=0.1
T 50200 46700 5 10 1 1 180 0 1
refdes=C10
T 49700 46800 5 10 0 0 0 0 1
footprint=1206.fp
}
N 49700 47000 49300 47000 4
N 40300 49400 44800 49400 4
N 44500 51000 46400 51000 4
C 50500 42700 1 180 0 capacitor-1.sym
{
T 50300 42000 5 10 0 0 180 0 1
device=CAPACITOR
T 50300 41800 5 10 0 0 180 0 1
symversion=0.1
T 50200 42300 5 10 1 1 0 0 1
refdes=C19
T 50700 42700 5 10 1 1 180 0 1
value=4.7 uF
T 50100 42300 5 10 0 1 0 0 1
footprint=CAPC1608N.lht
}
N 47900 42700 49200 42700 4
N 46000 49400 46000 52100 4
T 45200 52600 9 12 1 0 0 0 1
BOOT0
N 45600 52100 46000 52100 4
C 45700 51200 1 90 0 resistor-1.sym
{
T 45300 51500 5 10 0 0 90 0 1
device=R_100k_5%_1608
T 45500 52000 5 10 1 1 180 0 1
refdes=R14
T 45900 51400 5 10 1 1 90 0 1
value=100K
T 45700 51200 5 10 0 0 0 0 1
footprint=RESC1608N.lht
T 45700 51200 5 10 0 0 0 0 1
description=Res thick 100k 1% 1608
}
N 45600 51000 45600 51200 4
C 64500 48600 1 0 1 ffc-zif-20.sym
{
T 64400 55200 5 10 1 1 0 6 1
refdes=J1
T 64500 48600 5 10 0 0 0 0 1
value=conn
T 64500 48600 5 10 0 0 0 0 1
footprint=ffc_zif_20_1.25.lht
}
N 44600 42300 42800 42300 4
{
T 43750 42350 5 10 1 1 0 6 1
netname=PA3_TIM5.4
}
N 44900 42000 42800 42000 4
{
T 44750 42050 5 10 1 1 0 6 1
netname=PA4_ADC1.4_HV_sense
}
N 49300 45800 51500 45800 4
{
T 49400 45850 5 10 1 1 0 0 1
netname=PA11_OTG_FS_DM
}
N 49300 45500 51500 45500 4
{
T 49400 45550 5 10 1 1 0 0 1
netname=PA10_OTG_FS_ID
}
N 63200 49900 62500 49900 4
N 63200 49000 62500 49000 4
N 62500 49900 62500 49000 4
N 54100 57300 54100 56700 4
C 56000 55700 1 0 1 USB_SMT_5p.sym
{
T 56000 56950 5 10 1 1 0 6 1
refdes=J4
T 55710 56010 5 16 0 1 90 2 1
device=microUSB_B_2leg
T 55700 68150 5 10 0 0 0 6 1
footprint=microUSB_B_2.lht
T 56000 55700 5 10 0 0 0 6 1
value=conn
}
N 53000 56500 51100 56500 4
{
T 52800 56550 5 10 1 1 0 6 1
netname=PA11_OTG_FS_DM
}
N 54800 56300 53700 56300 4
C 44000 52600 1 0 0 Vdd.sym
{
T 44050 52850 5 10 1 1 0 0 1
net=VDD:1
}
N 41900 56400 41900 57000 4
N 41700 57000 42200 57000 4
C 45100 58200 1 90 0 capacitor-1.sym
{
T 44400 58400 5 10 0 0 90 0 1
device=06033C104KAT2A
T 44200 58400 5 10 0 0 90 0 1
symversion=0.1
T 45100 58200 5 10 0 0 0 0 1
footprint=CAPC1608N.lht
T 45100 58200 5 10 0 0 0 0 1
description=Cap MLCC 0.1uF 25V X7R 10% 1608
T 44500 58800 5 10 1 1 0 0 1
refdes=C8
T 45000 58400 5 10 1 1 0 0 1
value=0.1 uF
}
C 42100 55500 1 90 0 capacitor-1.sym
{
T 41400 55700 5 10 0 0 90 0 1
device=CL10A105KO8NNNC
T 41200 55700 5 10 0 0 90 0 1
symversion=0.1
T 42100 55500 5 10 0 0 0 0 1
footprint=CAPC1608N.lht
T 42100 55500 5 10 0 0 0 0 1
description=Cap MLCC 1uF 16V X5R 10%
T 41500 56100 5 10 1 1 0 0 1
refdes=C22
T 42000 55700 5 10 1 1 0 0 1
value=1 uF
}
N 39500 55500 41900 55500 4
N 40500 55500 40500 56200 4
N 39400 57000 39900 57000 4
N 39400 57000 39400 57200 4
N 54100 55500 54100 55900 4
N 62500 51700 63200 51700 4
N 63200 51400 62900 51400 4
N 62900 51400 62900 51700 4
N 63200 50800 62500 50800 4
N 63200 50500 62900 50500 4
N 62900 50500 62900 50800 4
N 63200 51100 60300 51100 4
{
T 62800 51150 5 10 1 1 0 6 1
netname=PA1_TIM5_CH2
}
N 63200 50200 60300 50200 4
{
T 62800 50250 5 10 1 1 0 6 1
netname=PA0_TIM2_CH1/TIM2_ETR
}
N 63200 52600 60300 52600 4
{
T 62700 52650 5 10 1 1 0 6 1
netname=PA4_ADC1.4_HV_sense
}
N 63200 52900 60300 52900 4
{
T 63000 52950 5 10 1 1 0 6 1
netname=PA5_ADC1.5_current_sense
}
N 62500 54700 63200 54700 4
N 63200 54400 62900 54400 4
N 62900 54400 62900 54700 4
N 61600 53800 63200 53800 4
N 62900 53800 62900 54100 4
N 63200 53500 62500 53500 4
N 63200 53200 62900 53200 4
N 62900 53200 62900 53500 4
N 51300 45200 54200 45200 4
{
T 52100 45250 5 10 1 1 0 0 1
netname=PA9_OTG_FS_VBUS
}
N 49300 44900 50500 44900 4
{
T 49700 44950 5 10 1 1 0 0 1
netname=PA8
}
C 57800 41300 1 0 0 tp5000_charger.sym
{
T 62600 43300 5 10 0 0 0 0 1
footprint=QFN16-min
T 62600 43700 5 10 0 0 0 0 1
device=TP5000
T 60100 44600 5 14 1 1 0 3 1
refdes=U6
T 57800 41300 5 10 0 0 0 0 1
value=IC
}
N 60700 43200 60900 43200 4
N 59300 41300 59300 41000 4
N 57500 41000 62900 41000 4
N 59000 41300 59000 41000 4
C 61500 42100 1 270 0 capacitor-1.sym
{
T 62200 41900 5 10 0 0 270 0 1
device=CL10B104JO8NNNC
T 62400 41900 5 10 0 0 270 0 1
symversion=0.1
T 61200 41700 5 10 1 1 0 0 1
refdes=C61
T 61100 41400 5 10 1 1 0 0 1
value=0.1 uF
T 61500 42100 5 10 0 0 0 0 1
footprint=CAPC1608N.lht
}
N 61700 41200 61700 41000 4
N 60700 42600 61700 42600 4
N 61700 42600 61700 42100 4
C 44700 49900 1 90 0 capacitor-1.sym
{
T 44000 50100 5 10 0 0 90 0 1
device=CAPACITOR
T 43800 50100 5 10 0 0 90 0 1
symversion=0.1
T 44900 50200 5 10 1 1 180 0 1
refdes=C18
T 44400 50100 5 10 0 1 90 0 1
footprint=CAPC1608N.lht
}
N 44500 50800 44500 51300 4
N 47600 42500 47600 42700 4
N 44900 42000 44900 42700 4
N 45200 42700 45200 41700 4
N 44600 42700 44600 42300 4
C 43000 38100 1 270 1 ffc-zif-20.sym
{
T 47892 39642 5 10 0 0 270 6 1
device=zif_connector
T 42800 38500 5 10 1 1 270 6 1
refdes=J2
T 43000 38100 5 10 0 0 90 0 1
value=conn
T 43000 38100 5 10 0 0 90 0 1
footprint=ffc_zif_20_1.25.lht
}
C 50400 47800 1 0 0 Vdd.sym
{
T 50400 48000 5 10 1 1 0 0 1
net=VDD:1
}
C 45500 52300 1 0 1 switch-pushbutton-no-1.sym
{
T 45100 52900 5 10 0 0 180 2 1
device=SWITCH_PUSHBUTTON_NO_4mm
T 45100 52600 5 10 1 1 180 2 1
refdes=SW23
}
N 45500 52300 45600 52300 4
N 45600 52300 45600 52100 4
C 47000 50900 1 0 0 JTAG_5x2.sym
{
T 46800 52400 5 10 0 1 0 0 1
device=BXIDM03-05-01-P001-L/T-P-F
T 48050 52550 5 10 1 1 180 0 1
refdes=J3
T 47000 50900 5 10 0 0 0 0 1
footprint=hdr_mini_1.25_2x5.lht
T 47000 50900 5 10 0 0 0 0 1
value=conn
}
N 47500 49400 47500 50500 4
N 47500 50500 48700 50500 4
N 48700 50500 48700 51600 4
N 48300 51600 48700 51600 4
N 47200 49400 47200 50700 4
N 47200 50700 48300 50700 4
N 48300 50700 48300 51000 4
N 48100 49400 48100 50100 4
N 48100 50100 48900 50100 4
N 48900 50100 48900 51900 4
N 48900 51900 48300 51900 4
N 49300 46400 49600 46400 4
N 49600 46400 49600 50300 4
N 49100 52200 48300 52200 4
C 47000 51400 1 180 0 nc-right-1.sym
{
T 46900 50900 5 10 0 0 180 0 1
value=NoConnection
T 46900 50700 5 10 0 0 180 0 1
device=DRC_Directive
}
N 47000 51900 47000 51600 4
N 46400 51600 47000 51600 4
N 46400 51600 46400 51000 4
C 46800 52600 1 0 0 Vdd.sym
{
T 46800 52800 5 10 1 1 0 0 1
net=VDD:1
}
N 47000 52600 47000 52200 4
N 46900 49400 46900 51000 4
N 52800 55600 51100 55600 4
{
T 52700 55650 5 10 1 1 0 6 1
netname=PA10_OTG_FS_ID
}
N 49100 50300 49600 50300 4
N 49100 50300 49100 52200 4
C 44700 51300 1 90 0 capacitor-1.sym
{
T 44000 51500 5 10 0 0 90 0 1
device=CAPACITOR
T 43800 51500 5 10 0 0 90 0 1
symversion=0.1
T 44900 51600 5 10 1 1 180 0 1
refdes=C12
T 44400 51800 5 10 0 1 90 0 1
footprint=CAPC1608N.lht
}
N 44500 52200 44500 52300 4
N 44500 49900 44500 49400 4
N 44000 39400 44000 40300 4
{
T 43950 39750 5 10 1 1 90 0 1
netname=PC13
}
C 50000 42900 1 0 0 capacitor-1.sym
{
T 50200 43600 5 10 0 0 0 0 1
device=CAPACITOR
T 50200 43800 5 10 0 0 0 0 1
symversion=0.1
T 50600 42900 5 10 1 1 0 0 1
refdes=C11
T 50000 42900 5 10 0 0 270 0 1
footprint=CAPC1608N.lht
T 50600 43200 5 10 1 1 0 0 1
value=4.7uF
}
N 45200 39400 45200 41500 4
{
T 45150 40800 5 10 1 1 90 6 1
netname=PA6_ADC1.6
}
N 45500 41300 45500 39400 4
{
T 45450 40800 5 10 1 1 90 6 1
netname=PA7_ADC1.7
}
N 46100 42700 46100 39400 4
{
T 46050 40100 5 10 1 1 90 6 1
netname=PB0
}
N 46400 42700 46400 39400 4
{
T 46350 40100 5 10 1 1 90 6 1
netname=PB1
}
N 46700 39400 46700 42700 4
{
T 46650 39750 5 10 1 1 90 0 1
netname=PB2
}
N 47000 42700 47000 41900 4
C 43400 42700 1 0 0 stm32f401ce.sym
{
T 49300 50200 5 10 0 0 0 0 1
device=STM32F401CE
T 48500 49200 5 20 1 1 0 3 1
refdes=U1
T 43400 42700 5 10 0 0 0 0 1
value=IC
}
C 42200 45300 1 0 0 capacitor-1.sym
{
T 42400 46000 5 10 0 0 0 0 1
device=CAPACITOR
T 42400 46200 5 10 0 0 0 0 1
symversion=0.1
T 42500 45700 5 10 1 1 180 0 1
refdes=C17
T 42200 45300 5 10 0 0 0 0 1
footprint=CAPC1608N.lht
}
N 43400 45500 43100 45500 4
N 40300 45200 43400 45200 4
N 42900 47600 43400 47600 4
N 42200 47300 43400 47300 4
N 42200 45200 42200 45500 4
C 41200 46900 1 0 0 capacitor-1.sym
{
T 41400 47600 5 10 0 0 0 0 1
device=CAPACITOR
T 41400 47800 5 10 0 0 0 0 1
symversion=0.1
T 41200 46900 5 10 0 0 0 0 1
footprint=0805.fp
T 41500 47000 5 10 1 1 180 0 1
refdes=C15
T 41800 47200 5 10 1 1 0 0 1
value=7 pF
}
N 43000 46400 43400 46400 4
N 43400 46700 43400 47000 4
N 43400 47000 43000 47000 4
C 41200 46300 1 0 0 capacitor-1.sym
{
T 41400 47000 5 10 0 0 0 0 1
device=CAPACITOR
T 41400 47200 5 10 0 0 0 0 1
symversion=0.1
T 41200 46300 5 10 0 0 0 0 1
footprint=0805.fp
T 41500 46400 5 10 1 1 180 0 1
refdes=C16
T 41800 46600 5 10 1 1 0 0 1
value=7 pF
}
N 43400 46100 41600 46100 4
{
T 42900 45950 5 10 1 1 0 6 1
netname=NRST
}
N 42100 46200 42100 46500 4
N 41200 46500 40900 46500 4
N 40900 46500 40900 48100 4
N 40900 47100 41200 47100 4
N 42000 48100 42600 48100 4
C 41100 47400 1 0 0 capacitor-1.sym
{
T 41300 48100 5 10 0 0 0 0 1
device=CAPACITOR
T 41300 48300 5 10 0 0 0 0 1
symversion=0.1
T 41100 47400 5 10 0 0 0 0 1
footprint=0805.fp
T 41400 47500 5 10 1 1 180 0 1
refdes=C14
T 41000 47700 5 10 1 1 0 0 1
value=9 pF
}
C 41100 47900 1 0 0 capacitor-1.sym
{
T 41300 48600 5 10 0 0 0 0 1
device=CAPACITOR
T 41300 48800 5 10 0 0 0 0 1
symversion=0.1
T 41100 47900 5 10 0 0 0 0 1
footprint=0805.fp
T 41400 48000 5 10 1 1 180 0 1
refdes=C13
T 41000 48200 5 10 1 1 0 0 1
value=9 pF
}
N 40900 47600 41100 47600 4
N 43400 44600 40000 44600 4
{
T 43000 44650 5 10 1 1 0 6 1
netname=PA1_TIM5_CH2
}
N 43400 44900 40000 44900 4
{
T 43000 44950 5 10 1 1 0 6 1
netname=PA0_TIM2_CH1/TIM2_ETR
}
N 43400 44300 40000 44300 4
{
T 43200 44350 5 10 1 1 0 6 1
netname=PA2_USART2_TX_TIM5.3
}
N 41900 45800 43100 45800 4
N 43100 45800 43100 45500 4
N 41900 45700 41900 45800 4
N 40600 45700 41900 45700 4
C 41600 45900 1 0 1 switch-pushbutton-no-1.sym
{
T 41200 46500 5 10 0 0 180 2 1
device=SWITCH_PUSHBUTTON_NO
T 40800 46300 5 10 1 1 0 2 1
refdes=SW22
}
N 41600 46100 41600 45900 4
N 40600 45700 40600 45900 4
C 40300 47000 1 270 0 coil-1.sym
{
T 40700 46800 5 10 0 0 270 0 1
device=MLZ2012N100LT000
T 40900 46800 5 10 0 0 270 0 1
symversion=0.1
T 40000 46500 5 10 1 1 0 0 1
refdes=L10
T 39800 46300 5 10 1 1 0 0 1
value=10uH
T 40300 47000 5 10 0 0 0 0 1
footprint=INDC2013N.lht
}
N 40300 45200 40300 46000 4
C 42400 47900 1 270 0 crystal-2.sym
{
T 43100 47800 5 10 0 0 270 0 1
device=CRYSTAL
T 42400 47900 5 10 0 0 270 0 1
footprint=1812.fp
T 42426 47544 5 10 1 1 180 0 1
refdes=X2
T 42600 47900 5 10 1 1 180 0 1
value=32.78kHz
}
N 42600 47900 42600 48100 4
C 43300 46400 1 90 0 crystal-gnd-4.sym
{
T 42500 46500 5 10 0 0 90 0 1
device=FA-20H
T 43300 46400 5 10 0 1 0 0 1
footprint=XTALCC2520.lht
T 42626 46744 5 10 1 1 180 0 1
refdes=X1
}
N 40700 46900 40900 46900 4
N 43000 46400 43000 46200 4
N 42100 46200 43000 46200 4
N 42100 47100 43000 47100 4
N 43000 47100 43000 47000 4
N 42900 47900 42900 47600 4
N 42900 47900 42600 47900 4
N 42700 47000 42200 47000 4
N 42200 47000 42200 46800 4
N 40900 46800 42300 46800 4
N 42700 46400 42300 46400 4
N 42300 46400 42300 46800 4
N 40900 48100 41100 48100 4
N 42200 47300 42200 47600 4
N 42200 47600 42000 47600 4
N 42300 48500 43100 48500 4
{
T 42400 48550 5 10 1 1 0 0 1
netname=PC13
}
N 43100 47900 43400 47900 4
N 43100 47900 43100 48500 4
N 43400 48200 43400 48800 4
N 40300 47000 40300 49400 4
N 54800 56500 53900 56500 4
N 54800 56100 53900 56100 4
N 53900 56100 53900 55600 4
N 49300 46100 51500 46100 4
{
T 49400 46150 5 10 1 1 0 0 1
netname=PA12_OTG_FS_DP
}
N 53700 56000 53700 56300 4
N 53000 57300 52800 57300 4
N 53900 55600 53700 55600 4
N 51900 56000 50300 56000 4
{
T 51900 56050 5 10 1 1 0 6 1
netname=PA12_OTG_FS_DP
}
N 52800 56000 53700 56000 4
N 50500 44300 49300 44300 4
{
T 50200 44350 5 10 1 1 0 6 1
netname=PB14
}
N 47800 49400 47800 50300 4
N 48300 51300 48500 51300 4
N 48500 50300 48500 51300 4
N 48500 50300 47800 50300 4
T 48700 52600 9 18 1 0 0 0 1
Cortex Debug Connector J3
L 50250 52300 50250 51900 3 10 1 0 -1 -1
L 50850 52300 50850 50900 3 10 1 0 -1 -1
V 50400 52200 50 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 50400 51900 50 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 50700 52200 50 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 50700 51900 50 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 50700 51600 50 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 50400 51600 50 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 50700 51300 50 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 50400 51300 50 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 50700 51000 50 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 50400 51000 50 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
L 50250 51300 50250 50900 3 10 1 0 -1 -1
N 47000 52600 46600 52600 4
N 46600 51700 46600 51000 4
N 46600 51000 47000 51000 4
T 48900 51600 9 15 1 0 0 1 5
      VCC
      GND
      GND
      KEY
GNDDet
L 50250 52300 50100 52300 3 10 1 0 -1 -1
L 50100 52300 50100 51900 3 10 1 0 -1 -1
L 50250 51900 50100 51900 3 10 1 0 -1 -1
L 50250 51300 50100 51300 3 10 1 0 -1 -1
L 50100 51300 50100 50900 3 10 1 0 -1 -1
L 50100 50900 50250 50900 3 10 1 0 -1 -1
L 50850 50900 51000 50900 3 10 1 0 -1 -1
L 51000 50900 51000 52300 3 10 1 0 -1 -1
L 51000 52300 50850 52300 3 10 1 0 -1 -1
T 51200 51600 9 15 1 0 0 1 5
SWDIO/TMS
SWDCLK/TCK
SWO/TDO
NC/TDI
nRESET
N 45200 41700 42800 41700 4
{
T 45100 41750 5 10 1 1 0 6 1
netname=PA5_ADC1.5_current_sense
}
C 49400 43100 1 0 0 Vdd.sym
{
T 49400 43300 5 10 1 1 0 0 1
net=VDD:1
}
C 61800 53800 1 0 1 power_+.sym
{
T 62300 54000 5 10 1 1 0 6 1
net=18V_ONBOARD:1
}
N 61700 49300 63200 49300 4
{
T 62200 49350 5 10 1 1 0 6 1
netname=PB9
}
N 45400 49400 45400 50000 4
{
T 45350 49900 5 10 1 1 90 6 1
netname=PB9
}
N 45700 49400 45700 50000 4
{
T 45650 49900 5 10 1 1 90 6 1
netname=LED
}
N 61700 49600 63200 49600 4
N 47300 39400 47300 41200 4
{
T 47250 41100 5 10 1 1 90 6 1
netname=I2C1_SDA_PB7
}
N 47600 39400 47600 41200 4
{
T 47550 41100 5 10 1 1 90 6 1
netname=I2C1_SCL_PB6
}
N 43400 39400 43400 41100 4
N 43700 39400 43700 40000 4
N 43700 40000 43400 40000 4
N 47900 39400 47900 41100 4
C 50700 41900 1 0 1 switch-pushbutton-no-1.sym
{
T 50300 42500 5 10 0 0 180 2 1
device=SWITCH_PUSHBUTTON_NO
T 50100 41800 5 10 1 1 0 2 1
refdes=S11
}
N 47000 41900 48200 41900 4
C 43500 52000 1 270 0 resistor-1.sym
{
T 43900 51700 5 10 0 0 270 0 1
device=2013M R 1.5 k 1%
T 43500 52000 5 10 0 0 90 0 1
footprint=RESC2013N.lht
T 43400 51200 5 10 1 1 90 0 1
refdes=R10
T 43900 51400 5 10 1 1 90 0 1
value=1.680R
}
N 43600 52000 44200 52000 4
N 43600 50400 43600 51100 4
{
T 43550 50800 5 10 1 1 90 6 1
netname=LED
}
C 61700 49700 1 180 0 nc-right-1.sym
{
T 61600 49200 5 10 0 0 180 0 1
value=NoConnection
T 61600 49000 5 10 0 0 180 0 1
device=DRC_Directive
}
N 63200 52000 60300 52000 4
{
T 62900 52050 5 10 1 1 0 6 1
netname=PA2_USART2_TX_TIM5.3
}
N 43400 48800 42500 48800 4
{
T 43300 48850 5 10 1 1 0 6 1
netname=VBAT
}
N 63200 52300 60300 52300 4
{
T 61750 52350 5 10 1 1 0 6 1
netname=PA3_TIM5.4
}
N 44300 39400 44300 40300 4
{
T 44250 40200 5 10 1 1 90 6 1
netname=VBAT
}
N 46300 49400 46300 50800 4
{
T 46250 50800 5 10 1 1 90 6 1
netname=I2C1_SDA_PB7
}
N 46600 49400 46600 50900 4
{
T 46550 50800 5 10 1 1 90 6 1
netname=I2C1_SCL_PB6
}
N 47000 39400 47000 40500 4
{
T 46950 39800 5 10 1 1 90 0 1
netname=VDD
}
N 44900 39400 44900 41100 4
N 45800 39400 45800 41100 4
N 49100 39400 49100 40800 4
N 44600 39400 44600 40300 4
{
T 44450 39800 5 10 1 1 270 6 1
netname=NRST
}
N 48200 39400 48200 40800 4
N 48500 39400 48500 40800 4
N 48500 40800 47900 40800 4
N 48800 39400 48800 41100 4
N 62200 56700 61600 56700 4
{
T 62100 56750 5 10 1 1 0 6 1
netname=PB14
}
N 49300 43700 50500 43700 4
{
T 50200 43750 5 10 1 1 0 6 1
netname=PB12
}
N 50500 44000 49300 44000 4
{
T 50200 44050 5 10 1 1 0 6 1
netname=PB13
}
N 61400 57300 61400 57000 4
N 61400 57000 62200 57000 4
N 62200 56400 61600 56400 4
{
T 62100 56450 5 10 1 1 0 6 1
netname=PB13
}
N 62000 55800 62000 56100 4
N 64300 57500 64300 56400 4
N 64300 56400 64000 56400 4
C 62200 55900 1 0 0 pyflex_f401_boost.sym
{
T 63100 56900 5 10 0 0 0 0 1
device=boost_converter_subcircuit
T 63574 57256 5 10 1 1 0 0 1
refdes=S1
T 62200 55900 5 10 0 0 0 0 1
source=pyflex_f401_boost.sch
T 62200 55900 5 10 0 0 0 0 1
value=module
}
C 39600 57200 1 0 1 Vdd.sym
{
T 39400 57450 5 10 1 1 0 3 1
net=5VUNREG:1
}
N 53900 52600 53900 52400 4
N 55700 51900 55700 52000 4
N 53900 51400 53900 50900 4
N 53900 50900 55700 50900 4
{
T 54000 50950 5 10 1 1 0 0 1
netname=5VUNREG
}
N 55100 49400 55100 49800 4
{
T 55050 49400 5 10 1 1 90 0 1
netname=PA8
}
N 58200 51800 57500 51800 4
{
T 58100 51850 5 10 1 1 0 6 1
netname=VBAT
}
N 57500 51400 57500 51800 4
N 58000 50400 55700 50400 4
N 55700 50400 55700 50900 4
C 56600 55700 1 0 0 USB_SMT_5p.sym
{
T 56600 56950 5 10 1 1 0 0 1
refdes=J5
T 56890 56010 5 16 0 1 90 0 1
device=microUSB_C
T 56900 68150 5 10 0 0 0 0 1
footprint=microUSB_C.lht
T 56600 55700 5 10 0 0 0 0 1
value=conn
}
C 61600 57300 1 0 1 Vdd.sym
{
T 61400 57550 5 10 1 1 0 3 1
net=5VUNREG:1
}
N 50500 44600 49300 44600 4
{
T 50200 44650 5 10 1 1 0 6 1
netname=PB15
}
N 56900 49300 56900 48800 4
{
T 56850 49200 5 10 1 1 90 6 1
netname=PB15
}
N 56900 50900 56900 50200 4
N 55100 50700 55100 51400 4
N 53300 49900 53300 50300 4
{
T 53250 49900 5 10 1 1 90 0 1
netname=PB9
}
C 53200 51200 1 270 0 resistor-1.sym
{
T 53600 50900 5 10 0 0 270 0 1
device=R_8.87k_1%_1608
T 53200 51200 5 10 0 0 90 0 1
footprint=RESC1608N.lht
T 53100 50300 5 10 1 1 90 0 1
refdes=R4
T 53600 50600 5 10 1 1 90 0 1
value=8.87k
}
N 53300 51900 53300 51200 4
N 59000 44700 59000 45100 4
N 52800 56000 52800 57300 4
C 53000 57400 1 180 1 resistor-1.sym
{
T 53300 57000 5 10 0 0 180 6 1
device=R_1.78k_1%_1608
T 53000 57400 5 10 0 0 0 6 1
footprint=RESC1608N.lht
T 53800 57400 5 10 1 1 0 6 1
refdes=R9
T 53300 57100 5 10 1 1 0 6 1
value=1.78k
}
C 51900 56100 1 180 1 resistor-1.sym
{
T 52200 55700 5 10 0 0 180 6 1
device=R_15_1%_1608
T 51900 56100 5 10 0 0 0 6 1
footprint=RESC1608N.lht
T 52700 56100 5 10 1 1 0 6 1
refdes=R6
T 52100 55800 5 10 1 1 0 6 1
value=15
}
N 58600 57300 58600 56700 4
N 57800 56300 59000 56300 4
N 58600 55400 58600 55900 4
N 57800 56500 58800 56500 4
N 57800 56100 58800 56100 4
N 58800 56100 58800 55600 4
N 59000 56000 59000 56300 4
N 59700 57300 59900 57300 4
C 59700 56600 1 180 0 resistor-1.sym
{
T 59400 56200 5 10 0 0 180 0 1
device=R_22_1%_1608
T 59700 56600 5 10 0 0 0 0 1
footprint=RESC1608N.lht
T 58900 56600 5 10 1 1 0 0 1
refdes=R32
T 59500 56300 5 10 1 1 0 0 1
value=22
}
N 58800 55600 59000 55600 4
N 59900 56000 59000 56000 4
N 59900 56000 59900 57300 4
C 59700 57400 1 180 0 resistor-1.sym
{
T 59400 57000 5 10 0 0 180 0 1
device=R_1.78k_1%_1608
T 59700 57400 5 10 0 0 0 0 1
footprint=RESC1608N.lht
T 58900 57400 5 10 1 1 0 0 1
refdes=R33
T 59400 57100 5 10 1 1 0 0 1
value=1.78k
}
C 59900 55700 1 180 0 resistor-1.sym
{
T 59600 55300 5 10 0 0 180 0 1
device=R_22_1%_1608
T 59900 55700 5 10 0 0 0 0 1
footprint=RESC1608N.lht
T 59100 55700 5 10 1 1 0 0 1
refdes=R31
T 59700 55400 5 10 1 1 0 0 1
value=22
}
C 60800 56100 1 180 0 resistor-1.sym
{
T 60500 55700 5 10 0 0 180 0 1
device=R_22_1%_1608
T 60800 56100 5 10 0 0 0 0 1
footprint=RESC1608N.lht
T 60000 56100 5 10 1 1 0 0 1
refdes=R30
T 60600 55800 5 10 1 1 0 0 1
value=22
}
N 58800 57300 58600 57300 4
N 59900 55600 60100 55600 4
N 60800 56000 61000 56000 4
T 58000 53100 9 12 1 0 0 0 2
check grounding 
of ID pin is correct.
B 57800 52600 2100 1000 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 58400 46600 9 12 1 0 0 0 1
Add LED
C 53300 52400 1 180 1 PFET_enh.sym
{
T 54000 51800 5 10 1 1 180 6 1
refdes=Q1
T 53300 52400 5 10 0 0 180 6 1
footprint=SOT23-3N.lht
T 54000 52000 5 10 1 1 180 6 1
device=TSM650P02CX
T 53300 52400 5 10 0 0 0 0 1
description=MOSFET P-CH -30V -4.1A Vgs+/-12V
}
C 55100 51900 1 180 1 PFET_enh.sym
{
T 55800 51300 5 10 1 1 180 6 1
refdes=Q2
T 55100 51900 5 10 0 0 180 6 1
footprint=SOT23-3N.lht
T 55800 51500 5 10 1 1 180 6 1
device=TSM650P02CX
T 55100 51900 5 10 0 0 0 0 1
description=MOSFET P-CH -30V -4.1A Vgs+/-12V
}
C 56900 51400 1 180 1 PFET_enh.sym
{
T 57600 50800 5 10 1 1 180 6 1
refdes=Q3
T 56900 51400 5 10 0 0 180 6 1
footprint=SOT23-3N.lht
T 57600 51000 5 10 1 1 180 6 1
device=TSM650P02CX
T 56900 51400 5 10 0 0 0 0 1
description=MOSFET P-CH -30V -4.1A Vgs+/-12V
}
C 55000 50700 1 270 0 resistor-1.sym
{
T 55400 50400 5 10 0 0 270 0 1
device=R_8.87k_1%_1608
T 55000 50700 5 10 0 0 90 0 1
footprint=RESC1608N.lht
T 54900 49800 5 10 1 1 90 0 1
refdes=R5
T 55400 50100 5 10 1 1 90 0 1
value=8.87k
}
C 56800 50200 1 270 0 resistor-1.sym
{
T 57200 49900 5 10 0 0 270 0 1
device=R_8.87k_1%_1608
T 56800 50200 5 10 0 0 90 0 1
footprint=RESC1608N.lht
T 56700 49300 5 10 1 1 90 0 1
refdes=R3
T 57200 49600 5 10 1 1 90 0 1
value=8.87k
}
N 53900 52600 56200 52600 4
{
T 53700 52650 5 10 1 1 0 0 1
netname=PA9_OTG_FS_VBUS
}
N 56200 57300 53900 57300 4
C 57200 42000 1 90 1 coil-1.sym
{
T 56800 41800 5 10 0 0 270 2 1
device=NRS2012T4R7MGJ
T 57200 42000 5 10 0 0 0 6 1
footprint=INDC2020N.lht
T 57000 41300 5 10 1 1 0 6 1
refdes=L61
T 57000 41600 5 10 1 1 0 6 1
value=4.7 uH
}
C 50500 43600 1 0 0 nc-right-1.sym
{
T 50600 44100 5 10 0 0 0 0 1
value=NoConnection
T 50600 44300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 59100 45100 1 90 0 nc-right-1.sym
{
T 58600 45200 5 10 0 0 90 0 1
value=NoConnection
T 58400 45200 5 10 0 0 90 0 1
device=DRC_Directive
}
N 57800 42300 57200 42300 4
N 57200 42000 57200 42600 4
N 59600 41300 59600 40700 4
N 59600 40700 57200 40700 4
N 57200 41000 57200 40700 4
C 59700 45100 1 90 0 nc-right-1.sym
{
T 59200 45200 5 10 0 0 90 0 1
value=NoConnection
T 59000 45200 5 10 0 0 90 0 1
device=DRC_Directive
}
N 59600 44700 59600 45100 4
T 59500 45700 9 12 1 0 0 0 1
CS open ==> LiFePO4 3.6V cutoff
N 61800 43200 62100 43200 4
N 62100 43200 62100 41000 4
N 60700 42900 61000 42900 4
N 61000 42900 61000 41000 4
N 57500 44700 58700 44700 4
N 57800 44700 57800 42900 4
N 57800 41300 57800 42300 4
N 59300 44700 59300 46100 4
N 59300 46100 58800 46100 4
C 57900 46000 1 0 0 resistor-1.sym
{
T 58200 46400 5 10 0 0 0 0 1
device=R_1.8k_1%_1608
T 57900 46000 5 10 0 0 180 0 1
footprint=RESC1608N.lht
T 58800 45900 5 10 1 1 180 0 1
refdes=R64
T 58500 46400 5 10 1 1 180 0 1
value=1.8k
}
N 57800 41300 58700 41300 4
C 57300 43800 1 270 1 capacitor-1.sym
{
T 58000 44000 5 10 0 0 90 2 1
device=CL10A475MO8NNNC
T 58200 44000 5 10 0 0 90 2 1
symversion=0.1
T 57200 44300 5 10 1 1 0 6 1
refdes=C62
T 57300 43800 5 10 0 0 90 2 1
footprint=RESC1608N.lht
T 57300 43900 5 10 1 1 0 6 1
value=4.7uF
T 57300 43800 5 10 0 0 0 0 1
description=Cap MLCC 4.7uF 16V X5R 20% 1608
}
N 57900 46100 57500 46100 4
N 57500 41000 57500 43800 4
N 57800 42600 57200 42600 4
C 57700 46100 1 0 1 Vdd.sym
{
T 57500 46350 5 10 1 1 0 3 1
net=5VUNREG:1
}
C 62700 42100 1 270 0 battery-4.sym
{
T 63000 41550 5 8 1 1 270 6 1
pinlabel=-
T 63600 41800 5 10 0 0 270 0 1
device=BATTERY
T 63200 41600 5 10 1 1 0 0 1
refdes=B1
T 64000 41800 5 10 0 0 270 0 1
symversion=0.1
}
C 61800 43300 1 180 0 resistor-1.sym
{
T 61500 42900 5 10 0 0 180 0 1
device=R_0R_1%_1608
T 61800 43300 5 10 0 0 0 0 1
footprint=RESC1608N.lht
T 60900 43400 5 10 1 1 0 0 1
refdes=R63
T 61200 42900 5 10 1 1 0 0 1
value=0R0
}
N 60700 42300 62900 42300 4
N 62900 42300 62900 42100 4
N 62900 41300 62900 41000 4
C 57900 48800 1 0 0 vss.sym
C 62400 48700 1 0 0 vss.sym
C 62400 51400 1 0 0 vss.sym
C 62400 50500 1 0 0 vss.sym
C 62400 53200 1 0 0 vss.sym
C 60400 56200 1 0 0 vss.sym
C 60900 55700 1 0 0 vss.sym
C 60000 55300 1 0 0 vss.sym
C 61900 55500 1 0 0 vss.sym
C 62400 54400 1 0 0 vss.sym
N 59700 56500 60500 56500 4
C 54200 55200 1 0 1 vss.sym
C 41500 55200 1 0 0 vss.sym
C 58500 55100 1 0 0 vss.sym
C 45300 50700 1 0 0 vss.sym
C 41200 45400 1 0 0 vss.sym
C 43700 41000 1 90 0 vss.sym
C 45200 41000 1 90 0 vss.sym
C 46100 41000 1 90 0 vss.sym
C 48200 41000 1 90 0 vss.sym
C 50800 41600 1 0 0 vss.sym
C 49300 46700 1 0 0 vss.sym
C 40600 46600 1 0 0 vss.sym
C 49100 41000 1 90 0 vss.sym
N 41000 45700 41300 45700 4
N 58000 49100 58000 49500 4
C 49400 40700 1 90 0 vss.sym
C 59800 40700 1 0 0 vss.sym
C 50400 45100 1 0 0 resistor-1.sym
{
T 50700 45500 5 10 0 0 0 0 1
device=2013M R 22 1%
T 50400 45100 5 10 0 0 180 0 1
footprint=RESC1608N.lht
T 51200 45000 5 10 1 1 180 0 1
refdes=R19
T 51000 45500 5 10 1 1 180 0 1
value=22
}
N 49300 45200 50400 45200 4
C 46700 51700 1 90 0 resistor-1.sym
{
T 46300 52000 5 10 0 0 90 0 1
device=R_22.0_1%_1608
T 46400 51700 5 10 1 1 90 0 1
refdes=R12
T 46900 52300 5 10 1 1 90 0 1
value=22
T 46700 51700 5 10 0 0 90 0 1
footprint=RESC1608N.lht
T 46700 51700 5 10 0 0 90 0 1
description=Res thick 22.0 1% 1608
}
T 43300 49900 9 12 1 0 90 0 1
Add LED
C 53000 56600 1 180 1 resistor-1.sym
{
T 53300 56200 5 10 0 0 180 6 1
device=R_15_1%_1608
T 53000 56600 5 10 0 0 0 6 1
footprint=RESC1608N.lht
T 53800 56600 5 10 1 1 0 6 1
refdes=R8
T 53200 56300 5 10 1 1 0 6 1
value=15
}
C 52800 55700 1 180 1 resistor-1.sym
{
T 53100 55300 5 10 0 0 180 6 1
device=R_15_1%_1608
T 52800 55700 5 10 0 0 0 6 1
footprint=RESC1608N.lht
T 53600 55700 5 10 1 1 0 6 1
refdes=R7
T 53000 55400 5 10 1 1 0 6 1
value=15
}
T 62900 40000 9 12 1 0 0 0 2
2 IDC conn 
go here
T 62900 40500 9 12 1 0 0 0 2
battery with
welded wires
B 51300 39700 11100 18100 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 58200 49500 1 90 0 capacitor-1.sym
{
T 57500 49700 5 10 0 0 90 0 1
device=CL10A475MO8NNNC
T 57300 49700 5 10 0 0 90 0 1
symversion=0.1
T 58300 50000 5 10 1 1 0 0 1
refdes=C9
T 58200 49500 5 10 0 0 90 0 1
footprint=RESC1608N.lht
T 58200 49600 5 10 1 1 0 0 1
value=4.7uF
T 58200 49500 5 10 0 0 0 6 1
description=Cap MLCC 4.7uF 16V X5R 20% 1608
}
N 54800 56700 54100 56700 4
N 58600 55900 57800 55900 4
N 57800 56700 58600 56700 4
{
T 57900 56750 5 10 1 1 0 0 1
netname=J5_VBUS
}
N 63200 54100 62900 54100 4
N 64300 57500 62800 57500 4
{
T 64200 57550 5 10 1 1 0 6 1
netname=18V_ONBOARD
}
N 62000 56100 62200 56100 4
N 54800 55900 54100 55900 4
N 56200 57300 56200 52600 4
N 58000 56700 58000 57300 4
N 56400 52000 56400 57300 4
N 56400 52000 55700 52000 4
N 54800 54900 54800 55200 4
N 54800 55200 56200 55200 4
N 57100 54800 58200 54800 4
N 58200 54800 58200 56500 4
N 58000 55000 58000 56300 4
C 53600 53200 1 0 0 diode_TVS_array.sym
{
T 55700 54750 5 10 1 1 0 0 1
refdes=DA1
T 54350 54950 5 10 0 0 0 0 1
footprint=SOT-457.lht
}
N 55500 54900 55500 55000 4
N 55500 55000 58000 55000 4
N 57100 54800 57100 53200 4
N 57100 53200 55500 53200 4
N 54800 53200 54800 53000 4
N 54800 53000 57300 53000 4
N 57300 53000 57300 54600 4
N 57300 54600 58400 54600 4
N 58400 54600 58400 55900 4
N 54600 56300 54600 54900 4
N 54600 54900 54100 54900 4
N 54400 56500 54400 55100 4
N 53300 55100 54400 55100 4
N 53300 55100 53300 53200 4
N 53300 53200 54100 53200 4
C 55900 52700 1 0 1 vss.sym
B 60600 47700 5600 10500 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 39900 56200 1 0 0 regulator_TLV702.sym
{
T 40300 57400 5 10 1 1 0 0 1
value=3V1
T 41200 57400 5 10 1 1 0 0 1
refdes=U2
T 40500 57100 5 8 1 1 0 0 1
footprint=SOT23-5
T 39900 58300 5 8 0 0 0 0 1
symversion=1.0
T 40200 57600 5 10 1 1 0 0 1
device=TLV70231DBVR
}
C 39700 55700 1 90 0 capacitor-1.sym
{
T 39000 55900 5 10 0 0 90 0 1
device=CL10A105KO8NNNC
T 38800 55900 5 10 0 0 90 0 1
symversion=0.1
T 39700 55700 5 10 0 0 0 0 1
footprint=CAPC1608N.lht
T 39700 55700 5 10 0 0 0 0 1
description=Cap MLCC 1uF 16V X5R 10%
T 39100 56300 5 10 1 1 0 0 1
refdes=C21
T 39600 55900 5 10 1 1 0 0 1
value=1 uF
}
N 39500 57000 39500 56600 4
N 41100 56200 41100 55500 4
N 40800 56200 40800 55900 4
N 40800 55900 39900 55900 4
N 39900 55900 39900 57000 4
B 38400 52900 12000 5100 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
N 50900 41900 50900 43100 4
N 50900 42500 50500 42500 4
N 49600 42300 47300 42300 4
N 50700 41900 50900 41900 4
N 47300 42700 47300 42300 4
N 47600 42500 49400 42500 4
N 49200 42700 49200 43100 4
N 49200 43100 50000 43100 4
N 49400 42500 49400 42800 4
N 49400 42800 50900 42800 4
N 49600 42300 49600 42500 4
C 48200 41800 1 0 0 resistor-1.sym
{
T 48500 42200 5 10 0 0 0 0 1
device=R_1.0k_1%_1608
T 48200 41800 5 10 0 0 180 0 1
footprint=RESC1608N.lht
T 49000 41700 5 10 1 1 180 0 1
refdes=R16
T 48800 42200 5 10 1 1 180 0 1
value=1.0k
}
N 49100 41900 49700 41900 4
N 45500 42700 45500 41500 4
N 45500 41500 45200 41500 4
N 45500 41300 45800 41300 4
N 45800 41300 45800 42700 4
N 42100 57000 44900 59100 4
N 41900 55500 44900 58200 4
C 40200 53300 1 0 0 regulator_MLF.sym
{
T 40600 54400 5 8 1 1 0 0 1
value=3V0
T 41400 54400 5 10 1 1 0 0 1
refdes=U7
T 41300 54100 5 8 1 1 0 0 1
footprint=MLF.lht
T 40700 54700 5 8 0 0 0 0 1
symversion=1.0
T 41180 54149 5 10 0 1 0 0 1
device=MIC5365-3.0YMT-TZ
}
N 42200 53500 42200 53900 4
N 42100 53900 42400 53900 4
C 42400 52600 1 90 0 capacitor-1.sym
{
T 41700 52800 5 10 0 0 90 0 1
device=CL10A105KO8NNNC
T 41500 52800 5 10 0 0 90 0 1
symversion=0.1
T 42400 52600 5 10 0 0 0 0 1
footprint=CAPC1608N.lht
T 42400 52600 5 10 0 0 0 0 1
description=Cap MLCC 1uF 16V X5R 10%
T 41800 53200 5 10 1 1 0 0 1
refdes=C72
T 42300 52800 5 10 1 1 0 0 1
value=1 uF
}
N 39800 52600 42200 52600 4
N 41000 52600 41000 53300 4
N 39700 54100 40200 54100 4
N 39700 54100 39700 54300 4
C 39900 54300 1 0 1 Vdd.sym
{
T 39700 54550 5 10 1 1 0 3 1
net=5VUNREG:1
}
C 41800 52300 1 0 0 vss.sym
C 40000 52800 1 90 0 capacitor-1.sym
{
T 39300 53000 5 10 0 0 90 0 1
device=CL10A105KO8NNNC
T 39100 53000 5 10 0 0 90 0 1
symversion=0.1
T 40000 52800 5 10 0 0 0 0 1
footprint=CAPC1608N.lht
T 40000 52800 5 10 0 0 0 0 1
description=Cap MLCC 1uF 16V X5R 10%
T 39400 53400 5 10 1 1 0 0 1
refdes=C71
T 39900 53000 5 10 1 1 0 0 1
value=1 uF
}
N 39800 54100 39800 53700 4
N 41300 53300 41300 52600 4
N 40200 53800 40200 54100 4
N 39800 52600 39800 52800 4
N 39500 55700 39500 55500 4
N 56400 57300 58000 57300 4
{
T 57100 57350 5 10 1 1 0 0 1
netname=J5_VBUS
}
N 47300 56200 47300 56800 4
N 47100 56800 47500 56800 4
C 47500 55300 1 90 0 capacitor-1.sym
{
T 46800 55500 5 10 0 0 90 0 1
device=CL10A105KO8NNNC
T 46600 55500 5 10 0 0 90 0 1
symversion=0.1
T 47500 55300 5 10 0 0 0 0 1
footprint=CAPC1608N.lht
T 47500 55300 5 10 0 0 0 0 1
description=Cap MLCC 1uF 16V X5R 10%
T 46900 55900 5 10 1 1 0 0 1
refdes=C82
T 47400 55500 5 10 1 1 0 0 1
value=1 uF
}
N 44900 55300 47300 55300 4
N 45900 55300 45900 56000 4
N 44800 56800 45300 56800 4
N 44800 56800 44800 57000 4
C 45000 57000 1 0 1 Vdd.sym
{
T 44800 57250 5 10 1 1 0 3 1
net=5VUNREG:1
}
C 46900 55000 1 0 0 vss.sym
C 45300 56000 1 0 0 regulator_TLV702.sym
{
T 45300 58100 5 8 0 0 0 0 1
symversion=1.0
T 45700 57200 5 10 1 1 0 0 1
value=3V3
T 46600 57200 5 10 1 1 0 0 1
refdes=U8
T 45900 56900 5 8 1 1 0 0 1
footprint=SOT23-5
T 45600 57400 5 10 1 1 0 0 1
device=MIC5504-3.3YM5-TR
}
C 45100 55500 1 90 0 capacitor-1.sym
{
T 44400 55700 5 10 0 0 90 0 1
device=CL10A105KO8NNNC
T 44200 55700 5 10 0 0 90 0 1
symversion=0.1
T 45100 55500 5 10 0 0 0 0 1
footprint=CAPC1608N.lht
T 45100 55500 5 10 0 0 0 0 1
description=Cap MLCC 1uF 16V X5R 10%
T 44500 56100 5 10 1 1 0 0 1
refdes=C81
T 45000 55700 5 10 1 1 0 0 1
value=1 uF
}
N 44900 56800 44900 56400 4
N 46500 56000 46500 55300 4
N 46200 56000 46200 55700 4
N 46200 55700 45300 55700 4
N 45300 55700 45300 56800 4
N 44900 55500 44900 55300 4
C 43100 56800 1 90 0 jump-solder.sym
{
T 42700 57200 5 8 0 0 90 0 1
device=JUMPER_SOLDER
T 43100 56800 5 10 0 0 0 0 1
footprint=jump-solder1.lht
T 42700 57400 5 10 1 1 180 0 1
refdes=J21
T 43100 56800 5 10 0 0 0 0 1
value=conn
}
C 43200 57000 1 0 0 Vdd.sym
{
T 43200 57200 5 10 1 1 0 0 1
net=VDD:1
}
N 43100 57000 43400 57000 4
C 43300 53700 1 90 0 jump-solder.sym
{
T 42900 54100 5 8 0 0 90 0 1
device=JUMPER_SOLDER
T 43300 53700 5 10 0 0 0 0 1
footprint=jump-solder1.lht
T 42900 54300 5 10 1 1 180 0 1
refdes=J71
T 43300 53700 5 10 0 0 0 0 1
value=conn
}
N 43300 53900 43600 53900 4
C 43400 53900 1 0 0 Vdd.sym
{
T 43400 54100 5 10 1 1 0 0 1
net=VDD:1
}
C 48400 56600 1 90 0 jump-solder.sym
{
T 48000 57000 5 8 0 0 90 0 1
device=JUMPER_SOLDER
T 48400 56600 5 10 0 0 0 0 1
footprint=jump-solder1.lht
T 48000 57200 5 10 1 1 180 0 1
refdes=J81
T 48400 56600 5 10 0 0 0 0 1
value=conn
}
N 48400 56800 48700 56800 4
C 48500 56800 1 0 0 Vdd.sym
{
T 48500 57000 5 10 1 1 0 0 1
net=VDD:1
}
