// Seed: 1813892853
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output logic id_1,
    output wire id_2,
    output logic id_3,
    output id_4
);
  assign id_2[1] = 1;
  logic   id_5;
  integer id_6 = 1;
endmodule
