

================================================================
== Vitis HLS Report for 'BRAM_filter'
================================================================
* Date:           Sun Jun  9 02:29:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        zz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.116 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      803|     1203|  8.030 us|  12.030 us|  804|  1204|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                |                                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                    Instance                                    |                                Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_60  |BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3  |      401|      401|  4.010 us|  4.010 us|  401|  401|       no|
        |grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_68                                  |BRAM_filter_Pipeline_VITIS_LOOP_27_2                                  |      398|      398|  3.980 us|  3.980 us|  398|  398|       no|
        |grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_75  |BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3  |      400|      400|  4.000 us|  4.000 us|  400|  400|       no|
        |grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_82                                  |BRAM_filter_Pipeline_VITIS_LOOP_20_1                                  |      398|      398|  3.980 us|  3.980 us|  398|  398|       no|
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|     292|     886|    -|
|Memory           |        3|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     154|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     2|     303|    1042|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                    Instance                                    |                                Module                                | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_82                                  |BRAM_filter_Pipeline_VITIS_LOOP_20_1                                  |        0|   0|   21|   65|    0|
    |grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_68                                  |BRAM_filter_Pipeline_VITIS_LOOP_27_2                                  |        0|   0|   21|   65|    0|
    |grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_75  |BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3  |        0|   1|   61|  346|    0|
    |grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_60  |BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3  |        0|   1|  189|  410|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                           |                                                                      |        0|   2|  292|  886|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |inn_V_U     |inn_V_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|   396|    8|     1|         3168|
    |outt_V_U    |inn_V_RAM_1P_BRAM_1R1W     |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_mems_V_U  |x_mems_V_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|   396|    8|     1|         3168|
    +------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                           |        3|  0|   0|    0|  1188|   24|     3|         9504|
    +------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  43|          8|    1|          8|
    |inn_V_address0     |  14|          3|    9|         27|
    |inn_V_ce0          |  14|          3|    1|          3|
    |inn_V_we0          |   9|          2|    1|          2|
    |outt_V_address0    |  14|          3|    9|         27|
    |outt_V_ce0         |  14|          3|    1|          3|
    |outt_V_we0         |   9|          2|    1|          2|
    |x_mems_V_address0  |  14|          3|    9|         27|
    |x_mems_V_ce0       |  14|          3|    1|          3|
    |x_mems_V_we0       |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 154|         32|   34|        104|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                             Name                                            | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                    |  7|   0|    7|          0|
    |grp_BRAM_filter_Pipeline_VITIS_LOOP_20_1_fu_82_ap_start_reg                                  |  1|   0|    1|          0|
    |grp_BRAM_filter_Pipeline_VITIS_LOOP_27_2_fu_68_ap_start_reg                                  |  1|   0|    1|          0|
    |grp_BRAM_filter_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3_fu_75_ap_start_reg  |  1|   0|    1|          0|
    |grp_BRAM_filter_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_70_2_VITIS_LOOP_72_3_fu_60_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                        | 11|   0|   11|          0|
    +---------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|   BRAM_filter|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|   BRAM_filter|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|   BRAM_filter|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|   BRAM_filter|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|   BRAM_filter|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|   BRAM_filter|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|   BRAM_filter|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|   BRAM_filter|  return value|
|x_in_Addr_A        |  out|   32|        bram|          x_in|         array|
|x_in_EN_A          |  out|    1|        bram|          x_in|         array|
|x_in_WEN_A         |  out|    1|        bram|          x_in|         array|
|x_in_Din_A         |  out|    8|        bram|          x_in|         array|
|x_in_Dout_A        |   in|    8|        bram|          x_in|         array|
|x_in_Clk_A         |  out|    1|        bram|          x_in|         array|
|x_in_Rst_A         |  out|    1|        bram|          x_in|         array|
|out_r_Addr_A       |  out|   32|        bram|         out_r|         array|
|out_r_EN_A         |  out|    1|        bram|         out_r|         array|
|out_r_WEN_A        |  out|    1|        bram|         out_r|         array|
|out_r_Din_A        |  out|    8|        bram|         out_r|         array|
|out_r_Dout_A       |   in|    8|        bram|         out_r|         array|
|out_r_Clk_A        |  out|    1|        bram|         out_r|         array|
|out_r_Rst_A        |  out|    1|        bram|         out_r|         array|
|load               |   in|    1|     ap_none|          load|        scalar|
+-------------------+-----+-----+------------+--------------+--------------+

