{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1548265172503 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trans EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"trans\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1548265172622 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1548265174852 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1548265174966 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1548265177143 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1548265177143 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1548265177143 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/aleatana/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 7346 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1548265177307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/aleatana/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 7347 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1548265177307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/aleatana/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 7348 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1548265177307 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1548265177307 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3848 " "TimeQuest Timing Analyzer is analyzing 3848 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1548265181269 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trans.sdc " "Synopsys Design Constraints File file not found: 'trans.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1548265181342 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1548265181348 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1548265181677 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50m (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_50m (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182936 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/aleatana/altera/13.0sp1/quartus/linux/pin_planner.ppl" { clk_50m } } } { "/home/aleatana/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/aleatana/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_50m" } } } } { "trans.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 10 0 0 } } { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_50m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:CTRL\|addDat\[0\] " "Destination node control:CTRL\|addDat\[0\]" {  } { { "control.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/control.vhdl" 36 -1 0 } } { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { control:CTRL|addDat[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1548265182937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:CTRL\|addDat\[1\] " "Destination node control:CTRL\|addDat\[1\]" {  } { { "control.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/control.vhdl" 36 -1 0 } } { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { control:CTRL|addDat[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1548265182937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:CTRL\|addDat\[2\] " "Destination node control:CTRL\|addDat\[2\]" {  } { { "control.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/control.vhdl" 36 -1 0 } } { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { control:CTRL|addDat[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1548265182937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:CTRL\|addDat\[3\] " "Destination node control:CTRL\|addDat\[3\]" {  } { { "control.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/control.vhdl" 36 -1 0 } } { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { control:CTRL|addDat[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1548265182937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:CTRL\|addDat\[4\] " "Destination node control:CTRL\|addDat\[4\]" {  } { { "control.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/control.vhdl" 36 -1 0 } } { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { control:CTRL|addDat[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1548265182937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:CTRL\|addDat\[5\] " "Destination node control:CTRL\|addDat\[5\]" {  } { { "control.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/control.vhdl" 36 -1 0 } } { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { control:CTRL|addDat[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1548265182937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:CTRL\|addDat\[6\] " "Destination node control:CTRL\|addDat\[6\]" {  } { { "control.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/control.vhdl" 36 -1 0 } } { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { control:CTRL|addDat[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1548265182937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:CTRL\|addDat\[7\] " "Destination node control:CTRL\|addDat\[7\]" {  } { { "control.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/control.vhdl" 36 -1 0 } } { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { control:CTRL|addDat[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1548265182937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkl " "Destination node clkl" {  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/aleatana/altera/13.0sp1/quartus/linux/pin_planner.ppl" { clkl } } } { "/home/aleatana/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/aleatana/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkl" } } } } { "trans.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 13 0 0 } } { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1548265182937 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1548265182937 ""}  } { { "trans.vhdl" "" { Text "/home/aleatana/Documents/pt/trans/Paso0/trans.vhdl" 84 -1 0 } } { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182939 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 4022 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182940 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 4023 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182940 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 4032 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~100  " "Automatically promoted node rtl~100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182940 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 4122 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~101  " "Automatically promoted node rtl~101 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182940 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~101 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 4123 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~102  " "Automatically promoted node rtl~102 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182941 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~102 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 4124 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~103  " "Automatically promoted node rtl~103 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182941 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~103 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 4125 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~104  " "Automatically promoted node rtl~104 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182941 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~104 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 4126 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~105  " "Automatically promoted node rtl~105 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182942 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~105 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 4127 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~106  " "Automatically promoted node rtl~106 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182942 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~106 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 4128 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~107  " "Automatically promoted node rtl~107 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182942 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~107 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 4129 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~108  " "Automatically promoted node rtl~108 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182942 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~108 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 4130 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~109  " "Automatically promoted node rtl~109 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182943 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~109 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 4131 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182943 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~11  " "Automatically promoted node rtl~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1548265182943 ""}  } { { "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/aleatana/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rtl~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 0 { 0 ""} 0 4033 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1548265182943 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1548265186156 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1548265186169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1548265186171 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1548265186188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1548265186201 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1548265186212 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1548265186212 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1548265186251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1548265186258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1548265186291 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1548265186291 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548265186727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1548265194417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548265204989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1548265205130 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1548265257188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:52 " "Fitter placement operations ending: elapsed time is 00:00:52" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548265257189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1548265261527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+03 ns 7.5% " "6e+03 ns of routing delay (approximately 7.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1548265303385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "61 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 61% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "/home/aleatana/Documents/pt/trans/Paso0/" { { 1 { 0 "Router estimated peak interconnect usage is 61% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 61% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1548265317920 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1548265317920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:11 " "Fitter routing operations ending: elapsed time is 00:03:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548265455492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1548265455504 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1548265455504 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "46.64 " "Total time spent on timing analysis during the Fitter is 46.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1548265456090 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1548265456133 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "66 " "Found 66 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "resetl 0 " "Pin \"resetl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clkl 0 " "Pin \"clkl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add\[0\] 0 " "Pin \"add\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add\[1\] 0 " "Pin \"add\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add\[2\] 0 " "Pin \"add\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add\[3\] 0 " "Pin \"add\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add\[4\] 0 " "Pin \"add\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add\[5\] 0 " "Pin \"add\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add\[6\] 0 " "Pin \"add\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add\[7\] 0 " "Pin \"add\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout0\[0\] 0 " "Pin \"datout0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout0\[1\] 0 " "Pin \"datout0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout0\[2\] 0 " "Pin \"datout0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout0\[3\] 0 " "Pin \"datout0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout0\[4\] 0 " "Pin \"datout0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout0\[5\] 0 " "Pin \"datout0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout0\[6\] 0 " "Pin \"datout0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout1\[0\] 0 " "Pin \"datout1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout1\[1\] 0 " "Pin \"datout1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout1\[2\] 0 " "Pin \"datout1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout1\[3\] 0 " "Pin \"datout1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout1\[4\] 0 " "Pin \"datout1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout1\[5\] 0 " "Pin \"datout1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout1\[6\] 0 " "Pin \"datout1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout2\[0\] 0 " "Pin \"datout2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout2\[1\] 0 " "Pin \"datout2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout2\[2\] 0 " "Pin \"datout2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout2\[3\] 0 " "Pin \"datout2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout2\[4\] 0 " "Pin \"datout2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout2\[5\] 0 " "Pin \"datout2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout2\[6\] 0 " "Pin \"datout2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout3\[0\] 0 " "Pin \"datout3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout3\[1\] 0 " "Pin \"datout3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout3\[2\] 0 " "Pin \"datout3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout3\[3\] 0 " "Pin \"datout3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout3\[4\] 0 " "Pin \"datout3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout3\[5\] 0 " "Pin \"datout3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout3\[6\] 0 " "Pin \"datout3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout4\[0\] 0 " "Pin \"datout4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout4\[1\] 0 " "Pin \"datout4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout4\[2\] 0 " "Pin \"datout4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout4\[3\] 0 " "Pin \"datout4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout4\[4\] 0 " "Pin \"datout4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout4\[5\] 0 " "Pin \"datout4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout4\[6\] 0 " "Pin \"datout4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout5\[0\] 0 " "Pin \"datout5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout5\[1\] 0 " "Pin \"datout5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout5\[2\] 0 " "Pin \"datout5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout5\[3\] 0 " "Pin \"datout5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout5\[4\] 0 " "Pin \"datout5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout5\[5\] 0 " "Pin \"datout5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout5\[6\] 0 " "Pin \"datout5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout6\[0\] 0 " "Pin \"datout6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout6\[1\] 0 " "Pin \"datout6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout6\[2\] 0 " "Pin \"datout6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout6\[3\] 0 " "Pin \"datout6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout6\[4\] 0 " "Pin \"datout6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout6\[5\] 0 " "Pin \"datout6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout6\[6\] 0 " "Pin \"datout6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout7\[0\] 0 " "Pin \"datout7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout7\[1\] 0 " "Pin \"datout7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout7\[2\] 0 " "Pin \"datout7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout7\[3\] 0 " "Pin \"datout7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout7\[4\] 0 " "Pin \"datout7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout7\[5\] 0 " "Pin \"datout7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "datout7\[6\] 0 " "Pin \"datout7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1548265457147 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1548265457147 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1548265466228 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1548265468121 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1548265478574 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:24 " "Fitter post-fit operations ending: elapsed time is 00:00:24" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1548265480762 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1548265481528 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aleatana/Documents/pt/trans/Paso0/output_file/trans.fit.smsg " "Generated suppressed messages file /home/aleatana/Documents/pt/trans/Paso0/output_file/trans.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1548265483631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1548265487581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 23 11:44:47 2019 " "Processing ended: Wed Jan 23 11:44:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1548265487581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:18 " "Elapsed time: 00:05:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1548265487581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:14 " "Total CPU time (on all processors): 00:05:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1548265487581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1548265487581 ""}
