
led_animation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d1c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002e28  08002e28  00012e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e48  08002e48  00020058  2**0
                  CONTENTS
  4 .ARM          00000000  08002e48  08002e48  00020058  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e48  08002e48  00020058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e48  08002e48  00012e48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e4c  08002e4c  00012e4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000058  20000000  08002e50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  20000058  08002ea8  00020058  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000108  08002ea8  00020108  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009161  00000000  00000000  00020081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a34  00000000  00000000  000291e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a18  00000000  00000000  0002ac18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000918  00000000  00000000  0002b630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d1f  00000000  00000000  0002bf48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ba31  00000000  00000000  00042c67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000821a5  00000000  00000000  0004e698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d083d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027e4  00000000  00000000  000d0890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000058 	.word	0x20000058
 8000128:	00000000 	.word	0x00000000
 800012c:	08002e10 	.word	0x08002e10

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000005c 	.word	0x2000005c
 8000148:	08002e10 	.word	0x08002e10

0800014c <mode>:
int buttonreset_flag=0;
int buttoninc_flag=0;
int buttondec_flag=0;

int mode()
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	if(buttonreset_flag==1)
 8000150:	4b06      	ldr	r3, [pc, #24]	; (800016c <mode+0x20>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d104      	bne.n	8000162 <mode+0x16>
	{
		buttonreset_flag=0;
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <mode+0x20>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
		return 1;
 800015e:	2301      	movs	r3, #1
 8000160:	e000      	b.n	8000164 <mode+0x18>
	}else {
		return 0;
 8000162:	2300      	movs	r3, #0
	}
}
 8000164:	4618      	mov	r0, r3
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	20000074 	.word	0x20000074

08000170 <inc>:
int inc()
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	if(buttoninc_flag==1)
 8000174:	4b06      	ldr	r3, [pc, #24]	; (8000190 <inc+0x20>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	2b01      	cmp	r3, #1
 800017a:	d104      	bne.n	8000186 <inc+0x16>
	{
		buttoninc_flag=0;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <inc+0x20>)
 800017e:	2200      	movs	r2, #0
 8000180:	601a      	str	r2, [r3, #0]
		return 1;
 8000182:	2301      	movs	r3, #1
 8000184:	e000      	b.n	8000188 <inc+0x18>
	}else {
		return 0;
 8000186:	2300      	movs	r3, #0
	}
}
 8000188:	4618      	mov	r0, r3
 800018a:	46bd      	mov	sp, r7
 800018c:	bc80      	pop	{r7}
 800018e:	4770      	bx	lr
 8000190:	20000078 	.word	0x20000078

08000194 <set>:
int set()
{
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
	if(buttondec_flag==1)
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <set+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d104      	bne.n	80001aa <set+0x16>
	{
		buttondec_flag=0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <set+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
		return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <set+0x18>
	}else {
		return 0;
 80001aa:	2300      	movs	r3, #0
	}
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	2000007c 	.word	0x2000007c

080001b8 <getresetinput>:

void getresetinput()
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
	keyregreset[0]=keyregreset[1];
 80001bc:	4b23      	ldr	r3, [pc, #140]	; (800024c <getresetinput+0x94>)
 80001be:	685b      	ldr	r3, [r3, #4]
 80001c0:	4a22      	ldr	r2, [pc, #136]	; (800024c <getresetinput+0x94>)
 80001c2:	6013      	str	r3, [r2, #0]
	keyregreset[1]=keyregreset[2];
 80001c4:	4b21      	ldr	r3, [pc, #132]	; (800024c <getresetinput+0x94>)
 80001c6:	689b      	ldr	r3, [r3, #8]
 80001c8:	4a20      	ldr	r2, [pc, #128]	; (800024c <getresetinput+0x94>)
 80001ca:	6053      	str	r3, [r2, #4]
	keyregreset[2]= HAL_GPIO_ReadPin(buttonreset_GPIO_Port, buttonreset_Pin);
 80001cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001d0:	481f      	ldr	r0, [pc, #124]	; (8000250 <getresetinput+0x98>)
 80001d2:	f001 fddd 	bl	8001d90 <HAL_GPIO_ReadPin>
 80001d6:	4603      	mov	r3, r0
 80001d8:	461a      	mov	r2, r3
 80001da:	4b1c      	ldr	r3, [pc, #112]	; (800024c <getresetinput+0x94>)
 80001dc:	609a      	str	r2, [r3, #8]

	if( (keyregreset[0] == keyregreset[1]) && (keyregreset[1] == keyregreset[2]))
 80001de:	4b1b      	ldr	r3, [pc, #108]	; (800024c <getresetinput+0x94>)
 80001e0:	681a      	ldr	r2, [r3, #0]
 80001e2:	4b1a      	ldr	r3, [pc, #104]	; (800024c <getresetinput+0x94>)
 80001e4:	685b      	ldr	r3, [r3, #4]
 80001e6:	429a      	cmp	r2, r3
 80001e8:	d12e      	bne.n	8000248 <getresetinput+0x90>
 80001ea:	4b18      	ldr	r3, [pc, #96]	; (800024c <getresetinput+0x94>)
 80001ec:	685a      	ldr	r2, [r3, #4]
 80001ee:	4b17      	ldr	r3, [pc, #92]	; (800024c <getresetinput+0x94>)
 80001f0:	689b      	ldr	r3, [r3, #8]
 80001f2:	429a      	cmp	r2, r3
 80001f4:	d128      	bne.n	8000248 <getresetinput+0x90>
	{
		if(keyregreset[3] != keyregreset[2])
 80001f6:	4b15      	ldr	r3, [pc, #84]	; (800024c <getresetinput+0x94>)
 80001f8:	68da      	ldr	r2, [r3, #12]
 80001fa:	4b14      	ldr	r3, [pc, #80]	; (800024c <getresetinput+0x94>)
 80001fc:	689b      	ldr	r3, [r3, #8]
 80001fe:	429a      	cmp	r2, r3
 8000200:	d00f      	beq.n	8000222 <getresetinput+0x6a>
		{
			keyregreset[3]=keyregreset[2];
 8000202:	4b12      	ldr	r3, [pc, #72]	; (800024c <getresetinput+0x94>)
 8000204:	689b      	ldr	r3, [r3, #8]
 8000206:	4a11      	ldr	r2, [pc, #68]	; (800024c <getresetinput+0x94>)
 8000208:	60d3      	str	r3, [r2, #12]
			if(keyregreset[2]==pressed_state)
 800020a:	4b10      	ldr	r3, [pc, #64]	; (800024c <getresetinput+0x94>)
 800020c:	689b      	ldr	r3, [r3, #8]
 800020e:	2b00      	cmp	r3, #0
 8000210:	d11a      	bne.n	8000248 <getresetinput+0x90>
			{
				buttonreset_flag=1;
 8000212:	4b10      	ldr	r3, [pc, #64]	; (8000254 <getresetinput+0x9c>)
 8000214:	2201      	movs	r2, #1
 8000216:	601a      	str	r2, [r3, #0]
				timerforkeyregreset=300;
 8000218:	4b0f      	ldr	r3, [pc, #60]	; (8000258 <getresetinput+0xa0>)
 800021a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800021e:	601a      	str	r2, [r3, #0]
					buttonreset_flag=1;
				}
			}
		}
	}
}
 8000220:	e012      	b.n	8000248 <getresetinput+0x90>
			timerforkeyregreset--;
 8000222:	4b0d      	ldr	r3, [pc, #52]	; (8000258 <getresetinput+0xa0>)
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	3b01      	subs	r3, #1
 8000228:	4a0b      	ldr	r2, [pc, #44]	; (8000258 <getresetinput+0xa0>)
 800022a:	6013      	str	r3, [r2, #0]
			if(timerforkeyregreset==0)
 800022c:	4b0a      	ldr	r3, [pc, #40]	; (8000258 <getresetinput+0xa0>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	2b00      	cmp	r3, #0
 8000232:	d109      	bne.n	8000248 <getresetinput+0x90>
				if(keyregreset[2]==pressed_state)
 8000234:	4b05      	ldr	r3, [pc, #20]	; (800024c <getresetinput+0x94>)
 8000236:	689b      	ldr	r3, [r3, #8]
 8000238:	2b00      	cmp	r3, #0
 800023a:	d105      	bne.n	8000248 <getresetinput+0x90>
					timerforkeyregreset=100;
 800023c:	4b06      	ldr	r3, [pc, #24]	; (8000258 <getresetinput+0xa0>)
 800023e:	2264      	movs	r2, #100	; 0x64
 8000240:	601a      	str	r2, [r3, #0]
					buttonreset_flag=1;
 8000242:	4b04      	ldr	r3, [pc, #16]	; (8000254 <getresetinput+0x9c>)
 8000244:	2201      	movs	r2, #1
 8000246:	601a      	str	r2, [r3, #0]
}
 8000248:	bf00      	nop
 800024a:	bd80      	pop	{r7, pc}
 800024c:	20000000 	.word	0x20000000
 8000250:	40011000 	.word	0x40011000
 8000254:	20000074 	.word	0x20000074
 8000258:	20000030 	.word	0x20000030

0800025c <getincinput>:
void getincinput()
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
	keyreginc[0]=keyreginc[1];
 8000260:	4b23      	ldr	r3, [pc, #140]	; (80002f0 <getincinput+0x94>)
 8000262:	685b      	ldr	r3, [r3, #4]
 8000264:	4a22      	ldr	r2, [pc, #136]	; (80002f0 <getincinput+0x94>)
 8000266:	6013      	str	r3, [r2, #0]
	keyreginc[1]=keyreginc[2];
 8000268:	4b21      	ldr	r3, [pc, #132]	; (80002f0 <getincinput+0x94>)
 800026a:	689b      	ldr	r3, [r3, #8]
 800026c:	4a20      	ldr	r2, [pc, #128]	; (80002f0 <getincinput+0x94>)
 800026e:	6053      	str	r3, [r2, #4]
	keyreginc[2]= HAL_GPIO_ReadPin(buttoninc_GPIO_Port, buttoninc_Pin);
 8000270:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000274:	481f      	ldr	r0, [pc, #124]	; (80002f4 <getincinput+0x98>)
 8000276:	f001 fd8b 	bl	8001d90 <HAL_GPIO_ReadPin>
 800027a:	4603      	mov	r3, r0
 800027c:	461a      	mov	r2, r3
 800027e:	4b1c      	ldr	r3, [pc, #112]	; (80002f0 <getincinput+0x94>)
 8000280:	609a      	str	r2, [r3, #8]

	if( (keyreginc[0] == keyreginc[1]) && (keyreginc[1] == keyreginc[2]))
 8000282:	4b1b      	ldr	r3, [pc, #108]	; (80002f0 <getincinput+0x94>)
 8000284:	681a      	ldr	r2, [r3, #0]
 8000286:	4b1a      	ldr	r3, [pc, #104]	; (80002f0 <getincinput+0x94>)
 8000288:	685b      	ldr	r3, [r3, #4]
 800028a:	429a      	cmp	r2, r3
 800028c:	d12e      	bne.n	80002ec <getincinput+0x90>
 800028e:	4b18      	ldr	r3, [pc, #96]	; (80002f0 <getincinput+0x94>)
 8000290:	685a      	ldr	r2, [r3, #4]
 8000292:	4b17      	ldr	r3, [pc, #92]	; (80002f0 <getincinput+0x94>)
 8000294:	689b      	ldr	r3, [r3, #8]
 8000296:	429a      	cmp	r2, r3
 8000298:	d128      	bne.n	80002ec <getincinput+0x90>
	{
		if(keyreginc[3] != keyreginc[2])
 800029a:	4b15      	ldr	r3, [pc, #84]	; (80002f0 <getincinput+0x94>)
 800029c:	68da      	ldr	r2, [r3, #12]
 800029e:	4b14      	ldr	r3, [pc, #80]	; (80002f0 <getincinput+0x94>)
 80002a0:	689b      	ldr	r3, [r3, #8]
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d00f      	beq.n	80002c6 <getincinput+0x6a>
		{
			keyreginc[3]=keyreginc[2];
 80002a6:	4b12      	ldr	r3, [pc, #72]	; (80002f0 <getincinput+0x94>)
 80002a8:	689b      	ldr	r3, [r3, #8]
 80002aa:	4a11      	ldr	r2, [pc, #68]	; (80002f0 <getincinput+0x94>)
 80002ac:	60d3      	str	r3, [r2, #12]
			if(keyreginc[2]==pressed_state)
 80002ae:	4b10      	ldr	r3, [pc, #64]	; (80002f0 <getincinput+0x94>)
 80002b0:	689b      	ldr	r3, [r3, #8]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d11a      	bne.n	80002ec <getincinput+0x90>
			{
				buttoninc_flag=1;
 80002b6:	4b10      	ldr	r3, [pc, #64]	; (80002f8 <getincinput+0x9c>)
 80002b8:	2201      	movs	r2, #1
 80002ba:	601a      	str	r2, [r3, #0]
				timerforkeyreginc=300;
 80002bc:	4b0f      	ldr	r3, [pc, #60]	; (80002fc <getincinput+0xa0>)
 80002be:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80002c2:	601a      	str	r2, [r3, #0]
					buttoninc_flag=1;
				}
			}
		}
	}
}
 80002c4:	e012      	b.n	80002ec <getincinput+0x90>
			timerforkeyreginc--;
 80002c6:	4b0d      	ldr	r3, [pc, #52]	; (80002fc <getincinput+0xa0>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	3b01      	subs	r3, #1
 80002cc:	4a0b      	ldr	r2, [pc, #44]	; (80002fc <getincinput+0xa0>)
 80002ce:	6013      	str	r3, [r2, #0]
			if(timerforkeyreginc==0)
 80002d0:	4b0a      	ldr	r3, [pc, #40]	; (80002fc <getincinput+0xa0>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d109      	bne.n	80002ec <getincinput+0x90>
				if(keyreginc[2]==pressed_state)
 80002d8:	4b05      	ldr	r3, [pc, #20]	; (80002f0 <getincinput+0x94>)
 80002da:	689b      	ldr	r3, [r3, #8]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d105      	bne.n	80002ec <getincinput+0x90>
					timerforkeyreginc=100;
 80002e0:	4b06      	ldr	r3, [pc, #24]	; (80002fc <getincinput+0xa0>)
 80002e2:	2264      	movs	r2, #100	; 0x64
 80002e4:	601a      	str	r2, [r3, #0]
					buttoninc_flag=1;
 80002e6:	4b04      	ldr	r3, [pc, #16]	; (80002f8 <getincinput+0x9c>)
 80002e8:	2201      	movs	r2, #1
 80002ea:	601a      	str	r2, [r3, #0]
}
 80002ec:	bf00      	nop
 80002ee:	bd80      	pop	{r7, pc}
 80002f0:	20000010 	.word	0x20000010
 80002f4:	40011000 	.word	0x40011000
 80002f8:	20000078 	.word	0x20000078
 80002fc:	20000034 	.word	0x20000034

08000300 <getdecinput>:
void getdecinput()
{
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
	keyregdec[0]=keyregdec[1];
 8000304:	4b23      	ldr	r3, [pc, #140]	; (8000394 <getdecinput+0x94>)
 8000306:	685b      	ldr	r3, [r3, #4]
 8000308:	4a22      	ldr	r2, [pc, #136]	; (8000394 <getdecinput+0x94>)
 800030a:	6013      	str	r3, [r2, #0]
	keyregdec[1]=keyregdec[2];
 800030c:	4b21      	ldr	r3, [pc, #132]	; (8000394 <getdecinput+0x94>)
 800030e:	689b      	ldr	r3, [r3, #8]
 8000310:	4a20      	ldr	r2, [pc, #128]	; (8000394 <getdecinput+0x94>)
 8000312:	6053      	str	r3, [r2, #4]
	keyregdec[2]= HAL_GPIO_ReadPin(buttondec_GPIO_Port, buttondec_Pin);
 8000314:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000318:	481f      	ldr	r0, [pc, #124]	; (8000398 <getdecinput+0x98>)
 800031a:	f001 fd39 	bl	8001d90 <HAL_GPIO_ReadPin>
 800031e:	4603      	mov	r3, r0
 8000320:	461a      	mov	r2, r3
 8000322:	4b1c      	ldr	r3, [pc, #112]	; (8000394 <getdecinput+0x94>)
 8000324:	609a      	str	r2, [r3, #8]

	if( (keyregdec[0] == keyregdec[1]) && (keyregdec[1] == keyregdec[2]))
 8000326:	4b1b      	ldr	r3, [pc, #108]	; (8000394 <getdecinput+0x94>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	4b1a      	ldr	r3, [pc, #104]	; (8000394 <getdecinput+0x94>)
 800032c:	685b      	ldr	r3, [r3, #4]
 800032e:	429a      	cmp	r2, r3
 8000330:	d12e      	bne.n	8000390 <getdecinput+0x90>
 8000332:	4b18      	ldr	r3, [pc, #96]	; (8000394 <getdecinput+0x94>)
 8000334:	685a      	ldr	r2, [r3, #4]
 8000336:	4b17      	ldr	r3, [pc, #92]	; (8000394 <getdecinput+0x94>)
 8000338:	689b      	ldr	r3, [r3, #8]
 800033a:	429a      	cmp	r2, r3
 800033c:	d128      	bne.n	8000390 <getdecinput+0x90>
	{
		if(keyregdec[3] != keyregdec[2])
 800033e:	4b15      	ldr	r3, [pc, #84]	; (8000394 <getdecinput+0x94>)
 8000340:	68da      	ldr	r2, [r3, #12]
 8000342:	4b14      	ldr	r3, [pc, #80]	; (8000394 <getdecinput+0x94>)
 8000344:	689b      	ldr	r3, [r3, #8]
 8000346:	429a      	cmp	r2, r3
 8000348:	d00f      	beq.n	800036a <getdecinput+0x6a>
		{
			keyregdec[3]=keyregdec[2];
 800034a:	4b12      	ldr	r3, [pc, #72]	; (8000394 <getdecinput+0x94>)
 800034c:	689b      	ldr	r3, [r3, #8]
 800034e:	4a11      	ldr	r2, [pc, #68]	; (8000394 <getdecinput+0x94>)
 8000350:	60d3      	str	r3, [r2, #12]
			if(keyregdec[2]==pressed_state)
 8000352:	4b10      	ldr	r3, [pc, #64]	; (8000394 <getdecinput+0x94>)
 8000354:	689b      	ldr	r3, [r3, #8]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d11a      	bne.n	8000390 <getdecinput+0x90>
			{
				buttondec_flag=1;
 800035a:	4b10      	ldr	r3, [pc, #64]	; (800039c <getdecinput+0x9c>)
 800035c:	2201      	movs	r2, #1
 800035e:	601a      	str	r2, [r3, #0]
				timerforkeyregdec=300;
 8000360:	4b0f      	ldr	r3, [pc, #60]	; (80003a0 <getdecinput+0xa0>)
 8000362:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000366:	601a      	str	r2, [r3, #0]
					buttondec_flag=1;
				}
			}
		}
	}
}
 8000368:	e012      	b.n	8000390 <getdecinput+0x90>
			timerforkeyregdec--;
 800036a:	4b0d      	ldr	r3, [pc, #52]	; (80003a0 <getdecinput+0xa0>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	3b01      	subs	r3, #1
 8000370:	4a0b      	ldr	r2, [pc, #44]	; (80003a0 <getdecinput+0xa0>)
 8000372:	6013      	str	r3, [r2, #0]
			if(timerforkeyregdec==0)
 8000374:	4b0a      	ldr	r3, [pc, #40]	; (80003a0 <getdecinput+0xa0>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	2b00      	cmp	r3, #0
 800037a:	d109      	bne.n	8000390 <getdecinput+0x90>
				if(keyregdec[2]==pressed_state)
 800037c:	4b05      	ldr	r3, [pc, #20]	; (8000394 <getdecinput+0x94>)
 800037e:	689b      	ldr	r3, [r3, #8]
 8000380:	2b00      	cmp	r3, #0
 8000382:	d105      	bne.n	8000390 <getdecinput+0x90>
					timerforkeyregdec=100;
 8000384:	4b06      	ldr	r3, [pc, #24]	; (80003a0 <getdecinput+0xa0>)
 8000386:	2264      	movs	r2, #100	; 0x64
 8000388:	601a      	str	r2, [r3, #0]
					buttondec_flag=1;
 800038a:	4b04      	ldr	r3, [pc, #16]	; (800039c <getdecinput+0x9c>)
 800038c:	2201      	movs	r2, #1
 800038e:	601a      	str	r2, [r3, #0]
}
 8000390:	bf00      	nop
 8000392:	bd80      	pop	{r7, pc}
 8000394:	20000020 	.word	0x20000020
 8000398:	40011000 	.word	0x40011000
 800039c:	2000007c 	.word	0x2000007c
 80003a0:	20000038 	.word	0x20000038

080003a4 <display7SEG1>:
 *      Author: WinZ
 */
#include "display7seg.h"

void display7SEG1(int num)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b082      	sub	sp, #8
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	2b09      	cmp	r3, #9
 80003b0:	f200 8094 	bhi.w	80004dc <display7SEG1+0x138>
 80003b4:	a201      	add	r2, pc, #4	; (adr r2, 80003bc <display7SEG1+0x18>)
 80003b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003ba:	bf00      	nop
 80003bc:	080003e5 	.word	0x080003e5
 80003c0:	080003ff 	.word	0x080003ff
 80003c4:	08000419 	.word	0x08000419
 80003c8:	08000433 	.word	0x08000433
 80003cc:	0800044d 	.word	0x0800044d
 80003d0:	08000467 	.word	0x08000467
 80003d4:	08000481 	.word	0x08000481
 80003d8:	0800049b 	.word	0x0800049b
 80003dc:	080004b5 	.word	0x080004b5
 80003e0:	080004c3 	.word	0x080004c3
	switch(num)
	{
	case 0:
		HAL_GPIO_WritePin(GPIOA, a1_Pin|b1_Pin|c1_Pin|d1_Pin|e1_Pin|f1_Pin, GPIO_PIN_RESET);
 80003e4:	2200      	movs	r2, #0
 80003e6:	f44f 41fc 	mov.w	r1, #32256	; 0x7e00
 80003ea:	483f      	ldr	r0, [pc, #252]	; (80004e8 <display7SEG1+0x144>)
 80003ec:	f001 fce7 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, g1_Pin, GPIO_PIN_SET);
 80003f0:	2201      	movs	r2, #1
 80003f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003f6:	483c      	ldr	r0, [pc, #240]	; (80004e8 <display7SEG1+0x144>)
 80003f8:	f001 fce1 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 80003fc:	e06f      	b.n	80004de <display7SEG1+0x13a>
	case 1:
		HAL_GPIO_WritePin(GPIOA, a1_Pin|d1_Pin|e1_Pin|f1_Pin|g1_Pin, GPIO_PIN_SET);
 80003fe:	2201      	movs	r2, #1
 8000400:	f44f 4172 	mov.w	r1, #61952	; 0xf200
 8000404:	4838      	ldr	r0, [pc, #224]	; (80004e8 <display7SEG1+0x144>)
 8000406:	f001 fcda 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, b1_Pin|c1_Pin, GPIO_PIN_RESET);
 800040a:	2200      	movs	r2, #0
 800040c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8000410:	4835      	ldr	r0, [pc, #212]	; (80004e8 <display7SEG1+0x144>)
 8000412:	f001 fcd4 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 8000416:	e062      	b.n	80004de <display7SEG1+0x13a>
	case 2:
		HAL_GPIO_WritePin(GPIOA, a1_Pin|d1_Pin|e1_Pin|b1_Pin|g1_Pin, GPIO_PIN_RESET);
 8000418:	2200      	movs	r2, #0
 800041a:	f44f 4136 	mov.w	r1, #46592	; 0xb600
 800041e:	4832      	ldr	r0, [pc, #200]	; (80004e8 <display7SEG1+0x144>)
 8000420:	f001 fccd 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, f1_Pin|c1_Pin, GPIO_PIN_SET);
 8000424:	2201      	movs	r2, #1
 8000426:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 800042a:	482f      	ldr	r0, [pc, #188]	; (80004e8 <display7SEG1+0x144>)
 800042c:	f001 fcc7 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 8000430:	e055      	b.n	80004de <display7SEG1+0x13a>
	case 3:
		HAL_GPIO_WritePin(GPIOA, a1_Pin|d1_Pin|c1_Pin|b1_Pin|g1_Pin, GPIO_PIN_RESET);
 8000432:	2200      	movs	r2, #0
 8000434:	f44f 411e 	mov.w	r1, #40448	; 0x9e00
 8000438:	482b      	ldr	r0, [pc, #172]	; (80004e8 <display7SEG1+0x144>)
 800043a:	f001 fcc0 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, f1_Pin|e1_Pin, GPIO_PIN_SET);
 800043e:	2201      	movs	r2, #1
 8000440:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000444:	4828      	ldr	r0, [pc, #160]	; (80004e8 <display7SEG1+0x144>)
 8000446:	f001 fcba 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 800044a:	e048      	b.n	80004de <display7SEG1+0x13a>
	case 4:
		HAL_GPIO_WritePin(GPIOA, b1_Pin|c1_Pin|f1_Pin|g1_Pin, GPIO_PIN_RESET);
 800044c:	2200      	movs	r2, #0
 800044e:	f44f 414c 	mov.w	r1, #52224	; 0xcc00
 8000452:	4825      	ldr	r0, [pc, #148]	; (80004e8 <display7SEG1+0x144>)
 8000454:	f001 fcb3 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, a1_Pin|e1_Pin|d1_Pin, GPIO_PIN_SET);
 8000458:	2201      	movs	r2, #1
 800045a:	f44f 5148 	mov.w	r1, #12800	; 0x3200
 800045e:	4822      	ldr	r0, [pc, #136]	; (80004e8 <display7SEG1+0x144>)
 8000460:	f001 fcad 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 8000464:	e03b      	b.n	80004de <display7SEG1+0x13a>
	case 5:
		HAL_GPIO_WritePin(GPIOA, a1_Pin|c1_Pin|d1_Pin|f1_Pin|g1_Pin, GPIO_PIN_RESET);
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 415a 	mov.w	r1, #55808	; 0xda00
 800046c:	481e      	ldr	r0, [pc, #120]	; (80004e8 <display7SEG1+0x144>)
 800046e:	f001 fca6 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, b1_Pin|e1_Pin, GPIO_PIN_SET);
 8000472:	2201      	movs	r2, #1
 8000474:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 8000478:	481b      	ldr	r0, [pc, #108]	; (80004e8 <display7SEG1+0x144>)
 800047a:	f001 fca0 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 800047e:	e02e      	b.n	80004de <display7SEG1+0x13a>
	case 6:
		HAL_GPIO_WritePin(GPIOA, a1_Pin|c1_Pin|d1_Pin|e1_Pin|f1_Pin|g1_Pin, GPIO_PIN_RESET);
 8000480:	2200      	movs	r2, #0
 8000482:	f44f 417a 	mov.w	r1, #64000	; 0xfa00
 8000486:	4818      	ldr	r0, [pc, #96]	; (80004e8 <display7SEG1+0x144>)
 8000488:	f001 fc99 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, b1_Pin, GPIO_PIN_SET);
 800048c:	2201      	movs	r2, #1
 800048e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000492:	4815      	ldr	r0, [pc, #84]	; (80004e8 <display7SEG1+0x144>)
 8000494:	f001 fc93 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 8000498:	e021      	b.n	80004de <display7SEG1+0x13a>
	case 7:
		HAL_GPIO_WritePin(GPIOA, a1_Pin|b1_Pin|c1_Pin, GPIO_PIN_RESET);
 800049a:	2200      	movs	r2, #0
 800049c:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 80004a0:	4811      	ldr	r0, [pc, #68]	; (80004e8 <display7SEG1+0x144>)
 80004a2:	f001 fc8c 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, f1_Pin|d1_Pin|e1_Pin|g1_Pin, GPIO_PIN_SET);
 80004a6:	2201      	movs	r2, #1
 80004a8:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80004ac:	480e      	ldr	r0, [pc, #56]	; (80004e8 <display7SEG1+0x144>)
 80004ae:	f001 fc86 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 80004b2:	e014      	b.n	80004de <display7SEG1+0x13a>
	case 8:
		HAL_GPIO_WritePin(GPIOA, a1_Pin|b1_Pin|c1_Pin|f1_Pin|d1_Pin|e1_Pin|g1_Pin, GPIO_PIN_RESET);
 80004b4:	2200      	movs	r2, #0
 80004b6:	f44f 417e 	mov.w	r1, #65024	; 0xfe00
 80004ba:	480b      	ldr	r0, [pc, #44]	; (80004e8 <display7SEG1+0x144>)
 80004bc:	f001 fc7f 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 80004c0:	e00d      	b.n	80004de <display7SEG1+0x13a>
	case 9:
		HAL_GPIO_WritePin(GPIOA, a1_Pin|b1_Pin|c1_Pin|f1_Pin|d1_Pin|g1_Pin, GPIO_PIN_RESET);
 80004c2:	2200      	movs	r2, #0
 80004c4:	f44f 415e 	mov.w	r1, #56832	; 0xde00
 80004c8:	4807      	ldr	r0, [pc, #28]	; (80004e8 <display7SEG1+0x144>)
 80004ca:	f001 fc78 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, e1_Pin, GPIO_PIN_SET);
 80004ce:	2201      	movs	r2, #1
 80004d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004d4:	4804      	ldr	r0, [pc, #16]	; (80004e8 <display7SEG1+0x144>)
 80004d6:	f001 fc72 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 80004da:	e000      	b.n	80004de <display7SEG1+0x13a>
	default: break;
 80004dc:	bf00      	nop
	}
}
 80004de:	bf00      	nop
 80004e0:	3708      	adds	r7, #8
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bd80      	pop	{r7, pc}
 80004e6:	bf00      	nop
 80004e8:	40010800 	.word	0x40010800

080004ec <display7SEG2>:
void display7SEG2(int num)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	2b09      	cmp	r3, #9
 80004f8:	f200 8094 	bhi.w	8000624 <display7SEG2+0x138>
 80004fc:	a201      	add	r2, pc, #4	; (adr r2, 8000504 <display7SEG2+0x18>)
 80004fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000502:	bf00      	nop
 8000504:	0800052d 	.word	0x0800052d
 8000508:	08000547 	.word	0x08000547
 800050c:	08000561 	.word	0x08000561
 8000510:	0800057b 	.word	0x0800057b
 8000514:	08000595 	.word	0x08000595
 8000518:	080005af 	.word	0x080005af
 800051c:	080005c9 	.word	0x080005c9
 8000520:	080005e3 	.word	0x080005e3
 8000524:	080005fd 	.word	0x080005fd
 8000528:	0800060b 	.word	0x0800060b
	switch(num)
	{
	case 0:
		HAL_GPIO_WritePin(GPIOB, a2_Pin|b2_Pin|c2_Pin|d2_Pin|e2_Pin|f2_Pin, GPIO_PIN_RESET);
 800052c:	2200      	movs	r2, #0
 800052e:	f44f 41fc 	mov.w	r1, #32256	; 0x7e00
 8000532:	483f      	ldr	r0, [pc, #252]	; (8000630 <display7SEG2+0x144>)
 8000534:	f001 fc43 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, g2_Pin, GPIO_PIN_SET);
 8000538:	2201      	movs	r2, #1
 800053a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800053e:	483c      	ldr	r0, [pc, #240]	; (8000630 <display7SEG2+0x144>)
 8000540:	f001 fc3d 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 8000544:	e06f      	b.n	8000626 <display7SEG2+0x13a>
	case 1:
		HAL_GPIO_WritePin(GPIOB, a2_Pin|d2_Pin|e2_Pin|f2_Pin|g2_Pin, GPIO_PIN_SET);
 8000546:	2201      	movs	r2, #1
 8000548:	f44f 4172 	mov.w	r1, #61952	; 0xf200
 800054c:	4838      	ldr	r0, [pc, #224]	; (8000630 <display7SEG2+0x144>)
 800054e:	f001 fc36 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, b2_Pin|c2_Pin, GPIO_PIN_RESET);
 8000552:	2200      	movs	r2, #0
 8000554:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8000558:	4835      	ldr	r0, [pc, #212]	; (8000630 <display7SEG2+0x144>)
 800055a:	f001 fc30 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 800055e:	e062      	b.n	8000626 <display7SEG2+0x13a>
	case 2:
		HAL_GPIO_WritePin(GPIOB, a2_Pin|d2_Pin|e2_Pin|b2_Pin|g2_Pin, GPIO_PIN_RESET);
 8000560:	2200      	movs	r2, #0
 8000562:	f44f 4136 	mov.w	r1, #46592	; 0xb600
 8000566:	4832      	ldr	r0, [pc, #200]	; (8000630 <display7SEG2+0x144>)
 8000568:	f001 fc29 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, f2_Pin|c2_Pin, GPIO_PIN_SET);
 800056c:	2201      	movs	r2, #1
 800056e:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8000572:	482f      	ldr	r0, [pc, #188]	; (8000630 <display7SEG2+0x144>)
 8000574:	f001 fc23 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 8000578:	e055      	b.n	8000626 <display7SEG2+0x13a>
	case 3:
		HAL_GPIO_WritePin(GPIOB, a2_Pin|d2_Pin|c2_Pin|b2_Pin|g2_Pin, GPIO_PIN_RESET);
 800057a:	2200      	movs	r2, #0
 800057c:	f44f 411e 	mov.w	r1, #40448	; 0x9e00
 8000580:	482b      	ldr	r0, [pc, #172]	; (8000630 <display7SEG2+0x144>)
 8000582:	f001 fc1c 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, f2_Pin|e2_Pin, GPIO_PIN_SET);
 8000586:	2201      	movs	r2, #1
 8000588:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800058c:	4828      	ldr	r0, [pc, #160]	; (8000630 <display7SEG2+0x144>)
 800058e:	f001 fc16 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 8000592:	e048      	b.n	8000626 <display7SEG2+0x13a>
	case 4:
		HAL_GPIO_WritePin(GPIOB, b2_Pin|c2_Pin|f2_Pin|g2_Pin, GPIO_PIN_RESET);
 8000594:	2200      	movs	r2, #0
 8000596:	f44f 414c 	mov.w	r1, #52224	; 0xcc00
 800059a:	4825      	ldr	r0, [pc, #148]	; (8000630 <display7SEG2+0x144>)
 800059c:	f001 fc0f 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, a2_Pin|e2_Pin|d2_Pin, GPIO_PIN_SET);
 80005a0:	2201      	movs	r2, #1
 80005a2:	f44f 5148 	mov.w	r1, #12800	; 0x3200
 80005a6:	4822      	ldr	r0, [pc, #136]	; (8000630 <display7SEG2+0x144>)
 80005a8:	f001 fc09 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 80005ac:	e03b      	b.n	8000626 <display7SEG2+0x13a>
	case 5:
		HAL_GPIO_WritePin(GPIOB, a2_Pin|c2_Pin|d2_Pin|f2_Pin|g2_Pin, GPIO_PIN_RESET);
 80005ae:	2200      	movs	r2, #0
 80005b0:	f44f 415a 	mov.w	r1, #55808	; 0xda00
 80005b4:	481e      	ldr	r0, [pc, #120]	; (8000630 <display7SEG2+0x144>)
 80005b6:	f001 fc02 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, b2_Pin|e2_Pin, GPIO_PIN_SET);
 80005ba:	2201      	movs	r2, #1
 80005bc:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 80005c0:	481b      	ldr	r0, [pc, #108]	; (8000630 <display7SEG2+0x144>)
 80005c2:	f001 fbfc 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 80005c6:	e02e      	b.n	8000626 <display7SEG2+0x13a>
	case 6:
		HAL_GPIO_WritePin(GPIOB, a2_Pin|c2_Pin|d2_Pin|e2_Pin|f2_Pin|g2_Pin, GPIO_PIN_RESET);
 80005c8:	2200      	movs	r2, #0
 80005ca:	f44f 417a 	mov.w	r1, #64000	; 0xfa00
 80005ce:	4818      	ldr	r0, [pc, #96]	; (8000630 <display7SEG2+0x144>)
 80005d0:	f001 fbf5 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, b2_Pin, GPIO_PIN_SET);
 80005d4:	2201      	movs	r2, #1
 80005d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005da:	4815      	ldr	r0, [pc, #84]	; (8000630 <display7SEG2+0x144>)
 80005dc:	f001 fbef 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 80005e0:	e021      	b.n	8000626 <display7SEG2+0x13a>
	case 7:
		HAL_GPIO_WritePin(GPIOB, a2_Pin|b2_Pin|c2_Pin, GPIO_PIN_RESET);
 80005e2:	2200      	movs	r2, #0
 80005e4:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 80005e8:	4811      	ldr	r0, [pc, #68]	; (8000630 <display7SEG2+0x144>)
 80005ea:	f001 fbe8 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, f2_Pin|d2_Pin|e2_Pin|g2_Pin, GPIO_PIN_SET);
 80005ee:	2201      	movs	r2, #1
 80005f0:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80005f4:	480e      	ldr	r0, [pc, #56]	; (8000630 <display7SEG2+0x144>)
 80005f6:	f001 fbe2 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 80005fa:	e014      	b.n	8000626 <display7SEG2+0x13a>
	case 8:
		HAL_GPIO_WritePin(GPIOB, a2_Pin|b2_Pin|c2_Pin|f2_Pin|d2_Pin|e2_Pin|g2_Pin, GPIO_PIN_RESET);
 80005fc:	2200      	movs	r2, #0
 80005fe:	f44f 417e 	mov.w	r1, #65024	; 0xfe00
 8000602:	480b      	ldr	r0, [pc, #44]	; (8000630 <display7SEG2+0x144>)
 8000604:	f001 fbdb 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 8000608:	e00d      	b.n	8000626 <display7SEG2+0x13a>
	case 9:
		HAL_GPIO_WritePin(GPIOB, a2_Pin|b2_Pin|c2_Pin|f2_Pin|d2_Pin|g2_Pin, GPIO_PIN_RESET);
 800060a:	2200      	movs	r2, #0
 800060c:	f44f 415e 	mov.w	r1, #56832	; 0xde00
 8000610:	4807      	ldr	r0, [pc, #28]	; (8000630 <display7SEG2+0x144>)
 8000612:	f001 fbd4 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, e2_Pin, GPIO_PIN_SET);
 8000616:	2201      	movs	r2, #1
 8000618:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800061c:	4804      	ldr	r0, [pc, #16]	; (8000630 <display7SEG2+0x144>)
 800061e:	f001 fbce 	bl	8001dbe <HAL_GPIO_WritePin>
		break;
 8000622:	e000      	b.n	8000626 <display7SEG2+0x13a>
	default: break;
 8000624:	bf00      	nop
	}
}
 8000626:	bf00      	nop
 8000628:	3708      	adds	r7, #8
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	40010c00 	.word	0x40010c00

08000634 <fsm_automatic_run>:

int status,counter,counterred,counteryellow,countergreen;
int led1=0,led2=2,dem1=0,dem2=0,seg1=0,seg2=0;

void fsm_automatic_run()
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
	switch(status)
 8000638:	4bb6      	ldr	r3, [pc, #728]	; (8000914 <fsm_automatic_run+0x2e0>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	3b01      	subs	r3, #1
 800063e:	2b04      	cmp	r3, #4
 8000640:	f200 8637 	bhi.w	80012b2 <fsm_automatic_run+0xc7e>
 8000644:	a201      	add	r2, pc, #4	; (adr r2, 800064c <fsm_automatic_run+0x18>)
 8000646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800064a:	bf00      	nop
 800064c:	08000661 	.word	0x08000661
 8000650:	080006a7 	.word	0x080006a7
 8000654:	08000d55 	.word	0x08000d55
 8000658:	08000f45 	.word	0x08000f45
 800065c:	080010f5 	.word	0x080010f5
	{
	case INIT:
		status=normal;
 8000660:	4bac      	ldr	r3, [pc, #688]	; (8000914 <fsm_automatic_run+0x2e0>)
 8000662:	2202      	movs	r2, #2
 8000664:	601a      	str	r2, [r3, #0]
		settimer1(100);
 8000666:	2064      	movs	r0, #100	; 0x64
 8000668:	f000 ffe8 	bl	800163c <settimer1>
		settimer2(100);
 800066c:	2064      	movs	r0, #100	; 0x64
 800066e:	f000 fff9 	bl	8001664 <settimer2>
		settimer3(50);
 8000672:	2032      	movs	r0, #50	; 0x32
 8000674:	f001 f80a 	bl	800168c <settimer3>
		settimer4(50);
 8000678:	2032      	movs	r0, #50	; 0x32
 800067a:	f001 f81b 	bl	80016b4 <settimer4>
		led1=0;
 800067e:	4ba6      	ldr	r3, [pc, #664]	; (8000918 <fsm_automatic_run+0x2e4>)
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
		led2=2;
 8000684:	4ba5      	ldr	r3, [pc, #660]	; (800091c <fsm_automatic_run+0x2e8>)
 8000686:	2202      	movs	r2, #2
 8000688:	601a      	str	r2, [r3, #0]
		dem1=0;
 800068a:	4ba5      	ldr	r3, [pc, #660]	; (8000920 <fsm_automatic_run+0x2ec>)
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
		dem2=0;
 8000690:	4ba4      	ldr	r3, [pc, #656]	; (8000924 <fsm_automatic_run+0x2f0>)
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
		seg1=0;
 8000696:	4ba4      	ldr	r3, [pc, #656]	; (8000928 <fsm_automatic_run+0x2f4>)
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
		seg2=0;
 800069c:	4ba3      	ldr	r3, [pc, #652]	; (800092c <fsm_automatic_run+0x2f8>)
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
		break;
 80006a2:	f000 be0d 	b.w	80012c0 <fsm_automatic_run+0xc8c>

	case normal:

		if(mode()==1)
 80006a6:	f7ff fd51 	bl	800014c <mode>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d117      	bne.n	80006e0 <fsm_automatic_run+0xac>
		{
			status=modify_red;
 80006b0:	4b98      	ldr	r3, [pc, #608]	; (8000914 <fsm_automatic_run+0x2e0>)
 80006b2:	2203      	movs	r2, #3
 80006b4:	601a      	str	r2, [r3, #0]
			counter=counterred;
 80006b6:	4b9e      	ldr	r3, [pc, #632]	; (8000930 <fsm_automatic_run+0x2fc>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4a9e      	ldr	r2, [pc, #632]	; (8000934 <fsm_automatic_run+0x300>)
 80006bc:	6013      	str	r3, [r2, #0]
			settimer1(25);
 80006be:	2019      	movs	r0, #25
 80006c0:	f000 ffbc 	bl	800163c <settimer1>
			settimer3(50);
 80006c4:	2032      	movs	r0, #50	; 0x32
 80006c6:	f000 ffe1 	bl	800168c <settimer3>
			settimer4(50);
 80006ca:	2032      	movs	r0, #50	; 0x32
 80006cc:	f000 fff2 	bl	80016b4 <settimer4>
			seg1=0;
 80006d0:	4b95      	ldr	r3, [pc, #596]	; (8000928 <fsm_automatic_run+0x2f4>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
			seg2=0;
 80006d6:	4b95      	ldr	r3, [pc, #596]	; (800092c <fsm_automatic_run+0x2f8>)
 80006d8:	2200      	movs	r2, #0
 80006da:	601a      	str	r2, [r3, #0]
			break;
 80006dc:	f000 bdf0 	b.w	80012c0 <fsm_automatic_run+0xc8c>
		}

		switch (led1)
 80006e0:	4b8d      	ldr	r3, [pc, #564]	; (8000918 <fsm_automatic_run+0x2e4>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	2b02      	cmp	r3, #2
 80006e6:	f000 80fa 	beq.w	80008de <fsm_automatic_run+0x2aa>
 80006ea:	2b02      	cmp	r3, #2
 80006ec:	f300 818e 	bgt.w	8000a0c <fsm_automatic_run+0x3d8>
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d002      	beq.n	80006fa <fsm_automatic_run+0xc6>
 80006f4:	2b01      	cmp	r3, #1
 80006f6:	d079      	beq.n	80007ec <fsm_automatic_run+0x1b8>
				 dem1++;
				 settimer1(100);
			 }
			 break;

		default: break;
 80006f8:	e188      	b.n	8000a0c <fsm_automatic_run+0x3d8>
			HAL_GPIO_WritePin ( red1_GPIO_Port , red1_Pin , 0);
 80006fa:	2200      	movs	r2, #0
 80006fc:	2101      	movs	r1, #1
 80006fe:	488e      	ldr	r0, [pc, #568]	; (8000938 <fsm_automatic_run+0x304>)
 8000700:	f001 fb5d 	bl	8001dbe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( yellow1_GPIO_Port, yellow1_Pin , 1);
 8000704:	2201      	movs	r2, #1
 8000706:	2102      	movs	r1, #2
 8000708:	488b      	ldr	r0, [pc, #556]	; (8000938 <fsm_automatic_run+0x304>)
 800070a:	f001 fb58 	bl	8001dbe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( green1_GPIO_Port, green1_Pin, 1);
 800070e:	2201      	movs	r2, #1
 8000710:	2104      	movs	r1, #4
 8000712:	4889      	ldr	r0, [pc, #548]	; (8000938 <fsm_automatic_run+0x304>)
 8000714:	f001 fb53 	bl	8001dbe <HAL_GPIO_WritePin>
			if(timer3_flag==1){
 8000718:	4b88      	ldr	r3, [pc, #544]	; (800093c <fsm_automatic_run+0x308>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	2b01      	cmp	r3, #1
 800071e:	d149      	bne.n	80007b4 <fsm_automatic_run+0x180>
				switch (seg1)
 8000720:	4b81      	ldr	r3, [pc, #516]	; (8000928 <fsm_automatic_run+0x2f4>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d002      	beq.n	800072e <fsm_automatic_run+0xfa>
 8000728:	2b01      	cmp	r3, #1
 800072a:	d01f      	beq.n	800076c <fsm_automatic_run+0x138>
				default: break;
 800072c:	e043      	b.n	80007b6 <fsm_automatic_run+0x182>
					settimer3(50);
 800072e:	2032      	movs	r0, #50	; 0x32
 8000730:	f000 ffac 	bl	800168c <settimer3>
					HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 0);
 8000734:	2200      	movs	r2, #0
 8000736:	2101      	movs	r1, #1
 8000738:	4881      	ldr	r0, [pc, #516]	; (8000940 <fsm_automatic_run+0x30c>)
 800073a:	f001 fb40 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 1);
 800073e:	2201      	movs	r2, #1
 8000740:	2102      	movs	r1, #2
 8000742:	487f      	ldr	r0, [pc, #508]	; (8000940 <fsm_automatic_run+0x30c>)
 8000744:	f001 fb3b 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG1((counterred-dem1)/10);
 8000748:	4b79      	ldr	r3, [pc, #484]	; (8000930 <fsm_automatic_run+0x2fc>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b74      	ldr	r3, [pc, #464]	; (8000920 <fsm_automatic_run+0x2ec>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	1ad3      	subs	r3, r2, r3
 8000752:	4a7c      	ldr	r2, [pc, #496]	; (8000944 <fsm_automatic_run+0x310>)
 8000754:	fb82 1203 	smull	r1, r2, r2, r3
 8000758:	1092      	asrs	r2, r2, #2
 800075a:	17db      	asrs	r3, r3, #31
 800075c:	1ad3      	subs	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff fe20 	bl	80003a4 <display7SEG1>
					seg1=1;
 8000764:	4b70      	ldr	r3, [pc, #448]	; (8000928 <fsm_automatic_run+0x2f4>)
 8000766:	2201      	movs	r2, #1
 8000768:	601a      	str	r2, [r3, #0]
					break;
 800076a:	e024      	b.n	80007b6 <fsm_automatic_run+0x182>
					settimer3(50);
 800076c:	2032      	movs	r0, #50	; 0x32
 800076e:	f000 ff8d 	bl	800168c <settimer3>
					HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 1);
 8000772:	2201      	movs	r2, #1
 8000774:	2101      	movs	r1, #1
 8000776:	4872      	ldr	r0, [pc, #456]	; (8000940 <fsm_automatic_run+0x30c>)
 8000778:	f001 fb21 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 0);
 800077c:	2200      	movs	r2, #0
 800077e:	2102      	movs	r1, #2
 8000780:	486f      	ldr	r0, [pc, #444]	; (8000940 <fsm_automatic_run+0x30c>)
 8000782:	f001 fb1c 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG1((counterred-dem1)%10);
 8000786:	4b6a      	ldr	r3, [pc, #424]	; (8000930 <fsm_automatic_run+0x2fc>)
 8000788:	681a      	ldr	r2, [r3, #0]
 800078a:	4b65      	ldr	r3, [pc, #404]	; (8000920 <fsm_automatic_run+0x2ec>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	1ad2      	subs	r2, r2, r3
 8000790:	4b6c      	ldr	r3, [pc, #432]	; (8000944 <fsm_automatic_run+0x310>)
 8000792:	fb83 1302 	smull	r1, r3, r3, r2
 8000796:	1099      	asrs	r1, r3, #2
 8000798:	17d3      	asrs	r3, r2, #31
 800079a:	1ac9      	subs	r1, r1, r3
 800079c:	460b      	mov	r3, r1
 800079e:	009b      	lsls	r3, r3, #2
 80007a0:	440b      	add	r3, r1
 80007a2:	005b      	lsls	r3, r3, #1
 80007a4:	1ad1      	subs	r1, r2, r3
 80007a6:	4608      	mov	r0, r1
 80007a8:	f7ff fdfc 	bl	80003a4 <display7SEG1>
					seg1=0;
 80007ac:	4b5e      	ldr	r3, [pc, #376]	; (8000928 <fsm_automatic_run+0x2f4>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	601a      	str	r2, [r3, #0]
					break;
 80007b2:	e000      	b.n	80007b6 <fsm_automatic_run+0x182>
			}
 80007b4:	bf00      	nop
			if (dem1>=counterred){
 80007b6:	4b5a      	ldr	r3, [pc, #360]	; (8000920 <fsm_automatic_run+0x2ec>)
 80007b8:	681a      	ldr	r2, [r3, #0]
 80007ba:	4b5d      	ldr	r3, [pc, #372]	; (8000930 <fsm_automatic_run+0x2fc>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	429a      	cmp	r2, r3
 80007c0:	db06      	blt.n	80007d0 <fsm_automatic_run+0x19c>
				led1=2;
 80007c2:	4b55      	ldr	r3, [pc, #340]	; (8000918 <fsm_automatic_run+0x2e4>)
 80007c4:	2202      	movs	r2, #2
 80007c6:	601a      	str	r2, [r3, #0]
				dem1=0;
 80007c8:	4b55      	ldr	r3, [pc, #340]	; (8000920 <fsm_automatic_run+0x2ec>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	601a      	str	r2, [r3, #0]
				break;
 80007ce:	e124      	b.n	8000a1a <fsm_automatic_run+0x3e6>
			if (timer1_flag==1){
 80007d0:	4b5d      	ldr	r3, [pc, #372]	; (8000948 <fsm_automatic_run+0x314>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	f040 811b 	bne.w	8000a10 <fsm_automatic_run+0x3dc>
				dem1++;
 80007da:	4b51      	ldr	r3, [pc, #324]	; (8000920 <fsm_automatic_run+0x2ec>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	3301      	adds	r3, #1
 80007e0:	4a4f      	ldr	r2, [pc, #316]	; (8000920 <fsm_automatic_run+0x2ec>)
 80007e2:	6013      	str	r3, [r2, #0]
				settimer1(100);
 80007e4:	2064      	movs	r0, #100	; 0x64
 80007e6:	f000 ff29 	bl	800163c <settimer1>
			break;
 80007ea:	e111      	b.n	8000a10 <fsm_automatic_run+0x3dc>
			 HAL_GPIO_WritePin ( red1_GPIO_Port  , red1_Pin , 1);
 80007ec:	2201      	movs	r2, #1
 80007ee:	2101      	movs	r1, #1
 80007f0:	4851      	ldr	r0, [pc, #324]	; (8000938 <fsm_automatic_run+0x304>)
 80007f2:	f001 fae4 	bl	8001dbe <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin ( yellow1_GPIO_Port, yellow1_Pin , 0);
 80007f6:	2200      	movs	r2, #0
 80007f8:	2102      	movs	r1, #2
 80007fa:	484f      	ldr	r0, [pc, #316]	; (8000938 <fsm_automatic_run+0x304>)
 80007fc:	f001 fadf 	bl	8001dbe <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin ( green1_GPIO_Port, green1_Pin, 1);
 8000800:	2201      	movs	r2, #1
 8000802:	2104      	movs	r1, #4
 8000804:	484c      	ldr	r0, [pc, #304]	; (8000938 <fsm_automatic_run+0x304>)
 8000806:	f001 fada 	bl	8001dbe <HAL_GPIO_WritePin>
			 if(timer3_flag==1){
 800080a:	4b4c      	ldr	r3, [pc, #304]	; (800093c <fsm_automatic_run+0x308>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b01      	cmp	r3, #1
 8000810:	d149      	bne.n	80008a6 <fsm_automatic_run+0x272>
				switch (seg1)
 8000812:	4b45      	ldr	r3, [pc, #276]	; (8000928 <fsm_automatic_run+0x2f4>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d002      	beq.n	8000820 <fsm_automatic_run+0x1ec>
 800081a:	2b01      	cmp	r3, #1
 800081c:	d01f      	beq.n	800085e <fsm_automatic_run+0x22a>
				default: break;
 800081e:	e043      	b.n	80008a8 <fsm_automatic_run+0x274>
					settimer3(50);
 8000820:	2032      	movs	r0, #50	; 0x32
 8000822:	f000 ff33 	bl	800168c <settimer3>
					HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 0);
 8000826:	2200      	movs	r2, #0
 8000828:	2101      	movs	r1, #1
 800082a:	4845      	ldr	r0, [pc, #276]	; (8000940 <fsm_automatic_run+0x30c>)
 800082c:	f001 fac7 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 1);
 8000830:	2201      	movs	r2, #1
 8000832:	2102      	movs	r1, #2
 8000834:	4842      	ldr	r0, [pc, #264]	; (8000940 <fsm_automatic_run+0x30c>)
 8000836:	f001 fac2 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG1((counteryellow-dem1)/10);
 800083a:	4b44      	ldr	r3, [pc, #272]	; (800094c <fsm_automatic_run+0x318>)
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	4b38      	ldr	r3, [pc, #224]	; (8000920 <fsm_automatic_run+0x2ec>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	1ad3      	subs	r3, r2, r3
 8000844:	4a3f      	ldr	r2, [pc, #252]	; (8000944 <fsm_automatic_run+0x310>)
 8000846:	fb82 1203 	smull	r1, r2, r2, r3
 800084a:	1092      	asrs	r2, r2, #2
 800084c:	17db      	asrs	r3, r3, #31
 800084e:	1ad3      	subs	r3, r2, r3
 8000850:	4618      	mov	r0, r3
 8000852:	f7ff fda7 	bl	80003a4 <display7SEG1>
					seg1=1;
 8000856:	4b34      	ldr	r3, [pc, #208]	; (8000928 <fsm_automatic_run+0x2f4>)
 8000858:	2201      	movs	r2, #1
 800085a:	601a      	str	r2, [r3, #0]
					break;
 800085c:	e024      	b.n	80008a8 <fsm_automatic_run+0x274>
					settimer3(50);
 800085e:	2032      	movs	r0, #50	; 0x32
 8000860:	f000 ff14 	bl	800168c <settimer3>
					HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 1);
 8000864:	2201      	movs	r2, #1
 8000866:	2101      	movs	r1, #1
 8000868:	4835      	ldr	r0, [pc, #212]	; (8000940 <fsm_automatic_run+0x30c>)
 800086a:	f001 faa8 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 0);
 800086e:	2200      	movs	r2, #0
 8000870:	2102      	movs	r1, #2
 8000872:	4833      	ldr	r0, [pc, #204]	; (8000940 <fsm_automatic_run+0x30c>)
 8000874:	f001 faa3 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG1((counteryellow-dem1)%10);
 8000878:	4b34      	ldr	r3, [pc, #208]	; (800094c <fsm_automatic_run+0x318>)
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	4b28      	ldr	r3, [pc, #160]	; (8000920 <fsm_automatic_run+0x2ec>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	1ad2      	subs	r2, r2, r3
 8000882:	4b30      	ldr	r3, [pc, #192]	; (8000944 <fsm_automatic_run+0x310>)
 8000884:	fb83 1302 	smull	r1, r3, r3, r2
 8000888:	1099      	asrs	r1, r3, #2
 800088a:	17d3      	asrs	r3, r2, #31
 800088c:	1ac9      	subs	r1, r1, r3
 800088e:	460b      	mov	r3, r1
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	440b      	add	r3, r1
 8000894:	005b      	lsls	r3, r3, #1
 8000896:	1ad1      	subs	r1, r2, r3
 8000898:	4608      	mov	r0, r1
 800089a:	f7ff fd83 	bl	80003a4 <display7SEG1>
					seg1=0;
 800089e:	4b22      	ldr	r3, [pc, #136]	; (8000928 <fsm_automatic_run+0x2f4>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
					break;
 80008a4:	e000      	b.n	80008a8 <fsm_automatic_run+0x274>
			}
 80008a6:	bf00      	nop
			if (dem1>=counteryellow){
 80008a8:	4b1d      	ldr	r3, [pc, #116]	; (8000920 <fsm_automatic_run+0x2ec>)
 80008aa:	681a      	ldr	r2, [r3, #0]
 80008ac:	4b27      	ldr	r3, [pc, #156]	; (800094c <fsm_automatic_run+0x318>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	429a      	cmp	r2, r3
 80008b2:	db06      	blt.n	80008c2 <fsm_automatic_run+0x28e>
				led1=0;
 80008b4:	4b18      	ldr	r3, [pc, #96]	; (8000918 <fsm_automatic_run+0x2e4>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
				dem1=0;
 80008ba:	4b19      	ldr	r3, [pc, #100]	; (8000920 <fsm_automatic_run+0x2ec>)
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
				break;
 80008c0:	e0ab      	b.n	8000a1a <fsm_automatic_run+0x3e6>
			if (timer1_flag==1){
 80008c2:	4b21      	ldr	r3, [pc, #132]	; (8000948 <fsm_automatic_run+0x314>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	2b01      	cmp	r3, #1
 80008c8:	f040 80a4 	bne.w	8000a14 <fsm_automatic_run+0x3e0>
				dem1++;
 80008cc:	4b14      	ldr	r3, [pc, #80]	; (8000920 <fsm_automatic_run+0x2ec>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	3301      	adds	r3, #1
 80008d2:	4a13      	ldr	r2, [pc, #76]	; (8000920 <fsm_automatic_run+0x2ec>)
 80008d4:	6013      	str	r3, [r2, #0]
				settimer1(100);
 80008d6:	2064      	movs	r0, #100	; 0x64
 80008d8:	f000 feb0 	bl	800163c <settimer1>
			break;
 80008dc:	e09a      	b.n	8000a14 <fsm_automatic_run+0x3e0>
			 HAL_GPIO_WritePin ( red1_GPIO_Port  , red1_Pin , 1);
 80008de:	2201      	movs	r2, #1
 80008e0:	2101      	movs	r1, #1
 80008e2:	4815      	ldr	r0, [pc, #84]	; (8000938 <fsm_automatic_run+0x304>)
 80008e4:	f001 fa6b 	bl	8001dbe <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin ( yellow1_GPIO_Port, yellow1_Pin , 1);
 80008e8:	2201      	movs	r2, #1
 80008ea:	2102      	movs	r1, #2
 80008ec:	4812      	ldr	r0, [pc, #72]	; (8000938 <fsm_automatic_run+0x304>)
 80008ee:	f001 fa66 	bl	8001dbe <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin ( green1_GPIO_Port, green1_Pin, 0);
 80008f2:	2200      	movs	r2, #0
 80008f4:	2104      	movs	r1, #4
 80008f6:	4810      	ldr	r0, [pc, #64]	; (8000938 <fsm_automatic_run+0x304>)
 80008f8:	f001 fa61 	bl	8001dbe <HAL_GPIO_WritePin>
			 if(timer3_flag==1){
 80008fc:	4b0f      	ldr	r3, [pc, #60]	; (800093c <fsm_automatic_run+0x308>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b01      	cmp	r3, #1
 8000902:	d168      	bne.n	80009d6 <fsm_automatic_run+0x3a2>
				 switch (seg1)
 8000904:	4b08      	ldr	r3, [pc, #32]	; (8000928 <fsm_automatic_run+0x2f4>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d021      	beq.n	8000950 <fsm_automatic_run+0x31c>
 800090c:	2b01      	cmp	r3, #1
 800090e:	d03e      	beq.n	800098e <fsm_automatic_run+0x35a>
				 default: break;
 8000910:	e062      	b.n	80009d8 <fsm_automatic_run+0x3a4>
 8000912:	bf00      	nop
 8000914:	20000094 	.word	0x20000094
 8000918:	20000080 	.word	0x20000080
 800091c:	2000003c 	.word	0x2000003c
 8000920:	20000084 	.word	0x20000084
 8000924:	20000088 	.word	0x20000088
 8000928:	2000008c 	.word	0x2000008c
 800092c:	20000090 	.word	0x20000090
 8000930:	20000040 	.word	0x20000040
 8000934:	20000098 	.word	0x20000098
 8000938:	40010800 	.word	0x40010800
 800093c:	200000b0 	.word	0x200000b0
 8000940:	40010c00 	.word	0x40010c00
 8000944:	66666667 	.word	0x66666667
 8000948:	200000a0 	.word	0x200000a0
 800094c:	20000044 	.word	0x20000044
			 		 settimer3(50);
 8000950:	2032      	movs	r0, #50	; 0x32
 8000952:	f000 fe9b 	bl	800168c <settimer3>
			 		 HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 0);
 8000956:	2200      	movs	r2, #0
 8000958:	2101      	movs	r1, #1
 800095a:	48af      	ldr	r0, [pc, #700]	; (8000c18 <fsm_automatic_run+0x5e4>)
 800095c:	f001 fa2f 	bl	8001dbe <HAL_GPIO_WritePin>
			 		 HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 1);
 8000960:	2201      	movs	r2, #1
 8000962:	2102      	movs	r1, #2
 8000964:	48ac      	ldr	r0, [pc, #688]	; (8000c18 <fsm_automatic_run+0x5e4>)
 8000966:	f001 fa2a 	bl	8001dbe <HAL_GPIO_WritePin>
			 		 display7SEG1((countergreen-dem1)/10);
 800096a:	4bac      	ldr	r3, [pc, #688]	; (8000c1c <fsm_automatic_run+0x5e8>)
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	4bac      	ldr	r3, [pc, #688]	; (8000c20 <fsm_automatic_run+0x5ec>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	1ad3      	subs	r3, r2, r3
 8000974:	4aab      	ldr	r2, [pc, #684]	; (8000c24 <fsm_automatic_run+0x5f0>)
 8000976:	fb82 1203 	smull	r1, r2, r2, r3
 800097a:	1092      	asrs	r2, r2, #2
 800097c:	17db      	asrs	r3, r3, #31
 800097e:	1ad3      	subs	r3, r2, r3
 8000980:	4618      	mov	r0, r3
 8000982:	f7ff fd0f 	bl	80003a4 <display7SEG1>
			 		 seg1=1;
 8000986:	4ba8      	ldr	r3, [pc, #672]	; (8000c28 <fsm_automatic_run+0x5f4>)
 8000988:	2201      	movs	r2, #1
 800098a:	601a      	str	r2, [r3, #0]
					 break;
 800098c:	e024      	b.n	80009d8 <fsm_automatic_run+0x3a4>
					 settimer3(50);
 800098e:	2032      	movs	r0, #50	; 0x32
 8000990:	f000 fe7c 	bl	800168c <settimer3>
					 HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 1);
 8000994:	2201      	movs	r2, #1
 8000996:	2101      	movs	r1, #1
 8000998:	489f      	ldr	r0, [pc, #636]	; (8000c18 <fsm_automatic_run+0x5e4>)
 800099a:	f001 fa10 	bl	8001dbe <HAL_GPIO_WritePin>
					 HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 0);
 800099e:	2200      	movs	r2, #0
 80009a0:	2102      	movs	r1, #2
 80009a2:	489d      	ldr	r0, [pc, #628]	; (8000c18 <fsm_automatic_run+0x5e4>)
 80009a4:	f001 fa0b 	bl	8001dbe <HAL_GPIO_WritePin>
					 display7SEG1((countergreen-dem1)%10);
 80009a8:	4b9c      	ldr	r3, [pc, #624]	; (8000c1c <fsm_automatic_run+0x5e8>)
 80009aa:	681a      	ldr	r2, [r3, #0]
 80009ac:	4b9c      	ldr	r3, [pc, #624]	; (8000c20 <fsm_automatic_run+0x5ec>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	1ad2      	subs	r2, r2, r3
 80009b2:	4b9c      	ldr	r3, [pc, #624]	; (8000c24 <fsm_automatic_run+0x5f0>)
 80009b4:	fb83 1302 	smull	r1, r3, r3, r2
 80009b8:	1099      	asrs	r1, r3, #2
 80009ba:	17d3      	asrs	r3, r2, #31
 80009bc:	1ac9      	subs	r1, r1, r3
 80009be:	460b      	mov	r3, r1
 80009c0:	009b      	lsls	r3, r3, #2
 80009c2:	440b      	add	r3, r1
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	1ad1      	subs	r1, r2, r3
 80009c8:	4608      	mov	r0, r1
 80009ca:	f7ff fceb 	bl	80003a4 <display7SEG1>
					 seg1=0;
 80009ce:	4b96      	ldr	r3, [pc, #600]	; (8000c28 <fsm_automatic_run+0x5f4>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
					 break;
 80009d4:	e000      	b.n	80009d8 <fsm_automatic_run+0x3a4>
			 }
 80009d6:	bf00      	nop
			 if (dem1>=countergreen){
 80009d8:	4b91      	ldr	r3, [pc, #580]	; (8000c20 <fsm_automatic_run+0x5ec>)
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	4b8f      	ldr	r3, [pc, #572]	; (8000c1c <fsm_automatic_run+0x5e8>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	db06      	blt.n	80009f2 <fsm_automatic_run+0x3be>
		 		 led1=1;
 80009e4:	4b91      	ldr	r3, [pc, #580]	; (8000c2c <fsm_automatic_run+0x5f8>)
 80009e6:	2201      	movs	r2, #1
 80009e8:	601a      	str	r2, [r3, #0]
				 dem1=0;
 80009ea:	4b8d      	ldr	r3, [pc, #564]	; (8000c20 <fsm_automatic_run+0x5ec>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
				 break;
 80009f0:	e013      	b.n	8000a1a <fsm_automatic_run+0x3e6>
			 if (timer1_flag==1){
 80009f2:	4b8f      	ldr	r3, [pc, #572]	; (8000c30 <fsm_automatic_run+0x5fc>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d10e      	bne.n	8000a18 <fsm_automatic_run+0x3e4>
				 dem1++;
 80009fa:	4b89      	ldr	r3, [pc, #548]	; (8000c20 <fsm_automatic_run+0x5ec>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	3301      	adds	r3, #1
 8000a00:	4a87      	ldr	r2, [pc, #540]	; (8000c20 <fsm_automatic_run+0x5ec>)
 8000a02:	6013      	str	r3, [r2, #0]
				 settimer1(100);
 8000a04:	2064      	movs	r0, #100	; 0x64
 8000a06:	f000 fe19 	bl	800163c <settimer1>
			 break;
 8000a0a:	e005      	b.n	8000a18 <fsm_automatic_run+0x3e4>
		default: break;
 8000a0c:	bf00      	nop
 8000a0e:	e004      	b.n	8000a1a <fsm_automatic_run+0x3e6>
			break;
 8000a10:	bf00      	nop
 8000a12:	e002      	b.n	8000a1a <fsm_automatic_run+0x3e6>
			break;
 8000a14:	bf00      	nop
 8000a16:	e000      	b.n	8000a1a <fsm_automatic_run+0x3e6>
			 break;
 8000a18:	bf00      	nop
		}

		switch (led2)
 8000a1a:	4b86      	ldr	r3, [pc, #536]	; (8000c34 <fsm_automatic_run+0x600>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	2b02      	cmp	r3, #2
 8000a20:	f000 8118 	beq.w	8000c54 <fsm_automatic_run+0x620>
 8000a24:	2b02      	cmp	r3, #2
 8000a26:	f300 818d 	bgt.w	8000d44 <fsm_automatic_run+0x710>
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d002      	beq.n	8000a34 <fsm_automatic_run+0x400>
 8000a2e:	2b01      	cmp	r3, #1
 8000a30:	d079      	beq.n	8000b26 <fsm_automatic_run+0x4f2>
				dem2++;
				settimer2(100);
			}
			break;

		default: break;
 8000a32:	e187      	b.n	8000d44 <fsm_automatic_run+0x710>
			if(timer4_flag==1){
 8000a34:	4b80      	ldr	r3, [pc, #512]	; (8000c38 <fsm_automatic_run+0x604>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	2b01      	cmp	r3, #1
 8000a3a:	d149      	bne.n	8000ad0 <fsm_automatic_run+0x49c>
				switch (seg2)
 8000a3c:	4b7f      	ldr	r3, [pc, #508]	; (8000c3c <fsm_automatic_run+0x608>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d002      	beq.n	8000a4a <fsm_automatic_run+0x416>
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d01f      	beq.n	8000a88 <fsm_automatic_run+0x454>
				default: break;
 8000a48:	e043      	b.n	8000ad2 <fsm_automatic_run+0x49e>
					settimer4(50);
 8000a4a:	2032      	movs	r0, #50	; 0x32
 8000a4c:	f000 fe32 	bl	80016b4 <settimer4>
					HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 0);
 8000a50:	2200      	movs	r2, #0
 8000a52:	2104      	movs	r1, #4
 8000a54:	4870      	ldr	r0, [pc, #448]	; (8000c18 <fsm_automatic_run+0x5e4>)
 8000a56:	f001 f9b2 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 1);
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	2108      	movs	r1, #8
 8000a5e:	486e      	ldr	r0, [pc, #440]	; (8000c18 <fsm_automatic_run+0x5e4>)
 8000a60:	f001 f9ad 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG2((counterred-dem2)/10);
 8000a64:	4b76      	ldr	r3, [pc, #472]	; (8000c40 <fsm_automatic_run+0x60c>)
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	4b76      	ldr	r3, [pc, #472]	; (8000c44 <fsm_automatic_run+0x610>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	1ad3      	subs	r3, r2, r3
 8000a6e:	4a6d      	ldr	r2, [pc, #436]	; (8000c24 <fsm_automatic_run+0x5f0>)
 8000a70:	fb82 1203 	smull	r1, r2, r2, r3
 8000a74:	1092      	asrs	r2, r2, #2
 8000a76:	17db      	asrs	r3, r3, #31
 8000a78:	1ad3      	subs	r3, r2, r3
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff fd36 	bl	80004ec <display7SEG2>
					seg2=1;
 8000a80:	4b6e      	ldr	r3, [pc, #440]	; (8000c3c <fsm_automatic_run+0x608>)
 8000a82:	2201      	movs	r2, #1
 8000a84:	601a      	str	r2, [r3, #0]
					break;
 8000a86:	e024      	b.n	8000ad2 <fsm_automatic_run+0x49e>
					settimer4(50);
 8000a88:	2032      	movs	r0, #50	; 0x32
 8000a8a:	f000 fe13 	bl	80016b4 <settimer4>
					HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 1);
 8000a8e:	2201      	movs	r2, #1
 8000a90:	2104      	movs	r1, #4
 8000a92:	4861      	ldr	r0, [pc, #388]	; (8000c18 <fsm_automatic_run+0x5e4>)
 8000a94:	f001 f993 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 0);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2108      	movs	r1, #8
 8000a9c:	485e      	ldr	r0, [pc, #376]	; (8000c18 <fsm_automatic_run+0x5e4>)
 8000a9e:	f001 f98e 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG2((counterred-dem2)%10);
 8000aa2:	4b67      	ldr	r3, [pc, #412]	; (8000c40 <fsm_automatic_run+0x60c>)
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	4b67      	ldr	r3, [pc, #412]	; (8000c44 <fsm_automatic_run+0x610>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	1ad2      	subs	r2, r2, r3
 8000aac:	4b5d      	ldr	r3, [pc, #372]	; (8000c24 <fsm_automatic_run+0x5f0>)
 8000aae:	fb83 1302 	smull	r1, r3, r3, r2
 8000ab2:	1099      	asrs	r1, r3, #2
 8000ab4:	17d3      	asrs	r3, r2, #31
 8000ab6:	1ac9      	subs	r1, r1, r3
 8000ab8:	460b      	mov	r3, r1
 8000aba:	009b      	lsls	r3, r3, #2
 8000abc:	440b      	add	r3, r1
 8000abe:	005b      	lsls	r3, r3, #1
 8000ac0:	1ad1      	subs	r1, r2, r3
 8000ac2:	4608      	mov	r0, r1
 8000ac4:	f7ff fd12 	bl	80004ec <display7SEG2>
					seg2=0;
 8000ac8:	4b5c      	ldr	r3, [pc, #368]	; (8000c3c <fsm_automatic_run+0x608>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
					break;
 8000ace:	e000      	b.n	8000ad2 <fsm_automatic_run+0x49e>
			}
 8000ad0:	bf00      	nop
			if (dem2>=counterred){
 8000ad2:	4b5c      	ldr	r3, [pc, #368]	; (8000c44 <fsm_automatic_run+0x610>)
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	4b5a      	ldr	r3, [pc, #360]	; (8000c40 <fsm_automatic_run+0x60c>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	db06      	blt.n	8000aec <fsm_automatic_run+0x4b8>
				led2=2;
 8000ade:	4b55      	ldr	r3, [pc, #340]	; (8000c34 <fsm_automatic_run+0x600>)
 8000ae0:	2202      	movs	r2, #2
 8000ae2:	601a      	str	r2, [r3, #0]
				dem2=0;
 8000ae4:	4b57      	ldr	r3, [pc, #348]	; (8000c44 <fsm_automatic_run+0x610>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
				break;
 8000aea:	e132      	b.n	8000d52 <fsm_automatic_run+0x71e>
			HAL_GPIO_WritePin ( red2_GPIO_Port , red2_Pin , 0);
 8000aec:	2200      	movs	r2, #0
 8000aee:	2108      	movs	r1, #8
 8000af0:	4855      	ldr	r0, [pc, #340]	; (8000c48 <fsm_automatic_run+0x614>)
 8000af2:	f001 f964 	bl	8001dbe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( yellow2_GPIO_Port , yellow2_Pin , 1);
 8000af6:	2201      	movs	r2, #1
 8000af8:	2110      	movs	r1, #16
 8000afa:	4853      	ldr	r0, [pc, #332]	; (8000c48 <fsm_automatic_run+0x614>)
 8000afc:	f001 f95f 	bl	8001dbe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( green2_GPIO_Port , green2_Pin , 1);
 8000b00:	2201      	movs	r2, #1
 8000b02:	2120      	movs	r1, #32
 8000b04:	4850      	ldr	r0, [pc, #320]	; (8000c48 <fsm_automatic_run+0x614>)
 8000b06:	f001 f95a 	bl	8001dbe <HAL_GPIO_WritePin>
			if (timer2_flag==1){
 8000b0a:	4b50      	ldr	r3, [pc, #320]	; (8000c4c <fsm_automatic_run+0x618>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	f040 811a 	bne.w	8000d48 <fsm_automatic_run+0x714>
				dem2++;
 8000b14:	4b4b      	ldr	r3, [pc, #300]	; (8000c44 <fsm_automatic_run+0x610>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	3301      	adds	r3, #1
 8000b1a:	4a4a      	ldr	r2, [pc, #296]	; (8000c44 <fsm_automatic_run+0x610>)
 8000b1c:	6013      	str	r3, [r2, #0]
		  	  	settimer2(100);
 8000b1e:	2064      	movs	r0, #100	; 0x64
 8000b20:	f000 fda0 	bl	8001664 <settimer2>
			break;
 8000b24:	e110      	b.n	8000d48 <fsm_automatic_run+0x714>
			if(timer4_flag==1){
 8000b26:	4b44      	ldr	r3, [pc, #272]	; (8000c38 <fsm_automatic_run+0x604>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	2b01      	cmp	r3, #1
 8000b2c:	d149      	bne.n	8000bc2 <fsm_automatic_run+0x58e>
				switch (seg2)
 8000b2e:	4b43      	ldr	r3, [pc, #268]	; (8000c3c <fsm_automatic_run+0x608>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d002      	beq.n	8000b3c <fsm_automatic_run+0x508>
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d01f      	beq.n	8000b7a <fsm_automatic_run+0x546>
				default: break;
 8000b3a:	e043      	b.n	8000bc4 <fsm_automatic_run+0x590>
					settimer4(50);
 8000b3c:	2032      	movs	r0, #50	; 0x32
 8000b3e:	f000 fdb9 	bl	80016b4 <settimer4>
					HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 0);
 8000b42:	2200      	movs	r2, #0
 8000b44:	2104      	movs	r1, #4
 8000b46:	4834      	ldr	r0, [pc, #208]	; (8000c18 <fsm_automatic_run+0x5e4>)
 8000b48:	f001 f939 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 1);
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	2108      	movs	r1, #8
 8000b50:	4831      	ldr	r0, [pc, #196]	; (8000c18 <fsm_automatic_run+0x5e4>)
 8000b52:	f001 f934 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG2((counteryellow-dem2)/10);
 8000b56:	4b3e      	ldr	r3, [pc, #248]	; (8000c50 <fsm_automatic_run+0x61c>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	4b3a      	ldr	r3, [pc, #232]	; (8000c44 <fsm_automatic_run+0x610>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	1ad3      	subs	r3, r2, r3
 8000b60:	4a30      	ldr	r2, [pc, #192]	; (8000c24 <fsm_automatic_run+0x5f0>)
 8000b62:	fb82 1203 	smull	r1, r2, r2, r3
 8000b66:	1092      	asrs	r2, r2, #2
 8000b68:	17db      	asrs	r3, r3, #31
 8000b6a:	1ad3      	subs	r3, r2, r3
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f7ff fcbd 	bl	80004ec <display7SEG2>
					seg2=1;
 8000b72:	4b32      	ldr	r3, [pc, #200]	; (8000c3c <fsm_automatic_run+0x608>)
 8000b74:	2201      	movs	r2, #1
 8000b76:	601a      	str	r2, [r3, #0]
					break;
 8000b78:	e024      	b.n	8000bc4 <fsm_automatic_run+0x590>
					settimer4(50);
 8000b7a:	2032      	movs	r0, #50	; 0x32
 8000b7c:	f000 fd9a 	bl	80016b4 <settimer4>
					HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 1);
 8000b80:	2201      	movs	r2, #1
 8000b82:	2104      	movs	r1, #4
 8000b84:	4824      	ldr	r0, [pc, #144]	; (8000c18 <fsm_automatic_run+0x5e4>)
 8000b86:	f001 f91a 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 0);
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	2108      	movs	r1, #8
 8000b8e:	4822      	ldr	r0, [pc, #136]	; (8000c18 <fsm_automatic_run+0x5e4>)
 8000b90:	f001 f915 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG2((counteryellow-dem2)%10);
 8000b94:	4b2e      	ldr	r3, [pc, #184]	; (8000c50 <fsm_automatic_run+0x61c>)
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	4b2a      	ldr	r3, [pc, #168]	; (8000c44 <fsm_automatic_run+0x610>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	1ad2      	subs	r2, r2, r3
 8000b9e:	4b21      	ldr	r3, [pc, #132]	; (8000c24 <fsm_automatic_run+0x5f0>)
 8000ba0:	fb83 1302 	smull	r1, r3, r3, r2
 8000ba4:	1099      	asrs	r1, r3, #2
 8000ba6:	17d3      	asrs	r3, r2, #31
 8000ba8:	1ac9      	subs	r1, r1, r3
 8000baa:	460b      	mov	r3, r1
 8000bac:	009b      	lsls	r3, r3, #2
 8000bae:	440b      	add	r3, r1
 8000bb0:	005b      	lsls	r3, r3, #1
 8000bb2:	1ad1      	subs	r1, r2, r3
 8000bb4:	4608      	mov	r0, r1
 8000bb6:	f7ff fc99 	bl	80004ec <display7SEG2>
					seg2=0;
 8000bba:	4b20      	ldr	r3, [pc, #128]	; (8000c3c <fsm_automatic_run+0x608>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
					break;
 8000bc0:	e000      	b.n	8000bc4 <fsm_automatic_run+0x590>
			}
 8000bc2:	bf00      	nop
			if (dem2>=counteryellow){
 8000bc4:	4b1f      	ldr	r3, [pc, #124]	; (8000c44 <fsm_automatic_run+0x610>)
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	4b21      	ldr	r3, [pc, #132]	; (8000c50 <fsm_automatic_run+0x61c>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	db06      	blt.n	8000bde <fsm_automatic_run+0x5aa>
				led2=0;
 8000bd0:	4b18      	ldr	r3, [pc, #96]	; (8000c34 <fsm_automatic_run+0x600>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]
		  	  	dem2=0;
 8000bd6:	4b1b      	ldr	r3, [pc, #108]	; (8000c44 <fsm_automatic_run+0x610>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	601a      	str	r2, [r3, #0]
		  	  	break;
 8000bdc:	e0b9      	b.n	8000d52 <fsm_automatic_run+0x71e>
			HAL_GPIO_WritePin ( red2_GPIO_Port , red2_Pin , 1);
 8000bde:	2201      	movs	r2, #1
 8000be0:	2108      	movs	r1, #8
 8000be2:	4819      	ldr	r0, [pc, #100]	; (8000c48 <fsm_automatic_run+0x614>)
 8000be4:	f001 f8eb 	bl	8001dbe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( yellow2_GPIO_Port , yellow2_Pin , 0);
 8000be8:	2200      	movs	r2, #0
 8000bea:	2110      	movs	r1, #16
 8000bec:	4816      	ldr	r0, [pc, #88]	; (8000c48 <fsm_automatic_run+0x614>)
 8000bee:	f001 f8e6 	bl	8001dbe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( green2_GPIO_Port , green2_Pin , 1);
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	2120      	movs	r1, #32
 8000bf6:	4814      	ldr	r0, [pc, #80]	; (8000c48 <fsm_automatic_run+0x614>)
 8000bf8:	f001 f8e1 	bl	8001dbe <HAL_GPIO_WritePin>
			if (timer2_flag==1){
 8000bfc:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <fsm_automatic_run+0x618>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	f040 80a3 	bne.w	8000d4c <fsm_automatic_run+0x718>
				dem2++;
 8000c06:	4b0f      	ldr	r3, [pc, #60]	; (8000c44 <fsm_automatic_run+0x610>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	3301      	adds	r3, #1
 8000c0c:	4a0d      	ldr	r2, [pc, #52]	; (8000c44 <fsm_automatic_run+0x610>)
 8000c0e:	6013      	str	r3, [r2, #0]
				settimer2(100);
 8000c10:	2064      	movs	r0, #100	; 0x64
 8000c12:	f000 fd27 	bl	8001664 <settimer2>
		  	break;
 8000c16:	e099      	b.n	8000d4c <fsm_automatic_run+0x718>
 8000c18:	40010c00 	.word	0x40010c00
 8000c1c:	20000048 	.word	0x20000048
 8000c20:	20000084 	.word	0x20000084
 8000c24:	66666667 	.word	0x66666667
 8000c28:	2000008c 	.word	0x2000008c
 8000c2c:	20000080 	.word	0x20000080
 8000c30:	200000a0 	.word	0x200000a0
 8000c34:	2000003c 	.word	0x2000003c
 8000c38:	200000b8 	.word	0x200000b8
 8000c3c:	20000090 	.word	0x20000090
 8000c40:	20000040 	.word	0x20000040
 8000c44:	20000088 	.word	0x20000088
 8000c48:	40010800 	.word	0x40010800
 8000c4c:	200000a8 	.word	0x200000a8
 8000c50:	20000044 	.word	0x20000044
			if(timer4_flag==1){
 8000c54:	4bab      	ldr	r3, [pc, #684]	; (8000f04 <fsm_automatic_run+0x8d0>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d149      	bne.n	8000cf0 <fsm_automatic_run+0x6bc>
				switch (seg2)
 8000c5c:	4baa      	ldr	r3, [pc, #680]	; (8000f08 <fsm_automatic_run+0x8d4>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d002      	beq.n	8000c6a <fsm_automatic_run+0x636>
 8000c64:	2b01      	cmp	r3, #1
 8000c66:	d01f      	beq.n	8000ca8 <fsm_automatic_run+0x674>
				default: break;
 8000c68:	e043      	b.n	8000cf2 <fsm_automatic_run+0x6be>
					settimer4(50);
 8000c6a:	2032      	movs	r0, #50	; 0x32
 8000c6c:	f000 fd22 	bl	80016b4 <settimer4>
					HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 0);
 8000c70:	2200      	movs	r2, #0
 8000c72:	2104      	movs	r1, #4
 8000c74:	48a5      	ldr	r0, [pc, #660]	; (8000f0c <fsm_automatic_run+0x8d8>)
 8000c76:	f001 f8a2 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 1);
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	2108      	movs	r1, #8
 8000c7e:	48a3      	ldr	r0, [pc, #652]	; (8000f0c <fsm_automatic_run+0x8d8>)
 8000c80:	f001 f89d 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG2((countergreen-dem2)/10);
 8000c84:	4ba2      	ldr	r3, [pc, #648]	; (8000f10 <fsm_automatic_run+0x8dc>)
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	4ba2      	ldr	r3, [pc, #648]	; (8000f14 <fsm_automatic_run+0x8e0>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	4aa2      	ldr	r2, [pc, #648]	; (8000f18 <fsm_automatic_run+0x8e4>)
 8000c90:	fb82 1203 	smull	r1, r2, r2, r3
 8000c94:	1092      	asrs	r2, r2, #2
 8000c96:	17db      	asrs	r3, r3, #31
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f7ff fc26 	bl	80004ec <display7SEG2>
					seg2=1;
 8000ca0:	4b99      	ldr	r3, [pc, #612]	; (8000f08 <fsm_automatic_run+0x8d4>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	601a      	str	r2, [r3, #0]
					break;
 8000ca6:	e024      	b.n	8000cf2 <fsm_automatic_run+0x6be>
					settimer4(50);
 8000ca8:	2032      	movs	r0, #50	; 0x32
 8000caa:	f000 fd03 	bl	80016b4 <settimer4>
					HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 1);
 8000cae:	2201      	movs	r2, #1
 8000cb0:	2104      	movs	r1, #4
 8000cb2:	4896      	ldr	r0, [pc, #600]	; (8000f0c <fsm_automatic_run+0x8d8>)
 8000cb4:	f001 f883 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 0);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	2108      	movs	r1, #8
 8000cbc:	4893      	ldr	r0, [pc, #588]	; (8000f0c <fsm_automatic_run+0x8d8>)
 8000cbe:	f001 f87e 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG2((countergreen-dem2)%10);
 8000cc2:	4b93      	ldr	r3, [pc, #588]	; (8000f10 <fsm_automatic_run+0x8dc>)
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	4b93      	ldr	r3, [pc, #588]	; (8000f14 <fsm_automatic_run+0x8e0>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	1ad2      	subs	r2, r2, r3
 8000ccc:	4b92      	ldr	r3, [pc, #584]	; (8000f18 <fsm_automatic_run+0x8e4>)
 8000cce:	fb83 1302 	smull	r1, r3, r3, r2
 8000cd2:	1099      	asrs	r1, r3, #2
 8000cd4:	17d3      	asrs	r3, r2, #31
 8000cd6:	1ac9      	subs	r1, r1, r3
 8000cd8:	460b      	mov	r3, r1
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	440b      	add	r3, r1
 8000cde:	005b      	lsls	r3, r3, #1
 8000ce0:	1ad1      	subs	r1, r2, r3
 8000ce2:	4608      	mov	r0, r1
 8000ce4:	f7ff fc02 	bl	80004ec <display7SEG2>
					seg2=0;
 8000ce8:	4b87      	ldr	r3, [pc, #540]	; (8000f08 <fsm_automatic_run+0x8d4>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
					break;
 8000cee:	e000      	b.n	8000cf2 <fsm_automatic_run+0x6be>
			}
 8000cf0:	bf00      	nop
			if (dem2>=countergreen){
 8000cf2:	4b88      	ldr	r3, [pc, #544]	; (8000f14 <fsm_automatic_run+0x8e0>)
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	4b86      	ldr	r3, [pc, #536]	; (8000f10 <fsm_automatic_run+0x8dc>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	429a      	cmp	r2, r3
 8000cfc:	db06      	blt.n	8000d0c <fsm_automatic_run+0x6d8>
				led2=1;
 8000cfe:	4b87      	ldr	r3, [pc, #540]	; (8000f1c <fsm_automatic_run+0x8e8>)
 8000d00:	2201      	movs	r2, #1
 8000d02:	601a      	str	r2, [r3, #0]
		  	  	dem2=0;
 8000d04:	4b83      	ldr	r3, [pc, #524]	; (8000f14 <fsm_automatic_run+0x8e0>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
		  	  	break;
 8000d0a:	e022      	b.n	8000d52 <fsm_automatic_run+0x71e>
			HAL_GPIO_WritePin ( red2_GPIO_Port , red2_Pin , 1);
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	2108      	movs	r1, #8
 8000d10:	4883      	ldr	r0, [pc, #524]	; (8000f20 <fsm_automatic_run+0x8ec>)
 8000d12:	f001 f854 	bl	8001dbe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( yellow2_GPIO_Port , yellow2_Pin , 1);
 8000d16:	2201      	movs	r2, #1
 8000d18:	2110      	movs	r1, #16
 8000d1a:	4881      	ldr	r0, [pc, #516]	; (8000f20 <fsm_automatic_run+0x8ec>)
 8000d1c:	f001 f84f 	bl	8001dbe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( green2_GPIO_Port , green2_Pin , 0);
 8000d20:	2200      	movs	r2, #0
 8000d22:	2120      	movs	r1, #32
 8000d24:	487e      	ldr	r0, [pc, #504]	; (8000f20 <fsm_automatic_run+0x8ec>)
 8000d26:	f001 f84a 	bl	8001dbe <HAL_GPIO_WritePin>
			if (timer2_flag==1){
 8000d2a:	4b7e      	ldr	r3, [pc, #504]	; (8000f24 <fsm_automatic_run+0x8f0>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d10e      	bne.n	8000d50 <fsm_automatic_run+0x71c>
				dem2++;
 8000d32:	4b78      	ldr	r3, [pc, #480]	; (8000f14 <fsm_automatic_run+0x8e0>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	3301      	adds	r3, #1
 8000d38:	4a76      	ldr	r2, [pc, #472]	; (8000f14 <fsm_automatic_run+0x8e0>)
 8000d3a:	6013      	str	r3, [r2, #0]
				settimer2(100);
 8000d3c:	2064      	movs	r0, #100	; 0x64
 8000d3e:	f000 fc91 	bl	8001664 <settimer2>
			break;
 8000d42:	e005      	b.n	8000d50 <fsm_automatic_run+0x71c>
		default: break;
 8000d44:	bf00      	nop
 8000d46:	e2bb      	b.n	80012c0 <fsm_automatic_run+0xc8c>
			break;
 8000d48:	bf00      	nop
 8000d4a:	e2b9      	b.n	80012c0 <fsm_automatic_run+0xc8c>
		  	break;
 8000d4c:	bf00      	nop
 8000d4e:	e2b7      	b.n	80012c0 <fsm_automatic_run+0xc8c>
			break;
 8000d50:	bf00      	nop
		}
	break;
 8000d52:	e2b5      	b.n	80012c0 <fsm_automatic_run+0xc8c>

	case modify_red:
		HAL_GPIO_WritePin ( red2_GPIO_Port , red2_Pin , 1);
 8000d54:	2201      	movs	r2, #1
 8000d56:	2108      	movs	r1, #8
 8000d58:	4871      	ldr	r0, [pc, #452]	; (8000f20 <fsm_automatic_run+0x8ec>)
 8000d5a:	f001 f830 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( yellow2_GPIO_Port , yellow2_Pin , 1);
 8000d5e:	2201      	movs	r2, #1
 8000d60:	2110      	movs	r1, #16
 8000d62:	486f      	ldr	r0, [pc, #444]	; (8000f20 <fsm_automatic_run+0x8ec>)
 8000d64:	f001 f82b 	bl	8001dbe <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( green2_GPIO_Port , green2_Pin , 1);
 8000d68:	2201      	movs	r2, #1
 8000d6a:	2120      	movs	r1, #32
 8000d6c:	486c      	ldr	r0, [pc, #432]	; (8000f20 <fsm_automatic_run+0x8ec>)
 8000d6e:	f001 f826 	bl	8001dbe <HAL_GPIO_WritePin>

		if (timer1_flag==1)
 8000d72:	4b6d      	ldr	r3, [pc, #436]	; (8000f28 <fsm_automatic_run+0x8f4>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	d110      	bne.n	8000d9c <fsm_automatic_run+0x768>
		{
			settimer1(25);
 8000d7a:	2019      	movs	r0, #25
 8000d7c:	f000 fc5e 	bl	800163c <settimer1>
			HAL_GPIO_TogglePin(red1_GPIO_Port , red1_Pin);
 8000d80:	2101      	movs	r1, #1
 8000d82:	4867      	ldr	r0, [pc, #412]	; (8000f20 <fsm_automatic_run+0x8ec>)
 8000d84:	f001 f833 	bl	8001dee <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin (yellow1_GPIO_Port , yellow1_Pin , 1);
 8000d88:	2201      	movs	r2, #1
 8000d8a:	2102      	movs	r1, #2
 8000d8c:	4864      	ldr	r0, [pc, #400]	; (8000f20 <fsm_automatic_run+0x8ec>)
 8000d8e:	f001 f816 	bl	8001dbe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin (green1_GPIO_Port , green1_Pin , 1);
 8000d92:	2201      	movs	r2, #1
 8000d94:	2104      	movs	r1, #4
 8000d96:	4862      	ldr	r0, [pc, #392]	; (8000f20 <fsm_automatic_run+0x8ec>)
 8000d98:	f001 f811 	bl	8001dbe <HAL_GPIO_WritePin>
		}

		if(timer3_flag==1){
 8000d9c:	4b63      	ldr	r3, [pc, #396]	; (8000f2c <fsm_automatic_run+0x8f8>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2b01      	cmp	r3, #1
 8000da2:	d143      	bne.n	8000e2c <fsm_automatic_run+0x7f8>
			switch (seg1)
 8000da4:	4b62      	ldr	r3, [pc, #392]	; (8000f30 <fsm_automatic_run+0x8fc>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d002      	beq.n	8000db2 <fsm_automatic_run+0x77e>
 8000dac:	2b01      	cmp	r3, #1
 8000dae:	d01c      	beq.n	8000dea <fsm_automatic_run+0x7b6>
				HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 1);
				HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 0);
				display7SEG1((counter)%10);
				seg1=0;
				break;
			default: break;
 8000db0:	e03d      	b.n	8000e2e <fsm_automatic_run+0x7fa>
				settimer3(50);
 8000db2:	2032      	movs	r0, #50	; 0x32
 8000db4:	f000 fc6a 	bl	800168c <settimer3>
				HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 0);
 8000db8:	2200      	movs	r2, #0
 8000dba:	2101      	movs	r1, #1
 8000dbc:	4853      	ldr	r0, [pc, #332]	; (8000f0c <fsm_automatic_run+0x8d8>)
 8000dbe:	f000 fffe 	bl	8001dbe <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 1);
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	2102      	movs	r1, #2
 8000dc6:	4851      	ldr	r0, [pc, #324]	; (8000f0c <fsm_automatic_run+0x8d8>)
 8000dc8:	f000 fff9 	bl	8001dbe <HAL_GPIO_WritePin>
				display7SEG1((counter)/10);
 8000dcc:	4b59      	ldr	r3, [pc, #356]	; (8000f34 <fsm_automatic_run+0x900>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a51      	ldr	r2, [pc, #324]	; (8000f18 <fsm_automatic_run+0x8e4>)
 8000dd2:	fb82 1203 	smull	r1, r2, r2, r3
 8000dd6:	1092      	asrs	r2, r2, #2
 8000dd8:	17db      	asrs	r3, r3, #31
 8000dda:	1ad3      	subs	r3, r2, r3
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff fae1 	bl	80003a4 <display7SEG1>
				seg1=1;
 8000de2:	4b53      	ldr	r3, [pc, #332]	; (8000f30 <fsm_automatic_run+0x8fc>)
 8000de4:	2201      	movs	r2, #1
 8000de6:	601a      	str	r2, [r3, #0]
				break;
 8000de8:	e021      	b.n	8000e2e <fsm_automatic_run+0x7fa>
				settimer3(50);
 8000dea:	2032      	movs	r0, #50	; 0x32
 8000dec:	f000 fc4e 	bl	800168c <settimer3>
				HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 1);
 8000df0:	2201      	movs	r2, #1
 8000df2:	2101      	movs	r1, #1
 8000df4:	4845      	ldr	r0, [pc, #276]	; (8000f0c <fsm_automatic_run+0x8d8>)
 8000df6:	f000 ffe2 	bl	8001dbe <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 0);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2102      	movs	r1, #2
 8000dfe:	4843      	ldr	r0, [pc, #268]	; (8000f0c <fsm_automatic_run+0x8d8>)
 8000e00:	f000 ffdd 	bl	8001dbe <HAL_GPIO_WritePin>
				display7SEG1((counter)%10);
 8000e04:	4b4b      	ldr	r3, [pc, #300]	; (8000f34 <fsm_automatic_run+0x900>)
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	4b43      	ldr	r3, [pc, #268]	; (8000f18 <fsm_automatic_run+0x8e4>)
 8000e0a:	fb83 1302 	smull	r1, r3, r3, r2
 8000e0e:	1099      	asrs	r1, r3, #2
 8000e10:	17d3      	asrs	r3, r2, #31
 8000e12:	1ac9      	subs	r1, r1, r3
 8000e14:	460b      	mov	r3, r1
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	440b      	add	r3, r1
 8000e1a:	005b      	lsls	r3, r3, #1
 8000e1c:	1ad1      	subs	r1, r2, r3
 8000e1e:	4608      	mov	r0, r1
 8000e20:	f7ff fac0 	bl	80003a4 <display7SEG1>
				seg1=0;
 8000e24:	4b42      	ldr	r3, [pc, #264]	; (8000f30 <fsm_automatic_run+0x8fc>)
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]
				break;
 8000e2a:	e000      	b.n	8000e2e <fsm_automatic_run+0x7fa>
			}
		}
 8000e2c:	bf00      	nop

		if(timer4_flag==1){
 8000e2e:	4b35      	ldr	r3, [pc, #212]	; (8000f04 <fsm_automatic_run+0x8d0>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d12e      	bne.n	8000e94 <fsm_automatic_run+0x860>
			switch (seg2)
 8000e36:	4b34      	ldr	r3, [pc, #208]	; (8000f08 <fsm_automatic_run+0x8d4>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d002      	beq.n	8000e44 <fsm_automatic_run+0x810>
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d014      	beq.n	8000e6c <fsm_automatic_run+0x838>
				HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 1);
				HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 0);
				display7SEG2(1);
				seg2=0;
				break;
			default: break;
 8000e42:	e028      	b.n	8000e96 <fsm_automatic_run+0x862>
				settimer4(50);
 8000e44:	2032      	movs	r0, #50	; 0x32
 8000e46:	f000 fc35 	bl	80016b4 <settimer4>
				HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 0);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2104      	movs	r1, #4
 8000e4e:	482f      	ldr	r0, [pc, #188]	; (8000f0c <fsm_automatic_run+0x8d8>)
 8000e50:	f000 ffb5 	bl	8001dbe <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 1);
 8000e54:	2201      	movs	r2, #1
 8000e56:	2108      	movs	r1, #8
 8000e58:	482c      	ldr	r0, [pc, #176]	; (8000f0c <fsm_automatic_run+0x8d8>)
 8000e5a:	f000 ffb0 	bl	8001dbe <HAL_GPIO_WritePin>
				display7SEG2(0);
 8000e5e:	2000      	movs	r0, #0
 8000e60:	f7ff fb44 	bl	80004ec <display7SEG2>
				seg2=1;
 8000e64:	4b28      	ldr	r3, [pc, #160]	; (8000f08 <fsm_automatic_run+0x8d4>)
 8000e66:	2201      	movs	r2, #1
 8000e68:	601a      	str	r2, [r3, #0]
				break;
 8000e6a:	e014      	b.n	8000e96 <fsm_automatic_run+0x862>
				settimer4(50);
 8000e6c:	2032      	movs	r0, #50	; 0x32
 8000e6e:	f000 fc21 	bl	80016b4 <settimer4>
				HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 1);
 8000e72:	2201      	movs	r2, #1
 8000e74:	2104      	movs	r1, #4
 8000e76:	4825      	ldr	r0, [pc, #148]	; (8000f0c <fsm_automatic_run+0x8d8>)
 8000e78:	f000 ffa1 	bl	8001dbe <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 0);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	2108      	movs	r1, #8
 8000e80:	4822      	ldr	r0, [pc, #136]	; (8000f0c <fsm_automatic_run+0x8d8>)
 8000e82:	f000 ff9c 	bl	8001dbe <HAL_GPIO_WritePin>
				display7SEG2(1);
 8000e86:	2001      	movs	r0, #1
 8000e88:	f7ff fb30 	bl	80004ec <display7SEG2>
				seg2=0;
 8000e8c:	4b1e      	ldr	r3, [pc, #120]	; (8000f08 <fsm_automatic_run+0x8d4>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
				break;
 8000e92:	e000      	b.n	8000e96 <fsm_automatic_run+0x862>
			}
		}
 8000e94:	bf00      	nop

		if (inc()==1)
 8000e96:	f7ff f96b 	bl	8000170 <inc>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d10b      	bne.n	8000eb8 <fsm_automatic_run+0x884>
		{
			counter++;
 8000ea0:	4b24      	ldr	r3, [pc, #144]	; (8000f34 <fsm_automatic_run+0x900>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	4a23      	ldr	r2, [pc, #140]	; (8000f34 <fsm_automatic_run+0x900>)
 8000ea8:	6013      	str	r3, [r2, #0]
			if (counter>99) { counter=0;}
 8000eaa:	4b22      	ldr	r3, [pc, #136]	; (8000f34 <fsm_automatic_run+0x900>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	2b63      	cmp	r3, #99	; 0x63
 8000eb0:	dd02      	ble.n	8000eb8 <fsm_automatic_run+0x884>
 8000eb2:	4b20      	ldr	r3, [pc, #128]	; (8000f34 <fsm_automatic_run+0x900>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
		}

		if(set()==1)
 8000eb8:	f7ff f96c 	bl	8000194 <set>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d103      	bne.n	8000eca <fsm_automatic_run+0x896>
		{
			counterred=counter;
 8000ec2:	4b1c      	ldr	r3, [pc, #112]	; (8000f34 <fsm_automatic_run+0x900>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a1c      	ldr	r2, [pc, #112]	; (8000f38 <fsm_automatic_run+0x904>)
 8000ec8:	6013      	str	r3, [r2, #0]
		}

		if(mode()==1)
 8000eca:	f7ff f93f 	bl	800014c <mode>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	f040 81f0 	bne.w	80012b6 <fsm_automatic_run+0xc82>
		{
			counter=counteryellow;
 8000ed6:	4b19      	ldr	r3, [pc, #100]	; (8000f3c <fsm_automatic_run+0x908>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a16      	ldr	r2, [pc, #88]	; (8000f34 <fsm_automatic_run+0x900>)
 8000edc:	6013      	str	r3, [r2, #0]
			status=modify_yellow;
 8000ede:	4b18      	ldr	r3, [pc, #96]	; (8000f40 <fsm_automatic_run+0x90c>)
 8000ee0:	2204      	movs	r2, #4
 8000ee2:	601a      	str	r2, [r3, #0]
			settimer1(25);
 8000ee4:	2019      	movs	r0, #25
 8000ee6:	f000 fba9 	bl	800163c <settimer1>
			settimer3(50);
 8000eea:	2032      	movs	r0, #50	; 0x32
 8000eec:	f000 fbce 	bl	800168c <settimer3>
			settimer4(50);
 8000ef0:	2032      	movs	r0, #50	; 0x32
 8000ef2:	f000 fbdf 	bl	80016b4 <settimer4>
			seg1=0;
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	; (8000f30 <fsm_automatic_run+0x8fc>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
			seg2=0;
 8000efc:	4b02      	ldr	r3, [pc, #8]	; (8000f08 <fsm_automatic_run+0x8d4>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
			break;
 8000f02:	e1dd      	b.n	80012c0 <fsm_automatic_run+0xc8c>
 8000f04:	200000b8 	.word	0x200000b8
 8000f08:	20000090 	.word	0x20000090
 8000f0c:	40010c00 	.word	0x40010c00
 8000f10:	20000048 	.word	0x20000048
 8000f14:	20000088 	.word	0x20000088
 8000f18:	66666667 	.word	0x66666667
 8000f1c:	2000003c 	.word	0x2000003c
 8000f20:	40010800 	.word	0x40010800
 8000f24:	200000a8 	.word	0x200000a8
 8000f28:	200000a0 	.word	0x200000a0
 8000f2c:	200000b0 	.word	0x200000b0
 8000f30:	2000008c 	.word	0x2000008c
 8000f34:	20000098 	.word	0x20000098
 8000f38:	20000040 	.word	0x20000040
 8000f3c:	20000044 	.word	0x20000044
 8000f40:	20000094 	.word	0x20000094
		}
		break;

	case modify_yellow:
			HAL_GPIO_WritePin ( red2_GPIO_Port , red2_Pin , 1);
 8000f44:	2201      	movs	r2, #1
 8000f46:	2108      	movs	r1, #8
 8000f48:	48ba      	ldr	r0, [pc, #744]	; (8001234 <fsm_automatic_run+0xc00>)
 8000f4a:	f000 ff38 	bl	8001dbe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( yellow2_GPIO_Port , yellow2_Pin , 1);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	2110      	movs	r1, #16
 8000f52:	48b8      	ldr	r0, [pc, #736]	; (8001234 <fsm_automatic_run+0xc00>)
 8000f54:	f000 ff33 	bl	8001dbe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( green2_GPIO_Port , green2_Pin , 1);
 8000f58:	2201      	movs	r2, #1
 8000f5a:	2120      	movs	r1, #32
 8000f5c:	48b5      	ldr	r0, [pc, #724]	; (8001234 <fsm_automatic_run+0xc00>)
 8000f5e:	f000 ff2e 	bl	8001dbe <HAL_GPIO_WritePin>
			if (timer1_flag==1)
 8000f62:	4bb5      	ldr	r3, [pc, #724]	; (8001238 <fsm_automatic_run+0xc04>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d110      	bne.n	8000f8c <fsm_automatic_run+0x958>
			{
				settimer1(25);
 8000f6a:	2019      	movs	r0, #25
 8000f6c:	f000 fb66 	bl	800163c <settimer1>
				HAL_GPIO_TogglePin(yellow1_GPIO_Port , yellow1_Pin);
 8000f70:	2102      	movs	r1, #2
 8000f72:	48b0      	ldr	r0, [pc, #704]	; (8001234 <fsm_automatic_run+0xc00>)
 8000f74:	f000 ff3b 	bl	8001dee <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin (red1_GPIO_Port , red1_Pin , 1);
 8000f78:	2201      	movs	r2, #1
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	48ad      	ldr	r0, [pc, #692]	; (8001234 <fsm_automatic_run+0xc00>)
 8000f7e:	f000 ff1e 	bl	8001dbe <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin (green1_GPIO_Port , green1_Pin , 1);
 8000f82:	2201      	movs	r2, #1
 8000f84:	2104      	movs	r1, #4
 8000f86:	48ab      	ldr	r0, [pc, #684]	; (8001234 <fsm_automatic_run+0xc00>)
 8000f88:	f000 ff19 	bl	8001dbe <HAL_GPIO_WritePin>
			}

			if(timer3_flag==1){
 8000f8c:	4bab      	ldr	r3, [pc, #684]	; (800123c <fsm_automatic_run+0xc08>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d143      	bne.n	800101c <fsm_automatic_run+0x9e8>
				switch (seg1)
 8000f94:	4baa      	ldr	r3, [pc, #680]	; (8001240 <fsm_automatic_run+0xc0c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d002      	beq.n	8000fa2 <fsm_automatic_run+0x96e>
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d01c      	beq.n	8000fda <fsm_automatic_run+0x9a6>
					HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 1);
					HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 0);
					display7SEG1((counter)%10);
					seg1=0;
					break;
				default: break;
 8000fa0:	e03d      	b.n	800101e <fsm_automatic_run+0x9ea>
					settimer3(50);
 8000fa2:	2032      	movs	r0, #50	; 0x32
 8000fa4:	f000 fb72 	bl	800168c <settimer3>
					HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 0);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	2101      	movs	r1, #1
 8000fac:	48a5      	ldr	r0, [pc, #660]	; (8001244 <fsm_automatic_run+0xc10>)
 8000fae:	f000 ff06 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 1);
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	2102      	movs	r1, #2
 8000fb6:	48a3      	ldr	r0, [pc, #652]	; (8001244 <fsm_automatic_run+0xc10>)
 8000fb8:	f000 ff01 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG1((counter)/10);
 8000fbc:	4ba2      	ldr	r3, [pc, #648]	; (8001248 <fsm_automatic_run+0xc14>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4aa2      	ldr	r2, [pc, #648]	; (800124c <fsm_automatic_run+0xc18>)
 8000fc2:	fb82 1203 	smull	r1, r2, r2, r3
 8000fc6:	1092      	asrs	r2, r2, #2
 8000fc8:	17db      	asrs	r3, r3, #31
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff f9e9 	bl	80003a4 <display7SEG1>
					seg1=1;
 8000fd2:	4b9b      	ldr	r3, [pc, #620]	; (8001240 <fsm_automatic_run+0xc0c>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	601a      	str	r2, [r3, #0]
					break;
 8000fd8:	e021      	b.n	800101e <fsm_automatic_run+0x9ea>
					settimer3(50);
 8000fda:	2032      	movs	r0, #50	; 0x32
 8000fdc:	f000 fb56 	bl	800168c <settimer3>
					HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 1);
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	4897      	ldr	r0, [pc, #604]	; (8001244 <fsm_automatic_run+0xc10>)
 8000fe6:	f000 feea 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 0);
 8000fea:	2200      	movs	r2, #0
 8000fec:	2102      	movs	r1, #2
 8000fee:	4895      	ldr	r0, [pc, #596]	; (8001244 <fsm_automatic_run+0xc10>)
 8000ff0:	f000 fee5 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG1((counter)%10);
 8000ff4:	4b94      	ldr	r3, [pc, #592]	; (8001248 <fsm_automatic_run+0xc14>)
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	4b94      	ldr	r3, [pc, #592]	; (800124c <fsm_automatic_run+0xc18>)
 8000ffa:	fb83 1302 	smull	r1, r3, r3, r2
 8000ffe:	1099      	asrs	r1, r3, #2
 8001000:	17d3      	asrs	r3, r2, #31
 8001002:	1ac9      	subs	r1, r1, r3
 8001004:	460b      	mov	r3, r1
 8001006:	009b      	lsls	r3, r3, #2
 8001008:	440b      	add	r3, r1
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	1ad1      	subs	r1, r2, r3
 800100e:	4608      	mov	r0, r1
 8001010:	f7ff f9c8 	bl	80003a4 <display7SEG1>
					seg1=0;
 8001014:	4b8a      	ldr	r3, [pc, #552]	; (8001240 <fsm_automatic_run+0xc0c>)
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
					break;
 800101a:	e000      	b.n	800101e <fsm_automatic_run+0x9ea>
				}
			}
 800101c:	bf00      	nop

			if(timer4_flag==1){
 800101e:	4b8c      	ldr	r3, [pc, #560]	; (8001250 <fsm_automatic_run+0xc1c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	2b01      	cmp	r3, #1
 8001024:	d12e      	bne.n	8001084 <fsm_automatic_run+0xa50>
				switch (seg2)
 8001026:	4b8b      	ldr	r3, [pc, #556]	; (8001254 <fsm_automatic_run+0xc20>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d002      	beq.n	8001034 <fsm_automatic_run+0xa00>
 800102e:	2b01      	cmp	r3, #1
 8001030:	d014      	beq.n	800105c <fsm_automatic_run+0xa28>
					HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 1);
					HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 0);
					display7SEG2(2);
					seg2=0;
					break;
				default: break;
 8001032:	e028      	b.n	8001086 <fsm_automatic_run+0xa52>
					settimer4(50);
 8001034:	2032      	movs	r0, #50	; 0x32
 8001036:	f000 fb3d 	bl	80016b4 <settimer4>
					HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 0);
 800103a:	2200      	movs	r2, #0
 800103c:	2104      	movs	r1, #4
 800103e:	4881      	ldr	r0, [pc, #516]	; (8001244 <fsm_automatic_run+0xc10>)
 8001040:	f000 febd 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 1);
 8001044:	2201      	movs	r2, #1
 8001046:	2108      	movs	r1, #8
 8001048:	487e      	ldr	r0, [pc, #504]	; (8001244 <fsm_automatic_run+0xc10>)
 800104a:	f000 feb8 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG2(0);
 800104e:	2000      	movs	r0, #0
 8001050:	f7ff fa4c 	bl	80004ec <display7SEG2>
					seg2=1;
 8001054:	4b7f      	ldr	r3, [pc, #508]	; (8001254 <fsm_automatic_run+0xc20>)
 8001056:	2201      	movs	r2, #1
 8001058:	601a      	str	r2, [r3, #0]
					break;
 800105a:	e014      	b.n	8001086 <fsm_automatic_run+0xa52>
					settimer4(50);
 800105c:	2032      	movs	r0, #50	; 0x32
 800105e:	f000 fb29 	bl	80016b4 <settimer4>
					HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 1);
 8001062:	2201      	movs	r2, #1
 8001064:	2104      	movs	r1, #4
 8001066:	4877      	ldr	r0, [pc, #476]	; (8001244 <fsm_automatic_run+0xc10>)
 8001068:	f000 fea9 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 0);
 800106c:	2200      	movs	r2, #0
 800106e:	2108      	movs	r1, #8
 8001070:	4874      	ldr	r0, [pc, #464]	; (8001244 <fsm_automatic_run+0xc10>)
 8001072:	f000 fea4 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG2(2);
 8001076:	2002      	movs	r0, #2
 8001078:	f7ff fa38 	bl	80004ec <display7SEG2>
					seg2=0;
 800107c:	4b75      	ldr	r3, [pc, #468]	; (8001254 <fsm_automatic_run+0xc20>)
 800107e:	2200      	movs	r2, #0
 8001080:	601a      	str	r2, [r3, #0]
					break;
 8001082:	e000      	b.n	8001086 <fsm_automatic_run+0xa52>
				}
			}
 8001084:	bf00      	nop

			if (inc()==1)
 8001086:	f7ff f873 	bl	8000170 <inc>
 800108a:	4603      	mov	r3, r0
 800108c:	2b01      	cmp	r3, #1
 800108e:	d10b      	bne.n	80010a8 <fsm_automatic_run+0xa74>
			{
				counter++;
 8001090:	4b6d      	ldr	r3, [pc, #436]	; (8001248 <fsm_automatic_run+0xc14>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	3301      	adds	r3, #1
 8001096:	4a6c      	ldr	r2, [pc, #432]	; (8001248 <fsm_automatic_run+0xc14>)
 8001098:	6013      	str	r3, [r2, #0]
				if (counter>99) { counter=0;}
 800109a:	4b6b      	ldr	r3, [pc, #428]	; (8001248 <fsm_automatic_run+0xc14>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b63      	cmp	r3, #99	; 0x63
 80010a0:	dd02      	ble.n	80010a8 <fsm_automatic_run+0xa74>
 80010a2:	4b69      	ldr	r3, [pc, #420]	; (8001248 <fsm_automatic_run+0xc14>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
			}

			if(set()==1)
 80010a8:	f7ff f874 	bl	8000194 <set>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d103      	bne.n	80010ba <fsm_automatic_run+0xa86>
			{
				counteryellow=counter;
 80010b2:	4b65      	ldr	r3, [pc, #404]	; (8001248 <fsm_automatic_run+0xc14>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a68      	ldr	r2, [pc, #416]	; (8001258 <fsm_automatic_run+0xc24>)
 80010b8:	6013      	str	r3, [r2, #0]
			}

			if(mode()==1)
 80010ba:	f7ff f847 	bl	800014c <mode>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	f040 80fa 	bne.w	80012ba <fsm_automatic_run+0xc86>
			{
				counter=countergreen;
 80010c6:	4b65      	ldr	r3, [pc, #404]	; (800125c <fsm_automatic_run+0xc28>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a5f      	ldr	r2, [pc, #380]	; (8001248 <fsm_automatic_run+0xc14>)
 80010cc:	6013      	str	r3, [r2, #0]
				status=modify_green;
 80010ce:	4b64      	ldr	r3, [pc, #400]	; (8001260 <fsm_automatic_run+0xc2c>)
 80010d0:	2205      	movs	r2, #5
 80010d2:	601a      	str	r2, [r3, #0]
				settimer1(25);
 80010d4:	2019      	movs	r0, #25
 80010d6:	f000 fab1 	bl	800163c <settimer1>
				settimer3(50);
 80010da:	2032      	movs	r0, #50	; 0x32
 80010dc:	f000 fad6 	bl	800168c <settimer3>
				settimer4(50);
 80010e0:	2032      	movs	r0, #50	; 0x32
 80010e2:	f000 fae7 	bl	80016b4 <settimer4>
				seg1=0;
 80010e6:	4b56      	ldr	r3, [pc, #344]	; (8001240 <fsm_automatic_run+0xc0c>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
				seg2=0;
 80010ec:	4b59      	ldr	r3, [pc, #356]	; (8001254 <fsm_automatic_run+0xc20>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
				break;
 80010f2:	e0e5      	b.n	80012c0 <fsm_automatic_run+0xc8c>
			}
			break;

	case modify_green:
			HAL_GPIO_WritePin ( red2_GPIO_Port , red2_Pin , 1);
 80010f4:	2201      	movs	r2, #1
 80010f6:	2108      	movs	r1, #8
 80010f8:	484e      	ldr	r0, [pc, #312]	; (8001234 <fsm_automatic_run+0xc00>)
 80010fa:	f000 fe60 	bl	8001dbe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( yellow2_GPIO_Port , yellow2_Pin , 1);
 80010fe:	2201      	movs	r2, #1
 8001100:	2110      	movs	r1, #16
 8001102:	484c      	ldr	r0, [pc, #304]	; (8001234 <fsm_automatic_run+0xc00>)
 8001104:	f000 fe5b 	bl	8001dbe <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin ( green2_GPIO_Port , green2_Pin , 1);
 8001108:	2201      	movs	r2, #1
 800110a:	2120      	movs	r1, #32
 800110c:	4849      	ldr	r0, [pc, #292]	; (8001234 <fsm_automatic_run+0xc00>)
 800110e:	f000 fe56 	bl	8001dbe <HAL_GPIO_WritePin>
			if (timer1_flag==1)
 8001112:	4b49      	ldr	r3, [pc, #292]	; (8001238 <fsm_automatic_run+0xc04>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2b01      	cmp	r3, #1
 8001118:	d110      	bne.n	800113c <fsm_automatic_run+0xb08>
				{
					settimer1(25);
 800111a:	2019      	movs	r0, #25
 800111c:	f000 fa8e 	bl	800163c <settimer1>
					HAL_GPIO_TogglePin(green1_GPIO_Port , green1_Pin);
 8001120:	2104      	movs	r1, #4
 8001122:	4844      	ldr	r0, [pc, #272]	; (8001234 <fsm_automatic_run+0xc00>)
 8001124:	f000 fe63 	bl	8001dee <HAL_GPIO_TogglePin>
					HAL_GPIO_WritePin (red1_GPIO_Port , red1_Pin , 1);
 8001128:	2201      	movs	r2, #1
 800112a:	2101      	movs	r1, #1
 800112c:	4841      	ldr	r0, [pc, #260]	; (8001234 <fsm_automatic_run+0xc00>)
 800112e:	f000 fe46 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin (yellow1_GPIO_Port , yellow1_Pin , 1);
 8001132:	2201      	movs	r2, #1
 8001134:	2102      	movs	r1, #2
 8001136:	483f      	ldr	r0, [pc, #252]	; (8001234 <fsm_automatic_run+0xc00>)
 8001138:	f000 fe41 	bl	8001dbe <HAL_GPIO_WritePin>
				}

			if(timer3_flag==1){
 800113c:	4b3f      	ldr	r3, [pc, #252]	; (800123c <fsm_automatic_run+0xc08>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d143      	bne.n	80011cc <fsm_automatic_run+0xb98>
				switch (seg1)
 8001144:	4b3e      	ldr	r3, [pc, #248]	; (8001240 <fsm_automatic_run+0xc0c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d002      	beq.n	8001152 <fsm_automatic_run+0xb1e>
 800114c:	2b01      	cmp	r3, #1
 800114e:	d01c      	beq.n	800118a <fsm_automatic_run+0xb56>
					HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 1);
					HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 0);
					display7SEG1((counter)%10);
					seg1=0;
					break;
				default: break;
 8001150:	e03d      	b.n	80011ce <fsm_automatic_run+0xb9a>
					settimer3(50);
 8001152:	2032      	movs	r0, #50	; 0x32
 8001154:	f000 fa9a 	bl	800168c <settimer3>
					HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 0);
 8001158:	2200      	movs	r2, #0
 800115a:	2101      	movs	r1, #1
 800115c:	4839      	ldr	r0, [pc, #228]	; (8001244 <fsm_automatic_run+0xc10>)
 800115e:	f000 fe2e 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 1);
 8001162:	2201      	movs	r2, #1
 8001164:	2102      	movs	r1, #2
 8001166:	4837      	ldr	r0, [pc, #220]	; (8001244 <fsm_automatic_run+0xc10>)
 8001168:	f000 fe29 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG1((counter)/10);
 800116c:	4b36      	ldr	r3, [pc, #216]	; (8001248 <fsm_automatic_run+0xc14>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a36      	ldr	r2, [pc, #216]	; (800124c <fsm_automatic_run+0xc18>)
 8001172:	fb82 1203 	smull	r1, r2, r2, r3
 8001176:	1092      	asrs	r2, r2, #2
 8001178:	17db      	asrs	r3, r3, #31
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff f911 	bl	80003a4 <display7SEG1>
					seg1=1;
 8001182:	4b2f      	ldr	r3, [pc, #188]	; (8001240 <fsm_automatic_run+0xc0c>)
 8001184:	2201      	movs	r2, #1
 8001186:	601a      	str	r2, [r3, #0]
					break;
 8001188:	e021      	b.n	80011ce <fsm_automatic_run+0xb9a>
					settimer3(50);
 800118a:	2032      	movs	r0, #50	; 0x32
 800118c:	f000 fa7e 	bl	800168c <settimer3>
					HAL_GPIO_WritePin(en0_GPIO_Port, en0_Pin, 1);
 8001190:	2201      	movs	r2, #1
 8001192:	2101      	movs	r1, #1
 8001194:	482b      	ldr	r0, [pc, #172]	; (8001244 <fsm_automatic_run+0xc10>)
 8001196:	f000 fe12 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en1_GPIO_Port, en1_Pin, 0);
 800119a:	2200      	movs	r2, #0
 800119c:	2102      	movs	r1, #2
 800119e:	4829      	ldr	r0, [pc, #164]	; (8001244 <fsm_automatic_run+0xc10>)
 80011a0:	f000 fe0d 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG1((counter)%10);
 80011a4:	4b28      	ldr	r3, [pc, #160]	; (8001248 <fsm_automatic_run+0xc14>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	4b28      	ldr	r3, [pc, #160]	; (800124c <fsm_automatic_run+0xc18>)
 80011aa:	fb83 1302 	smull	r1, r3, r3, r2
 80011ae:	1099      	asrs	r1, r3, #2
 80011b0:	17d3      	asrs	r3, r2, #31
 80011b2:	1ac9      	subs	r1, r1, r3
 80011b4:	460b      	mov	r3, r1
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	440b      	add	r3, r1
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	1ad1      	subs	r1, r2, r3
 80011be:	4608      	mov	r0, r1
 80011c0:	f7ff f8f0 	bl	80003a4 <display7SEG1>
					seg1=0;
 80011c4:	4b1e      	ldr	r3, [pc, #120]	; (8001240 <fsm_automatic_run+0xc0c>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
					break;
 80011ca:	e000      	b.n	80011ce <fsm_automatic_run+0xb9a>
				}
			}
 80011cc:	bf00      	nop

			if(timer4_flag==1){
 80011ce:	4b20      	ldr	r3, [pc, #128]	; (8001250 <fsm_automatic_run+0xc1c>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d146      	bne.n	8001264 <fsm_automatic_run+0xc30>
				switch (seg2)
 80011d6:	4b1f      	ldr	r3, [pc, #124]	; (8001254 <fsm_automatic_run+0xc20>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d002      	beq.n	80011e4 <fsm_automatic_run+0xbb0>
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d014      	beq.n	800120c <fsm_automatic_run+0xbd8>
					HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 1);
					HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 0);
					display7SEG2(3);
					seg2=0;
					break;
				default: break;
 80011e2:	e040      	b.n	8001266 <fsm_automatic_run+0xc32>
					settimer4(50);
 80011e4:	2032      	movs	r0, #50	; 0x32
 80011e6:	f000 fa65 	bl	80016b4 <settimer4>
					HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 0);
 80011ea:	2200      	movs	r2, #0
 80011ec:	2104      	movs	r1, #4
 80011ee:	4815      	ldr	r0, [pc, #84]	; (8001244 <fsm_automatic_run+0xc10>)
 80011f0:	f000 fde5 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 1);
 80011f4:	2201      	movs	r2, #1
 80011f6:	2108      	movs	r1, #8
 80011f8:	4812      	ldr	r0, [pc, #72]	; (8001244 <fsm_automatic_run+0xc10>)
 80011fa:	f000 fde0 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG2(0);
 80011fe:	2000      	movs	r0, #0
 8001200:	f7ff f974 	bl	80004ec <display7SEG2>
					seg2=1;
 8001204:	4b13      	ldr	r3, [pc, #76]	; (8001254 <fsm_automatic_run+0xc20>)
 8001206:	2201      	movs	r2, #1
 8001208:	601a      	str	r2, [r3, #0]
					break;
 800120a:	e02c      	b.n	8001266 <fsm_automatic_run+0xc32>
					settimer4(50);
 800120c:	2032      	movs	r0, #50	; 0x32
 800120e:	f000 fa51 	bl	80016b4 <settimer4>
					HAL_GPIO_WritePin(en2_GPIO_Port, en2_Pin, 1);
 8001212:	2201      	movs	r2, #1
 8001214:	2104      	movs	r1, #4
 8001216:	480b      	ldr	r0, [pc, #44]	; (8001244 <fsm_automatic_run+0xc10>)
 8001218:	f000 fdd1 	bl	8001dbe <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(en3_GPIO_Port, en3_Pin, 0);
 800121c:	2200      	movs	r2, #0
 800121e:	2108      	movs	r1, #8
 8001220:	4808      	ldr	r0, [pc, #32]	; (8001244 <fsm_automatic_run+0xc10>)
 8001222:	f000 fdcc 	bl	8001dbe <HAL_GPIO_WritePin>
					display7SEG2(3);
 8001226:	2003      	movs	r0, #3
 8001228:	f7ff f960 	bl	80004ec <display7SEG2>
					seg2=0;
 800122c:	4b09      	ldr	r3, [pc, #36]	; (8001254 <fsm_automatic_run+0xc20>)
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
					break;
 8001232:	e018      	b.n	8001266 <fsm_automatic_run+0xc32>
 8001234:	40010800 	.word	0x40010800
 8001238:	200000a0 	.word	0x200000a0
 800123c:	200000b0 	.word	0x200000b0
 8001240:	2000008c 	.word	0x2000008c
 8001244:	40010c00 	.word	0x40010c00
 8001248:	20000098 	.word	0x20000098
 800124c:	66666667 	.word	0x66666667
 8001250:	200000b8 	.word	0x200000b8
 8001254:	20000090 	.word	0x20000090
 8001258:	20000044 	.word	0x20000044
 800125c:	20000048 	.word	0x20000048
 8001260:	20000094 	.word	0x20000094
				}
			}
 8001264:	bf00      	nop

			if (inc()==1)
 8001266:	f7fe ff83 	bl	8000170 <inc>
 800126a:	4603      	mov	r3, r0
 800126c:	2b01      	cmp	r3, #1
 800126e:	d10b      	bne.n	8001288 <fsm_automatic_run+0xc54>
			{
				counter++;
 8001270:	4b14      	ldr	r3, [pc, #80]	; (80012c4 <fsm_automatic_run+0xc90>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	3301      	adds	r3, #1
 8001276:	4a13      	ldr	r2, [pc, #76]	; (80012c4 <fsm_automatic_run+0xc90>)
 8001278:	6013      	str	r3, [r2, #0]
				if (counter>99) { counter=0;}
 800127a:	4b12      	ldr	r3, [pc, #72]	; (80012c4 <fsm_automatic_run+0xc90>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	2b63      	cmp	r3, #99	; 0x63
 8001280:	dd02      	ble.n	8001288 <fsm_automatic_run+0xc54>
 8001282:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <fsm_automatic_run+0xc90>)
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
			}

			if(set()==1)
 8001288:	f7fe ff84 	bl	8000194 <set>
 800128c:	4603      	mov	r3, r0
 800128e:	2b01      	cmp	r3, #1
 8001290:	d103      	bne.n	800129a <fsm_automatic_run+0xc66>
			{
				countergreen=counter;
 8001292:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <fsm_automatic_run+0xc90>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a0c      	ldr	r2, [pc, #48]	; (80012c8 <fsm_automatic_run+0xc94>)
 8001298:	6013      	str	r3, [r2, #0]
			}

			if(mode()==1)
 800129a:	f7fe ff57 	bl	800014c <mode>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d10c      	bne.n	80012be <fsm_automatic_run+0xc8a>
			{
				counter=0;
 80012a4:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <fsm_automatic_run+0xc90>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
				status=INIT;
 80012aa:	4b08      	ldr	r3, [pc, #32]	; (80012cc <fsm_automatic_run+0xc98>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	601a      	str	r2, [r3, #0]
				break;
 80012b0:	e006      	b.n	80012c0 <fsm_automatic_run+0xc8c>
			}
		break;

	default: break;
 80012b2:	bf00      	nop
 80012b4:	e004      	b.n	80012c0 <fsm_automatic_run+0xc8c>
		break;
 80012b6:	bf00      	nop
 80012b8:	e002      	b.n	80012c0 <fsm_automatic_run+0xc8c>
			break;
 80012ba:	bf00      	nop
 80012bc:	e000      	b.n	80012c0 <fsm_automatic_run+0xc8c>
		break;
 80012be:	bf00      	nop
	}
}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000098 	.word	0x20000098
 80012c8:	20000048 	.word	0x20000048
 80012cc:	20000094 	.word	0x20000094

080012d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012d4:	f000 fa72 	bl	80017bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012d8:	f000 f812 	bl	8001300 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012dc:	f000 f898 	bl	8001410 <MX_GPIO_Init>
  MX_TIM2_Init();
 80012e0:	f000 f84a 	bl	8001378 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80012e4:	4804      	ldr	r0, [pc, #16]	; (80012f8 <main+0x28>)
 80012e6:	f001 f9d3 	bl	8002690 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status=INIT;
 80012ea:	4b04      	ldr	r3, [pc, #16]	; (80012fc <main+0x2c>)
 80012ec:	2201      	movs	r2, #1
 80012ee:	601a      	str	r2, [r3, #0]
  while (1)
  {
	  fsm_automatic_run();
 80012f0:	f7ff f9a0 	bl	8000634 <fsm_automatic_run>
 80012f4:	e7fc      	b.n	80012f0 <main+0x20>
 80012f6:	bf00      	nop
 80012f8:	200000bc 	.word	0x200000bc
 80012fc:	20000094 	.word	0x20000094

08001300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b090      	sub	sp, #64	; 0x40
 8001304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001306:	f107 0318 	add.w	r3, r7, #24
 800130a:	2228      	movs	r2, #40	; 0x28
 800130c:	2100      	movs	r1, #0
 800130e:	4618      	mov	r0, r3
 8001310:	f001 fd76 	bl	8002e00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001314:	1d3b      	adds	r3, r7, #4
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]
 800131e:	60da      	str	r2, [r3, #12]
 8001320:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001322:	2302      	movs	r3, #2
 8001324:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001326:	2301      	movs	r3, #1
 8001328:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800132a:	2310      	movs	r3, #16
 800132c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800132e:	2300      	movs	r3, #0
 8001330:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001332:	f107 0318 	add.w	r3, r7, #24
 8001336:	4618      	mov	r0, r3
 8001338:	f000 fd72 	bl	8001e20 <HAL_RCC_OscConfig>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001342:	f000 f8e7 	bl	8001514 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001346:	230f      	movs	r3, #15
 8001348:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800134a:	2300      	movs	r3, #0
 800134c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800134e:	2300      	movs	r3, #0
 8001350:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001352:	2300      	movs	r3, #0
 8001354:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001356:	2300      	movs	r3, #0
 8001358:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800135a:	1d3b      	adds	r3, r7, #4
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f000 ffde 	bl	8002320 <HAL_RCC_ClockConfig>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800136a:	f000 f8d3 	bl	8001514 <Error_Handler>
  }
}
 800136e:	bf00      	nop
 8001370:	3740      	adds	r7, #64	; 0x40
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
	...

08001378 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b086      	sub	sp, #24
 800137c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800137e:	f107 0308 	add.w	r3, r7, #8
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	609a      	str	r2, [r3, #8]
 800138a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800138c:	463b      	mov	r3, r7
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001394:	4b1d      	ldr	r3, [pc, #116]	; (800140c <MX_TIM2_Init+0x94>)
 8001396:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800139a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800139c:	4b1b      	ldr	r3, [pc, #108]	; (800140c <MX_TIM2_Init+0x94>)
 800139e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80013a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013a4:	4b19      	ldr	r3, [pc, #100]	; (800140c <MX_TIM2_Init+0x94>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80013aa:	4b18      	ldr	r3, [pc, #96]	; (800140c <MX_TIM2_Init+0x94>)
 80013ac:	2209      	movs	r2, #9
 80013ae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013b0:	4b16      	ldr	r3, [pc, #88]	; (800140c <MX_TIM2_Init+0x94>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013b6:	4b15      	ldr	r3, [pc, #84]	; (800140c <MX_TIM2_Init+0x94>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013bc:	4813      	ldr	r0, [pc, #76]	; (800140c <MX_TIM2_Init+0x94>)
 80013be:	f001 f917 	bl	80025f0 <HAL_TIM_Base_Init>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80013c8:	f000 f8a4 	bl	8001514 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013d2:	f107 0308 	add.w	r3, r7, #8
 80013d6:	4619      	mov	r1, r3
 80013d8:	480c      	ldr	r0, [pc, #48]	; (800140c <MX_TIM2_Init+0x94>)
 80013da:	f001 faad 	bl	8002938 <HAL_TIM_ConfigClockSource>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013e4:	f000 f896 	bl	8001514 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013e8:	2300      	movs	r3, #0
 80013ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ec:	2300      	movs	r3, #0
 80013ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013f0:	463b      	mov	r3, r7
 80013f2:	4619      	mov	r1, r3
 80013f4:	4805      	ldr	r0, [pc, #20]	; (800140c <MX_TIM2_Init+0x94>)
 80013f6:	f001 fc75 	bl	8002ce4 <HAL_TIMEx_MasterConfigSynchronization>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001400:	f000 f888 	bl	8001514 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001404:	bf00      	nop
 8001406:	3718      	adds	r7, #24
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	200000bc 	.word	0x200000bc

08001410 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b088      	sub	sp, #32
 8001414:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001416:	f107 0310 	add.w	r3, r7, #16
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	605a      	str	r2, [r3, #4]
 8001420:	609a      	str	r2, [r3, #8]
 8001422:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001424:	4b2f      	ldr	r3, [pc, #188]	; (80014e4 <MX_GPIO_Init+0xd4>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	4a2e      	ldr	r2, [pc, #184]	; (80014e4 <MX_GPIO_Init+0xd4>)
 800142a:	f043 0310 	orr.w	r3, r3, #16
 800142e:	6193      	str	r3, [r2, #24]
 8001430:	4b2c      	ldr	r3, [pc, #176]	; (80014e4 <MX_GPIO_Init+0xd4>)
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	f003 0310 	and.w	r3, r3, #16
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800143c:	4b29      	ldr	r3, [pc, #164]	; (80014e4 <MX_GPIO_Init+0xd4>)
 800143e:	699b      	ldr	r3, [r3, #24]
 8001440:	4a28      	ldr	r2, [pc, #160]	; (80014e4 <MX_GPIO_Init+0xd4>)
 8001442:	f043 0304 	orr.w	r3, r3, #4
 8001446:	6193      	str	r3, [r2, #24]
 8001448:	4b26      	ldr	r3, [pc, #152]	; (80014e4 <MX_GPIO_Init+0xd4>)
 800144a:	699b      	ldr	r3, [r3, #24]
 800144c:	f003 0304 	and.w	r3, r3, #4
 8001450:	60bb      	str	r3, [r7, #8]
 8001452:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001454:	4b23      	ldr	r3, [pc, #140]	; (80014e4 <MX_GPIO_Init+0xd4>)
 8001456:	699b      	ldr	r3, [r3, #24]
 8001458:	4a22      	ldr	r2, [pc, #136]	; (80014e4 <MX_GPIO_Init+0xd4>)
 800145a:	f043 0308 	orr.w	r3, r3, #8
 800145e:	6193      	str	r3, [r2, #24]
 8001460:	4b20      	ldr	r3, [pc, #128]	; (80014e4 <MX_GPIO_Init+0xd4>)
 8001462:	699b      	ldr	r3, [r3, #24]
 8001464:	f003 0308 	and.w	r3, r3, #8
 8001468:	607b      	str	r3, [r7, #4]
 800146a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, red1_Pin|yellow1_Pin|green1_Pin|red2_Pin
 800146c:	2200      	movs	r2, #0
 800146e:	f64f 613f 	movw	r1, #65087	; 0xfe3f
 8001472:	481d      	ldr	r0, [pc, #116]	; (80014e8 <MX_GPIO_Init+0xd8>)
 8001474:	f000 fca3 	bl	8001dbe <HAL_GPIO_WritePin>
                          |yellow2_Pin|green2_Pin|a1_Pin|b1_Pin
                          |c1_Pin|d1_Pin|e1_Pin|f1_Pin
                          |g1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, en0_Pin|en1_Pin|en2_Pin|b2_Pin
 8001478:	2200      	movs	r2, #0
 800147a:	f64f 610f 	movw	r1, #65039	; 0xfe0f
 800147e:	481b      	ldr	r0, [pc, #108]	; (80014ec <MX_GPIO_Init+0xdc>)
 8001480:	f000 fc9d 	bl	8001dbe <HAL_GPIO_WritePin>
                          |c2_Pin|d2_Pin|e2_Pin|f2_Pin
                          |g2_Pin|en3_Pin|a2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : buttonreset_Pin buttoninc_Pin buttondec_Pin */
  GPIO_InitStruct.Pin = buttonreset_Pin|buttoninc_Pin|buttondec_Pin;
 8001484:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001488:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800148a:	2300      	movs	r3, #0
 800148c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800148e:	2301      	movs	r3, #1
 8001490:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001492:	f107 0310 	add.w	r3, r7, #16
 8001496:	4619      	mov	r1, r3
 8001498:	4815      	ldr	r0, [pc, #84]	; (80014f0 <MX_GPIO_Init+0xe0>)
 800149a:	f000 faff 	bl	8001a9c <HAL_GPIO_Init>

  /*Configure GPIO pins : red1_Pin yellow1_Pin green1_Pin red2_Pin
                           yellow2_Pin green2_Pin a1_Pin b1_Pin
                           c1_Pin d1_Pin e1_Pin f1_Pin
                           g1_Pin */
  GPIO_InitStruct.Pin = red1_Pin|yellow1_Pin|green1_Pin|red2_Pin
 800149e:	f64f 633f 	movw	r3, #65087	; 0xfe3f
 80014a2:	613b      	str	r3, [r7, #16]
                          |yellow2_Pin|green2_Pin|a1_Pin|b1_Pin
                          |c1_Pin|d1_Pin|e1_Pin|f1_Pin
                          |g1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a4:	2301      	movs	r3, #1
 80014a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a8:	2300      	movs	r3, #0
 80014aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ac:	2302      	movs	r3, #2
 80014ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b0:	f107 0310 	add.w	r3, r7, #16
 80014b4:	4619      	mov	r1, r3
 80014b6:	480c      	ldr	r0, [pc, #48]	; (80014e8 <MX_GPIO_Init+0xd8>)
 80014b8:	f000 faf0 	bl	8001a9c <HAL_GPIO_Init>

  /*Configure GPIO pins : en0_Pin en1_Pin en2_Pin b2_Pin
                           c2_Pin d2_Pin e2_Pin f2_Pin
                           g2_Pin en3_Pin a2_Pin */
  GPIO_InitStruct.Pin = en0_Pin|en1_Pin|en2_Pin|b2_Pin
 80014bc:	f64f 630f 	movw	r3, #65039	; 0xfe0f
 80014c0:	613b      	str	r3, [r7, #16]
                          |c2_Pin|d2_Pin|e2_Pin|f2_Pin
                          |g2_Pin|en3_Pin|a2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c2:	2301      	movs	r3, #1
 80014c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ca:	2302      	movs	r3, #2
 80014cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ce:	f107 0310 	add.w	r3, r7, #16
 80014d2:	4619      	mov	r1, r3
 80014d4:	4805      	ldr	r0, [pc, #20]	; (80014ec <MX_GPIO_Init+0xdc>)
 80014d6:	f000 fae1 	bl	8001a9c <HAL_GPIO_Init>

}
 80014da:	bf00      	nop
 80014dc:	3720      	adds	r7, #32
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40021000 	.word	0x40021000
 80014e8:	40010800 	.word	0x40010800
 80014ec:	40010c00 	.word	0x40010c00
 80014f0:	40011000 	.word	0x40011000

080014f4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
	timerrun();
 80014fc:	f000 f8ee 	bl	80016dc <timerrun>
	getresetinput();
 8001500:	f7fe fe5a 	bl	80001b8 <getresetinput>
	getincinput();
 8001504:	f7fe feaa 	bl	800025c <getincinput>
	getdecinput();
 8001508:	f7fe fefa 	bl	8000300 <getdecinput>

}
 800150c:	bf00      	nop
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}

08001514 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001518:	b672      	cpsid	i
}
 800151a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800151c:	e7fe      	b.n	800151c <Error_Handler+0x8>
	...

08001520 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001526:	4b15      	ldr	r3, [pc, #84]	; (800157c <HAL_MspInit+0x5c>)
 8001528:	699b      	ldr	r3, [r3, #24]
 800152a:	4a14      	ldr	r2, [pc, #80]	; (800157c <HAL_MspInit+0x5c>)
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	6193      	str	r3, [r2, #24]
 8001532:	4b12      	ldr	r3, [pc, #72]	; (800157c <HAL_MspInit+0x5c>)
 8001534:	699b      	ldr	r3, [r3, #24]
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	60bb      	str	r3, [r7, #8]
 800153c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800153e:	4b0f      	ldr	r3, [pc, #60]	; (800157c <HAL_MspInit+0x5c>)
 8001540:	69db      	ldr	r3, [r3, #28]
 8001542:	4a0e      	ldr	r2, [pc, #56]	; (800157c <HAL_MspInit+0x5c>)
 8001544:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001548:	61d3      	str	r3, [r2, #28]
 800154a:	4b0c      	ldr	r3, [pc, #48]	; (800157c <HAL_MspInit+0x5c>)
 800154c:	69db      	ldr	r3, [r3, #28]
 800154e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001552:	607b      	str	r3, [r7, #4]
 8001554:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001556:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <HAL_MspInit+0x60>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	4a04      	ldr	r2, [pc, #16]	; (8001580 <HAL_MspInit+0x60>)
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001572:	bf00      	nop
 8001574:	3714      	adds	r7, #20
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr
 800157c:	40021000 	.word	0x40021000
 8001580:	40010000 	.word	0x40010000

08001584 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001594:	d113      	bne.n	80015be <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001596:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <HAL_TIM_Base_MspInit+0x44>)
 8001598:	69db      	ldr	r3, [r3, #28]
 800159a:	4a0b      	ldr	r2, [pc, #44]	; (80015c8 <HAL_TIM_Base_MspInit+0x44>)
 800159c:	f043 0301 	orr.w	r3, r3, #1
 80015a0:	61d3      	str	r3, [r2, #28]
 80015a2:	4b09      	ldr	r3, [pc, #36]	; (80015c8 <HAL_TIM_Base_MspInit+0x44>)
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015ae:	2200      	movs	r2, #0
 80015b0:	2100      	movs	r1, #0
 80015b2:	201c      	movs	r0, #28
 80015b4:	f000 fa3b 	bl	8001a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015b8:	201c      	movs	r0, #28
 80015ba:	f000 fa54 	bl	8001a66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80015be:	bf00      	nop
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40021000 	.word	0x40021000

080015cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015d0:	e7fe      	b.n	80015d0 <NMI_Handler+0x4>

080015d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015d2:	b480      	push	{r7}
 80015d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015d6:	e7fe      	b.n	80015d6 <HardFault_Handler+0x4>

080015d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015dc:	e7fe      	b.n	80015dc <MemManage_Handler+0x4>

080015de <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015de:	b480      	push	{r7}
 80015e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015e2:	e7fe      	b.n	80015e2 <BusFault_Handler+0x4>

080015e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015e8:	e7fe      	b.n	80015e8 <UsageFault_Handler+0x4>

080015ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015ea:	b480      	push	{r7}
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015ee:	bf00      	nop
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bc80      	pop	{r7}
 80015f4:	4770      	bx	lr

080015f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015f6:	b480      	push	{r7}
 80015f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015fa:	bf00      	nop
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bc80      	pop	{r7}
 8001600:	4770      	bx	lr

08001602 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001606:	bf00      	nop
 8001608:	46bd      	mov	sp, r7
 800160a:	bc80      	pop	{r7}
 800160c:	4770      	bx	lr

0800160e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800160e:	b580      	push	{r7, lr}
 8001610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001612:	f000 f919 	bl	8001848 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001616:	bf00      	nop
 8001618:	bd80      	pop	{r7, pc}
	...

0800161c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001620:	4802      	ldr	r0, [pc, #8]	; (800162c <TIM2_IRQHandler+0x10>)
 8001622:	f001 f881 	bl	8002728 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	200000bc 	.word	0x200000bc

08001630 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001634:	bf00      	nop
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr

0800163c <settimer1>:
int timer3_flag=0;
int timer4_count=0;
int timer4_flag=0;

void settimer1(int n)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
	timer1_count=n;
 8001644:	4a05      	ldr	r2, [pc, #20]	; (800165c <settimer1+0x20>)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6013      	str	r3, [r2, #0]
	timer1_flag=0;
 800164a:	4b05      	ldr	r3, [pc, #20]	; (8001660 <settimer1+0x24>)
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	bc80      	pop	{r7}
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	2000009c 	.word	0x2000009c
 8001660:	200000a0 	.word	0x200000a0

08001664 <settimer2>:

void settimer2(int n)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
	timer2_count=n;
 800166c:	4a05      	ldr	r2, [pc, #20]	; (8001684 <settimer2+0x20>)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6013      	str	r3, [r2, #0]
	timer2_flag=0;
 8001672:	4b05      	ldr	r3, [pc, #20]	; (8001688 <settimer2+0x24>)
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]
}
 8001678:	bf00      	nop
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	bc80      	pop	{r7}
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	200000a4 	.word	0x200000a4
 8001688:	200000a8 	.word	0x200000a8

0800168c <settimer3>:

void settimer3(int n)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
	timer3_count=n;
 8001694:	4a05      	ldr	r2, [pc, #20]	; (80016ac <settimer3+0x20>)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6013      	str	r3, [r2, #0]
	timer3_flag=0;
 800169a:	4b05      	ldr	r3, [pc, #20]	; (80016b0 <settimer3+0x24>)
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bc80      	pop	{r7}
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	200000ac 	.word	0x200000ac
 80016b0:	200000b0 	.word	0x200000b0

080016b4 <settimer4>:

void settimer4(int n)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
	timer4_count=n;
 80016bc:	4a05      	ldr	r2, [pc, #20]	; (80016d4 <settimer4+0x20>)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6013      	str	r3, [r2, #0]
	timer4_flag=0;
 80016c2:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <settimer4+0x24>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]
}
 80016c8:	bf00      	nop
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc80      	pop	{r7}
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	200000b4 	.word	0x200000b4
 80016d8:	200000b8 	.word	0x200000b8

080016dc <timerrun>:


void timerrun()
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
	if(timer1_count>0) {timer1_count--;}
 80016e0:	4b1b      	ldr	r3, [pc, #108]	; (8001750 <timerrun+0x74>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	dd05      	ble.n	80016f4 <timerrun+0x18>
 80016e8:	4b19      	ldr	r3, [pc, #100]	; (8001750 <timerrun+0x74>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	3b01      	subs	r3, #1
 80016ee:	4a18      	ldr	r2, [pc, #96]	; (8001750 <timerrun+0x74>)
 80016f0:	6013      	str	r3, [r2, #0]
 80016f2:	e002      	b.n	80016fa <timerrun+0x1e>
	else {timer1_flag=1;}
 80016f4:	4b17      	ldr	r3, [pc, #92]	; (8001754 <timerrun+0x78>)
 80016f6:	2201      	movs	r2, #1
 80016f8:	601a      	str	r2, [r3, #0]

	if(timer2_count>0) {timer2_count--;}
 80016fa:	4b17      	ldr	r3, [pc, #92]	; (8001758 <timerrun+0x7c>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	dd05      	ble.n	800170e <timerrun+0x32>
 8001702:	4b15      	ldr	r3, [pc, #84]	; (8001758 <timerrun+0x7c>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	3b01      	subs	r3, #1
 8001708:	4a13      	ldr	r2, [pc, #76]	; (8001758 <timerrun+0x7c>)
 800170a:	6013      	str	r3, [r2, #0]
 800170c:	e002      	b.n	8001714 <timerrun+0x38>
	else {timer2_flag=1;}
 800170e:	4b13      	ldr	r3, [pc, #76]	; (800175c <timerrun+0x80>)
 8001710:	2201      	movs	r2, #1
 8001712:	601a      	str	r2, [r3, #0]

	if(timer3_count>0) {timer3_count--;}
 8001714:	4b12      	ldr	r3, [pc, #72]	; (8001760 <timerrun+0x84>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	dd05      	ble.n	8001728 <timerrun+0x4c>
 800171c:	4b10      	ldr	r3, [pc, #64]	; (8001760 <timerrun+0x84>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	3b01      	subs	r3, #1
 8001722:	4a0f      	ldr	r2, [pc, #60]	; (8001760 <timerrun+0x84>)
 8001724:	6013      	str	r3, [r2, #0]
 8001726:	e002      	b.n	800172e <timerrun+0x52>
	else {timer3_flag=1;}
 8001728:	4b0e      	ldr	r3, [pc, #56]	; (8001764 <timerrun+0x88>)
 800172a:	2201      	movs	r2, #1
 800172c:	601a      	str	r2, [r3, #0]

	if(timer4_count>0) {timer4_count--;}
 800172e:	4b0e      	ldr	r3, [pc, #56]	; (8001768 <timerrun+0x8c>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2b00      	cmp	r3, #0
 8001734:	dd05      	ble.n	8001742 <timerrun+0x66>
 8001736:	4b0c      	ldr	r3, [pc, #48]	; (8001768 <timerrun+0x8c>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	3b01      	subs	r3, #1
 800173c:	4a0a      	ldr	r2, [pc, #40]	; (8001768 <timerrun+0x8c>)
 800173e:	6013      	str	r3, [r2, #0]
	else {timer4_flag=1;}

}
 8001740:	e002      	b.n	8001748 <timerrun+0x6c>
	else {timer4_flag=1;}
 8001742:	4b0a      	ldr	r3, [pc, #40]	; (800176c <timerrun+0x90>)
 8001744:	2201      	movs	r2, #1
 8001746:	601a      	str	r2, [r3, #0]
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	2000009c 	.word	0x2000009c
 8001754:	200000a0 	.word	0x200000a0
 8001758:	200000a4 	.word	0x200000a4
 800175c:	200000a8 	.word	0x200000a8
 8001760:	200000ac 	.word	0x200000ac
 8001764:	200000b0 	.word	0x200000b0
 8001768:	200000b4 	.word	0x200000b4
 800176c:	200000b8 	.word	0x200000b8

08001770 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001770:	480c      	ldr	r0, [pc, #48]	; (80017a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001772:	490d      	ldr	r1, [pc, #52]	; (80017a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001774:	4a0d      	ldr	r2, [pc, #52]	; (80017ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001776:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001778:	e002      	b.n	8001780 <LoopCopyDataInit>

0800177a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800177a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800177c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800177e:	3304      	adds	r3, #4

08001780 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001780:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001782:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001784:	d3f9      	bcc.n	800177a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001786:	4a0a      	ldr	r2, [pc, #40]	; (80017b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001788:	4c0a      	ldr	r4, [pc, #40]	; (80017b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800178a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800178c:	e001      	b.n	8001792 <LoopFillZerobss>

0800178e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800178e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001790:	3204      	adds	r2, #4

08001792 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001792:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001794:	d3fb      	bcc.n	800178e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001796:	f7ff ff4b 	bl	8001630 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800179a:	f001 fb0d 	bl	8002db8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800179e:	f7ff fd97 	bl	80012d0 <main>
  bx lr
 80017a2:	4770      	bx	lr
  ldr r0, =_sdata
 80017a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017a8:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 80017ac:	08002e50 	.word	0x08002e50
  ldr r2, =_sbss
 80017b0:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 80017b4:	20000108 	.word	0x20000108

080017b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017b8:	e7fe      	b.n	80017b8 <ADC1_2_IRQHandler>
	...

080017bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017c0:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <HAL_Init+0x28>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a07      	ldr	r2, [pc, #28]	; (80017e4 <HAL_Init+0x28>)
 80017c6:	f043 0310 	orr.w	r3, r3, #16
 80017ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017cc:	2003      	movs	r0, #3
 80017ce:	f000 f923 	bl	8001a18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017d2:	200f      	movs	r0, #15
 80017d4:	f000 f808 	bl	80017e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017d8:	f7ff fea2 	bl	8001520 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40022000 	.word	0x40022000

080017e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017f0:	4b12      	ldr	r3, [pc, #72]	; (800183c <HAL_InitTick+0x54>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	4b12      	ldr	r3, [pc, #72]	; (8001840 <HAL_InitTick+0x58>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	4619      	mov	r1, r3
 80017fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001802:	fbb2 f3f3 	udiv	r3, r2, r3
 8001806:	4618      	mov	r0, r3
 8001808:	f000 f93b 	bl	8001a82 <HAL_SYSTICK_Config>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e00e      	b.n	8001834 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2b0f      	cmp	r3, #15
 800181a:	d80a      	bhi.n	8001832 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800181c:	2200      	movs	r2, #0
 800181e:	6879      	ldr	r1, [r7, #4]
 8001820:	f04f 30ff 	mov.w	r0, #4294967295
 8001824:	f000 f903 	bl	8001a2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001828:	4a06      	ldr	r2, [pc, #24]	; (8001844 <HAL_InitTick+0x5c>)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800182e:	2300      	movs	r3, #0
 8001830:	e000      	b.n	8001834 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
}
 8001834:	4618      	mov	r0, r3
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	2000004c 	.word	0x2000004c
 8001840:	20000054 	.word	0x20000054
 8001844:	20000050 	.word	0x20000050

08001848 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800184c:	4b05      	ldr	r3, [pc, #20]	; (8001864 <HAL_IncTick+0x1c>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	461a      	mov	r2, r3
 8001852:	4b05      	ldr	r3, [pc, #20]	; (8001868 <HAL_IncTick+0x20>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4413      	add	r3, r2
 8001858:	4a03      	ldr	r2, [pc, #12]	; (8001868 <HAL_IncTick+0x20>)
 800185a:	6013      	str	r3, [r2, #0]
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	bc80      	pop	{r7}
 8001862:	4770      	bx	lr
 8001864:	20000054 	.word	0x20000054
 8001868:	20000104 	.word	0x20000104

0800186c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  return uwTick;
 8001870:	4b02      	ldr	r3, [pc, #8]	; (800187c <HAL_GetTick+0x10>)
 8001872:	681b      	ldr	r3, [r3, #0]
}
 8001874:	4618      	mov	r0, r3
 8001876:	46bd      	mov	sp, r7
 8001878:	bc80      	pop	{r7}
 800187a:	4770      	bx	lr
 800187c:	20000104 	.word	0x20000104

08001880 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001890:	4b0c      	ldr	r3, [pc, #48]	; (80018c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001896:	68ba      	ldr	r2, [r7, #8]
 8001898:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800189c:	4013      	ands	r3, r2
 800189e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018b2:	4a04      	ldr	r2, [pc, #16]	; (80018c4 <__NVIC_SetPriorityGrouping+0x44>)
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	60d3      	str	r3, [r2, #12]
}
 80018b8:	bf00      	nop
 80018ba:	3714      	adds	r7, #20
 80018bc:	46bd      	mov	sp, r7
 80018be:	bc80      	pop	{r7}
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018cc:	4b04      	ldr	r3, [pc, #16]	; (80018e0 <__NVIC_GetPriorityGrouping+0x18>)
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	0a1b      	lsrs	r3, r3, #8
 80018d2:	f003 0307 	and.w	r3, r3, #7
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc80      	pop	{r7}
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	e000ed00 	.word	0xe000ed00

080018e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	db0b      	blt.n	800190e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	f003 021f 	and.w	r2, r3, #31
 80018fc:	4906      	ldr	r1, [pc, #24]	; (8001918 <__NVIC_EnableIRQ+0x34>)
 80018fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001902:	095b      	lsrs	r3, r3, #5
 8001904:	2001      	movs	r0, #1
 8001906:	fa00 f202 	lsl.w	r2, r0, r2
 800190a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800190e:	bf00      	nop
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr
 8001918:	e000e100 	.word	0xe000e100

0800191c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	6039      	str	r1, [r7, #0]
 8001926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192c:	2b00      	cmp	r3, #0
 800192e:	db0a      	blt.n	8001946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	b2da      	uxtb	r2, r3
 8001934:	490c      	ldr	r1, [pc, #48]	; (8001968 <__NVIC_SetPriority+0x4c>)
 8001936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193a:	0112      	lsls	r2, r2, #4
 800193c:	b2d2      	uxtb	r2, r2
 800193e:	440b      	add	r3, r1
 8001940:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001944:	e00a      	b.n	800195c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	b2da      	uxtb	r2, r3
 800194a:	4908      	ldr	r1, [pc, #32]	; (800196c <__NVIC_SetPriority+0x50>)
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	f003 030f 	and.w	r3, r3, #15
 8001952:	3b04      	subs	r3, #4
 8001954:	0112      	lsls	r2, r2, #4
 8001956:	b2d2      	uxtb	r2, r2
 8001958:	440b      	add	r3, r1
 800195a:	761a      	strb	r2, [r3, #24]
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	e000e100 	.word	0xe000e100
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001970:	b480      	push	{r7}
 8001972:	b089      	sub	sp, #36	; 0x24
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f003 0307 	and.w	r3, r3, #7
 8001982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	f1c3 0307 	rsb	r3, r3, #7
 800198a:	2b04      	cmp	r3, #4
 800198c:	bf28      	it	cs
 800198e:	2304      	movcs	r3, #4
 8001990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	3304      	adds	r3, #4
 8001996:	2b06      	cmp	r3, #6
 8001998:	d902      	bls.n	80019a0 <NVIC_EncodePriority+0x30>
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	3b03      	subs	r3, #3
 800199e:	e000      	b.n	80019a2 <NVIC_EncodePriority+0x32>
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a4:	f04f 32ff 	mov.w	r2, #4294967295
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43da      	mvns	r2, r3
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	401a      	ands	r2, r3
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b8:	f04f 31ff 	mov.w	r1, #4294967295
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	fa01 f303 	lsl.w	r3, r1, r3
 80019c2:	43d9      	mvns	r1, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c8:	4313      	orrs	r3, r2
         );
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3724      	adds	r7, #36	; 0x24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc80      	pop	{r7}
 80019d2:	4770      	bx	lr

080019d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	3b01      	subs	r3, #1
 80019e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019e4:	d301      	bcc.n	80019ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019e6:	2301      	movs	r3, #1
 80019e8:	e00f      	b.n	8001a0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ea:	4a0a      	ldr	r2, [pc, #40]	; (8001a14 <SysTick_Config+0x40>)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019f2:	210f      	movs	r1, #15
 80019f4:	f04f 30ff 	mov.w	r0, #4294967295
 80019f8:	f7ff ff90 	bl	800191c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019fc:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <SysTick_Config+0x40>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a02:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <SysTick_Config+0x40>)
 8001a04:	2207      	movs	r2, #7
 8001a06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	e000e010 	.word	0xe000e010

08001a18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f7ff ff2d 	bl	8001880 <__NVIC_SetPriorityGrouping>
}
 8001a26:	bf00      	nop
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b086      	sub	sp, #24
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	4603      	mov	r3, r0
 8001a36:	60b9      	str	r1, [r7, #8]
 8001a38:	607a      	str	r2, [r7, #4]
 8001a3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a40:	f7ff ff42 	bl	80018c8 <__NVIC_GetPriorityGrouping>
 8001a44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	68b9      	ldr	r1, [r7, #8]
 8001a4a:	6978      	ldr	r0, [r7, #20]
 8001a4c:	f7ff ff90 	bl	8001970 <NVIC_EncodePriority>
 8001a50:	4602      	mov	r2, r0
 8001a52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a56:	4611      	mov	r1, r2
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff ff5f 	bl	800191c <__NVIC_SetPriority>
}
 8001a5e:	bf00      	nop
 8001a60:	3718      	adds	r7, #24
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b082      	sub	sp, #8
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff ff35 	bl	80018e4 <__NVIC_EnableIRQ>
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f7ff ffa2 	bl	80019d4 <SysTick_Config>
 8001a90:	4603      	mov	r3, r0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
	...

08001a9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b08b      	sub	sp, #44	; 0x2c
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aae:	e148      	b.n	8001d42 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	69fa      	ldr	r2, [r7, #28]
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	f040 8137 	bne.w	8001d3c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	4aa3      	ldr	r2, [pc, #652]	; (8001d60 <HAL_GPIO_Init+0x2c4>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d05e      	beq.n	8001b96 <HAL_GPIO_Init+0xfa>
 8001ad8:	4aa1      	ldr	r2, [pc, #644]	; (8001d60 <HAL_GPIO_Init+0x2c4>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d875      	bhi.n	8001bca <HAL_GPIO_Init+0x12e>
 8001ade:	4aa1      	ldr	r2, [pc, #644]	; (8001d64 <HAL_GPIO_Init+0x2c8>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d058      	beq.n	8001b96 <HAL_GPIO_Init+0xfa>
 8001ae4:	4a9f      	ldr	r2, [pc, #636]	; (8001d64 <HAL_GPIO_Init+0x2c8>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d86f      	bhi.n	8001bca <HAL_GPIO_Init+0x12e>
 8001aea:	4a9f      	ldr	r2, [pc, #636]	; (8001d68 <HAL_GPIO_Init+0x2cc>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d052      	beq.n	8001b96 <HAL_GPIO_Init+0xfa>
 8001af0:	4a9d      	ldr	r2, [pc, #628]	; (8001d68 <HAL_GPIO_Init+0x2cc>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d869      	bhi.n	8001bca <HAL_GPIO_Init+0x12e>
 8001af6:	4a9d      	ldr	r2, [pc, #628]	; (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d04c      	beq.n	8001b96 <HAL_GPIO_Init+0xfa>
 8001afc:	4a9b      	ldr	r2, [pc, #620]	; (8001d6c <HAL_GPIO_Init+0x2d0>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d863      	bhi.n	8001bca <HAL_GPIO_Init+0x12e>
 8001b02:	4a9b      	ldr	r2, [pc, #620]	; (8001d70 <HAL_GPIO_Init+0x2d4>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d046      	beq.n	8001b96 <HAL_GPIO_Init+0xfa>
 8001b08:	4a99      	ldr	r2, [pc, #612]	; (8001d70 <HAL_GPIO_Init+0x2d4>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d85d      	bhi.n	8001bca <HAL_GPIO_Init+0x12e>
 8001b0e:	2b12      	cmp	r3, #18
 8001b10:	d82a      	bhi.n	8001b68 <HAL_GPIO_Init+0xcc>
 8001b12:	2b12      	cmp	r3, #18
 8001b14:	d859      	bhi.n	8001bca <HAL_GPIO_Init+0x12e>
 8001b16:	a201      	add	r2, pc, #4	; (adr r2, 8001b1c <HAL_GPIO_Init+0x80>)
 8001b18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b1c:	08001b97 	.word	0x08001b97
 8001b20:	08001b71 	.word	0x08001b71
 8001b24:	08001b83 	.word	0x08001b83
 8001b28:	08001bc5 	.word	0x08001bc5
 8001b2c:	08001bcb 	.word	0x08001bcb
 8001b30:	08001bcb 	.word	0x08001bcb
 8001b34:	08001bcb 	.word	0x08001bcb
 8001b38:	08001bcb 	.word	0x08001bcb
 8001b3c:	08001bcb 	.word	0x08001bcb
 8001b40:	08001bcb 	.word	0x08001bcb
 8001b44:	08001bcb 	.word	0x08001bcb
 8001b48:	08001bcb 	.word	0x08001bcb
 8001b4c:	08001bcb 	.word	0x08001bcb
 8001b50:	08001bcb 	.word	0x08001bcb
 8001b54:	08001bcb 	.word	0x08001bcb
 8001b58:	08001bcb 	.word	0x08001bcb
 8001b5c:	08001bcb 	.word	0x08001bcb
 8001b60:	08001b79 	.word	0x08001b79
 8001b64:	08001b8d 	.word	0x08001b8d
 8001b68:	4a82      	ldr	r2, [pc, #520]	; (8001d74 <HAL_GPIO_Init+0x2d8>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d013      	beq.n	8001b96 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b6e:	e02c      	b.n	8001bca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	623b      	str	r3, [r7, #32]
          break;
 8001b76:	e029      	b.n	8001bcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	3304      	adds	r3, #4
 8001b7e:	623b      	str	r3, [r7, #32]
          break;
 8001b80:	e024      	b.n	8001bcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	3308      	adds	r3, #8
 8001b88:	623b      	str	r3, [r7, #32]
          break;
 8001b8a:	e01f      	b.n	8001bcc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	330c      	adds	r3, #12
 8001b92:	623b      	str	r3, [r7, #32]
          break;
 8001b94:	e01a      	b.n	8001bcc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d102      	bne.n	8001ba4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001b9e:	2304      	movs	r3, #4
 8001ba0:	623b      	str	r3, [r7, #32]
          break;
 8001ba2:	e013      	b.n	8001bcc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d105      	bne.n	8001bb8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bac:	2308      	movs	r3, #8
 8001bae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	69fa      	ldr	r2, [r7, #28]
 8001bb4:	611a      	str	r2, [r3, #16]
          break;
 8001bb6:	e009      	b.n	8001bcc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bb8:	2308      	movs	r3, #8
 8001bba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	69fa      	ldr	r2, [r7, #28]
 8001bc0:	615a      	str	r2, [r3, #20]
          break;
 8001bc2:	e003      	b.n	8001bcc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	623b      	str	r3, [r7, #32]
          break;
 8001bc8:	e000      	b.n	8001bcc <HAL_GPIO_Init+0x130>
          break;
 8001bca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	2bff      	cmp	r3, #255	; 0xff
 8001bd0:	d801      	bhi.n	8001bd6 <HAL_GPIO_Init+0x13a>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	e001      	b.n	8001bda <HAL_GPIO_Init+0x13e>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	3304      	adds	r3, #4
 8001bda:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	2bff      	cmp	r3, #255	; 0xff
 8001be0:	d802      	bhi.n	8001be8 <HAL_GPIO_Init+0x14c>
 8001be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	e002      	b.n	8001bee <HAL_GPIO_Init+0x152>
 8001be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bea:	3b08      	subs	r3, #8
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	210f      	movs	r1, #15
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfc:	43db      	mvns	r3, r3
 8001bfe:	401a      	ands	r2, r3
 8001c00:	6a39      	ldr	r1, [r7, #32]
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	fa01 f303 	lsl.w	r3, r1, r3
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	f000 8090 	beq.w	8001d3c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c1c:	4b56      	ldr	r3, [pc, #344]	; (8001d78 <HAL_GPIO_Init+0x2dc>)
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	4a55      	ldr	r2, [pc, #340]	; (8001d78 <HAL_GPIO_Init+0x2dc>)
 8001c22:	f043 0301 	orr.w	r3, r3, #1
 8001c26:	6193      	str	r3, [r2, #24]
 8001c28:	4b53      	ldr	r3, [pc, #332]	; (8001d78 <HAL_GPIO_Init+0x2dc>)
 8001c2a:	699b      	ldr	r3, [r3, #24]
 8001c2c:	f003 0301 	and.w	r3, r3, #1
 8001c30:	60bb      	str	r3, [r7, #8]
 8001c32:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c34:	4a51      	ldr	r2, [pc, #324]	; (8001d7c <HAL_GPIO_Init+0x2e0>)
 8001c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c38:	089b      	lsrs	r3, r3, #2
 8001c3a:	3302      	adds	r3, #2
 8001c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c40:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c44:	f003 0303 	and.w	r3, r3, #3
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	220f      	movs	r2, #15
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	43db      	mvns	r3, r3
 8001c52:	68fa      	ldr	r2, [r7, #12]
 8001c54:	4013      	ands	r3, r2
 8001c56:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4a49      	ldr	r2, [pc, #292]	; (8001d80 <HAL_GPIO_Init+0x2e4>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d00d      	beq.n	8001c7c <HAL_GPIO_Init+0x1e0>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4a48      	ldr	r2, [pc, #288]	; (8001d84 <HAL_GPIO_Init+0x2e8>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d007      	beq.n	8001c78 <HAL_GPIO_Init+0x1dc>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	4a47      	ldr	r2, [pc, #284]	; (8001d88 <HAL_GPIO_Init+0x2ec>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d101      	bne.n	8001c74 <HAL_GPIO_Init+0x1d8>
 8001c70:	2302      	movs	r3, #2
 8001c72:	e004      	b.n	8001c7e <HAL_GPIO_Init+0x1e2>
 8001c74:	2303      	movs	r3, #3
 8001c76:	e002      	b.n	8001c7e <HAL_GPIO_Init+0x1e2>
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e000      	b.n	8001c7e <HAL_GPIO_Init+0x1e2>
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c80:	f002 0203 	and.w	r2, r2, #3
 8001c84:	0092      	lsls	r2, r2, #2
 8001c86:	4093      	lsls	r3, r2
 8001c88:	68fa      	ldr	r2, [r7, #12]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c8e:	493b      	ldr	r1, [pc, #236]	; (8001d7c <HAL_GPIO_Init+0x2e0>)
 8001c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c92:	089b      	lsrs	r3, r3, #2
 8001c94:	3302      	adds	r3, #2
 8001c96:	68fa      	ldr	r2, [r7, #12]
 8001c98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d006      	beq.n	8001cb6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ca8:	4b38      	ldr	r3, [pc, #224]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4937      	ldr	r1, [pc, #220]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	600b      	str	r3, [r1, #0]
 8001cb4:	e006      	b.n	8001cc4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cb6:	4b35      	ldr	r3, [pc, #212]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	4933      	ldr	r1, [pc, #204]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d006      	beq.n	8001cde <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001cd0:	4b2e      	ldr	r3, [pc, #184]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	492d      	ldr	r1, [pc, #180]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	604b      	str	r3, [r1, #4]
 8001cdc:	e006      	b.n	8001cec <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001cde:	4b2b      	ldr	r3, [pc, #172]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001ce0:	685a      	ldr	r2, [r3, #4]
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	4929      	ldr	r1, [pc, #164]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001ce8:	4013      	ands	r3, r2
 8001cea:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d006      	beq.n	8001d06 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cf8:	4b24      	ldr	r3, [pc, #144]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001cfa:	689a      	ldr	r2, [r3, #8]
 8001cfc:	4923      	ldr	r1, [pc, #140]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	608b      	str	r3, [r1, #8]
 8001d04:	e006      	b.n	8001d14 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d06:	4b21      	ldr	r3, [pc, #132]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001d08:	689a      	ldr	r2, [r3, #8]
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	491f      	ldr	r1, [pc, #124]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001d10:	4013      	ands	r3, r2
 8001d12:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d006      	beq.n	8001d2e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d20:	4b1a      	ldr	r3, [pc, #104]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001d22:	68da      	ldr	r2, [r3, #12]
 8001d24:	4919      	ldr	r1, [pc, #100]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	60cb      	str	r3, [r1, #12]
 8001d2c:	e006      	b.n	8001d3c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d2e:	4b17      	ldr	r3, [pc, #92]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001d30:	68da      	ldr	r2, [r3, #12]
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	43db      	mvns	r3, r3
 8001d36:	4915      	ldr	r1, [pc, #84]	; (8001d8c <HAL_GPIO_Init+0x2f0>)
 8001d38:	4013      	ands	r3, r2
 8001d3a:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3e:	3301      	adds	r3, #1
 8001d40:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d48:	fa22 f303 	lsr.w	r3, r2, r3
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	f47f aeaf 	bne.w	8001ab0 <HAL_GPIO_Init+0x14>
  }
}
 8001d52:	bf00      	nop
 8001d54:	bf00      	nop
 8001d56:	372c      	adds	r7, #44	; 0x2c
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bc80      	pop	{r7}
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	10320000 	.word	0x10320000
 8001d64:	10310000 	.word	0x10310000
 8001d68:	10220000 	.word	0x10220000
 8001d6c:	10210000 	.word	0x10210000
 8001d70:	10120000 	.word	0x10120000
 8001d74:	10110000 	.word	0x10110000
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	40010000 	.word	0x40010000
 8001d80:	40010800 	.word	0x40010800
 8001d84:	40010c00 	.word	0x40010c00
 8001d88:	40011000 	.word	0x40011000
 8001d8c:	40010400 	.word	0x40010400

08001d90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	460b      	mov	r3, r1
 8001d9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689a      	ldr	r2, [r3, #8]
 8001da0:	887b      	ldrh	r3, [r7, #2]
 8001da2:	4013      	ands	r3, r2
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d002      	beq.n	8001dae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001da8:	2301      	movs	r3, #1
 8001daa:	73fb      	strb	r3, [r7, #15]
 8001dac:	e001      	b.n	8001db2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dae:	2300      	movs	r3, #0
 8001db0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3714      	adds	r7, #20
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bc80      	pop	{r7}
 8001dbc:	4770      	bx	lr

08001dbe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	b083      	sub	sp, #12
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	807b      	strh	r3, [r7, #2]
 8001dca:	4613      	mov	r3, r2
 8001dcc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dce:	787b      	ldrb	r3, [r7, #1]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d003      	beq.n	8001ddc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dd4:	887a      	ldrh	r2, [r7, #2]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001dda:	e003      	b.n	8001de4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ddc:	887b      	ldrh	r3, [r7, #2]
 8001dde:	041a      	lsls	r2, r3, #16
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	611a      	str	r2, [r3, #16]
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bc80      	pop	{r7}
 8001dec:	4770      	bx	lr

08001dee <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dee:	b480      	push	{r7}
 8001df0:	b085      	sub	sp, #20
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
 8001df6:	460b      	mov	r3, r1
 8001df8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e00:	887a      	ldrh	r2, [r7, #2]
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	4013      	ands	r3, r2
 8001e06:	041a      	lsls	r2, r3, #16
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	43d9      	mvns	r1, r3
 8001e0c:	887b      	ldrh	r3, [r7, #2]
 8001e0e:	400b      	ands	r3, r1
 8001e10:	431a      	orrs	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	611a      	str	r2, [r3, #16]
}
 8001e16:	bf00      	nop
 8001e18:	3714      	adds	r7, #20
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr

08001e20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b086      	sub	sp, #24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d101      	bne.n	8001e32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e26c      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	f000 8087 	beq.w	8001f4e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e40:	4b92      	ldr	r3, [pc, #584]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f003 030c 	and.w	r3, r3, #12
 8001e48:	2b04      	cmp	r3, #4
 8001e4a:	d00c      	beq.n	8001e66 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e4c:	4b8f      	ldr	r3, [pc, #572]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f003 030c 	and.w	r3, r3, #12
 8001e54:	2b08      	cmp	r3, #8
 8001e56:	d112      	bne.n	8001e7e <HAL_RCC_OscConfig+0x5e>
 8001e58:	4b8c      	ldr	r3, [pc, #560]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e64:	d10b      	bne.n	8001e7e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e66:	4b89      	ldr	r3, [pc, #548]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d06c      	beq.n	8001f4c <HAL_RCC_OscConfig+0x12c>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d168      	bne.n	8001f4c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e246      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e86:	d106      	bne.n	8001e96 <HAL_RCC_OscConfig+0x76>
 8001e88:	4b80      	ldr	r3, [pc, #512]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a7f      	ldr	r2, [pc, #508]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001e8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e92:	6013      	str	r3, [r2, #0]
 8001e94:	e02e      	b.n	8001ef4 <HAL_RCC_OscConfig+0xd4>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d10c      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x98>
 8001e9e:	4b7b      	ldr	r3, [pc, #492]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a7a      	ldr	r2, [pc, #488]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ea8:	6013      	str	r3, [r2, #0]
 8001eaa:	4b78      	ldr	r3, [pc, #480]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a77      	ldr	r2, [pc, #476]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001eb0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001eb4:	6013      	str	r3, [r2, #0]
 8001eb6:	e01d      	b.n	8001ef4 <HAL_RCC_OscConfig+0xd4>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ec0:	d10c      	bne.n	8001edc <HAL_RCC_OscConfig+0xbc>
 8001ec2:	4b72      	ldr	r3, [pc, #456]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a71      	ldr	r2, [pc, #452]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001ec8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ecc:	6013      	str	r3, [r2, #0]
 8001ece:	4b6f      	ldr	r3, [pc, #444]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a6e      	ldr	r2, [pc, #440]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001ed4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ed8:	6013      	str	r3, [r2, #0]
 8001eda:	e00b      	b.n	8001ef4 <HAL_RCC_OscConfig+0xd4>
 8001edc:	4b6b      	ldr	r3, [pc, #428]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a6a      	ldr	r2, [pc, #424]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001ee2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ee6:	6013      	str	r3, [r2, #0]
 8001ee8:	4b68      	ldr	r3, [pc, #416]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a67      	ldr	r2, [pc, #412]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001eee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ef2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d013      	beq.n	8001f24 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efc:	f7ff fcb6 	bl	800186c <HAL_GetTick>
 8001f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f02:	e008      	b.n	8001f16 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f04:	f7ff fcb2 	bl	800186c <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2b64      	cmp	r3, #100	; 0x64
 8001f10:	d901      	bls.n	8001f16 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e1fa      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f16:	4b5d      	ldr	r3, [pc, #372]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d0f0      	beq.n	8001f04 <HAL_RCC_OscConfig+0xe4>
 8001f22:	e014      	b.n	8001f4e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f24:	f7ff fca2 	bl	800186c <HAL_GetTick>
 8001f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f2a:	e008      	b.n	8001f3e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f2c:	f7ff fc9e 	bl	800186c <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b64      	cmp	r3, #100	; 0x64
 8001f38:	d901      	bls.n	8001f3e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e1e6      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f3e:	4b53      	ldr	r3, [pc, #332]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d1f0      	bne.n	8001f2c <HAL_RCC_OscConfig+0x10c>
 8001f4a:	e000      	b.n	8001f4e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d063      	beq.n	8002022 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f5a:	4b4c      	ldr	r3, [pc, #304]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f003 030c 	and.w	r3, r3, #12
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d00b      	beq.n	8001f7e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f66:	4b49      	ldr	r3, [pc, #292]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f003 030c 	and.w	r3, r3, #12
 8001f6e:	2b08      	cmp	r3, #8
 8001f70:	d11c      	bne.n	8001fac <HAL_RCC_OscConfig+0x18c>
 8001f72:	4b46      	ldr	r3, [pc, #280]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d116      	bne.n	8001fac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f7e:	4b43      	ldr	r3, [pc, #268]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d005      	beq.n	8001f96 <HAL_RCC_OscConfig+0x176>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d001      	beq.n	8001f96 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	e1ba      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f96:	4b3d      	ldr	r3, [pc, #244]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	695b      	ldr	r3, [r3, #20]
 8001fa2:	00db      	lsls	r3, r3, #3
 8001fa4:	4939      	ldr	r1, [pc, #228]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001faa:	e03a      	b.n	8002022 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	691b      	ldr	r3, [r3, #16]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d020      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fb4:	4b36      	ldr	r3, [pc, #216]	; (8002090 <HAL_RCC_OscConfig+0x270>)
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fba:	f7ff fc57 	bl	800186c <HAL_GetTick>
 8001fbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fc0:	e008      	b.n	8001fd4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fc2:	f7ff fc53 	bl	800186c <HAL_GetTick>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e19b      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fd4:	4b2d      	ldr	r3, [pc, #180]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 0302 	and.w	r3, r3, #2
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d0f0      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fe0:	4b2a      	ldr	r3, [pc, #168]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	695b      	ldr	r3, [r3, #20]
 8001fec:	00db      	lsls	r3, r3, #3
 8001fee:	4927      	ldr	r1, [pc, #156]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	600b      	str	r3, [r1, #0]
 8001ff4:	e015      	b.n	8002022 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ff6:	4b26      	ldr	r3, [pc, #152]	; (8002090 <HAL_RCC_OscConfig+0x270>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ffc:	f7ff fc36 	bl	800186c <HAL_GetTick>
 8002000:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002004:	f7ff fc32 	bl	800186c <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b02      	cmp	r3, #2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e17a      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002016:	4b1d      	ldr	r3, [pc, #116]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1f0      	bne.n	8002004 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0308 	and.w	r3, r3, #8
 800202a:	2b00      	cmp	r3, #0
 800202c:	d03a      	beq.n	80020a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d019      	beq.n	800206a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002036:	4b17      	ldr	r3, [pc, #92]	; (8002094 <HAL_RCC_OscConfig+0x274>)
 8002038:	2201      	movs	r2, #1
 800203a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800203c:	f7ff fc16 	bl	800186c <HAL_GetTick>
 8002040:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002042:	e008      	b.n	8002056 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002044:	f7ff fc12 	bl	800186c <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	2b02      	cmp	r3, #2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e15a      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002056:	4b0d      	ldr	r3, [pc, #52]	; (800208c <HAL_RCC_OscConfig+0x26c>)
 8002058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800205a:	f003 0302 	and.w	r3, r3, #2
 800205e:	2b00      	cmp	r3, #0
 8002060:	d0f0      	beq.n	8002044 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002062:	2001      	movs	r0, #1
 8002064:	f000 faa6 	bl	80025b4 <RCC_Delay>
 8002068:	e01c      	b.n	80020a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800206a:	4b0a      	ldr	r3, [pc, #40]	; (8002094 <HAL_RCC_OscConfig+0x274>)
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002070:	f7ff fbfc 	bl	800186c <HAL_GetTick>
 8002074:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002076:	e00f      	b.n	8002098 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002078:	f7ff fbf8 	bl	800186c <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d908      	bls.n	8002098 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e140      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
 800208a:	bf00      	nop
 800208c:	40021000 	.word	0x40021000
 8002090:	42420000 	.word	0x42420000
 8002094:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002098:	4b9e      	ldr	r3, [pc, #632]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 800209a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800209c:	f003 0302 	and.w	r3, r3, #2
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d1e9      	bne.n	8002078 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0304 	and.w	r3, r3, #4
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	f000 80a6 	beq.w	80021fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020b2:	2300      	movs	r3, #0
 80020b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020b6:	4b97      	ldr	r3, [pc, #604]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d10d      	bne.n	80020de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020c2:	4b94      	ldr	r3, [pc, #592]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 80020c4:	69db      	ldr	r3, [r3, #28]
 80020c6:	4a93      	ldr	r2, [pc, #588]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 80020c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020cc:	61d3      	str	r3, [r2, #28]
 80020ce:	4b91      	ldr	r3, [pc, #580]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 80020d0:	69db      	ldr	r3, [r3, #28]
 80020d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020d6:	60bb      	str	r3, [r7, #8]
 80020d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020da:	2301      	movs	r3, #1
 80020dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020de:	4b8e      	ldr	r3, [pc, #568]	; (8002318 <HAL_RCC_OscConfig+0x4f8>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d118      	bne.n	800211c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020ea:	4b8b      	ldr	r3, [pc, #556]	; (8002318 <HAL_RCC_OscConfig+0x4f8>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a8a      	ldr	r2, [pc, #552]	; (8002318 <HAL_RCC_OscConfig+0x4f8>)
 80020f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020f6:	f7ff fbb9 	bl	800186c <HAL_GetTick>
 80020fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020fc:	e008      	b.n	8002110 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020fe:	f7ff fbb5 	bl	800186c <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b64      	cmp	r3, #100	; 0x64
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e0fd      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002110:	4b81      	ldr	r3, [pc, #516]	; (8002318 <HAL_RCC_OscConfig+0x4f8>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002118:	2b00      	cmp	r3, #0
 800211a:	d0f0      	beq.n	80020fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d106      	bne.n	8002132 <HAL_RCC_OscConfig+0x312>
 8002124:	4b7b      	ldr	r3, [pc, #492]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 8002126:	6a1b      	ldr	r3, [r3, #32]
 8002128:	4a7a      	ldr	r2, [pc, #488]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 800212a:	f043 0301 	orr.w	r3, r3, #1
 800212e:	6213      	str	r3, [r2, #32]
 8002130:	e02d      	b.n	800218e <HAL_RCC_OscConfig+0x36e>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10c      	bne.n	8002154 <HAL_RCC_OscConfig+0x334>
 800213a:	4b76      	ldr	r3, [pc, #472]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 800213c:	6a1b      	ldr	r3, [r3, #32]
 800213e:	4a75      	ldr	r2, [pc, #468]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 8002140:	f023 0301 	bic.w	r3, r3, #1
 8002144:	6213      	str	r3, [r2, #32]
 8002146:	4b73      	ldr	r3, [pc, #460]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 8002148:	6a1b      	ldr	r3, [r3, #32]
 800214a:	4a72      	ldr	r2, [pc, #456]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 800214c:	f023 0304 	bic.w	r3, r3, #4
 8002150:	6213      	str	r3, [r2, #32]
 8002152:	e01c      	b.n	800218e <HAL_RCC_OscConfig+0x36e>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	2b05      	cmp	r3, #5
 800215a:	d10c      	bne.n	8002176 <HAL_RCC_OscConfig+0x356>
 800215c:	4b6d      	ldr	r3, [pc, #436]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 800215e:	6a1b      	ldr	r3, [r3, #32]
 8002160:	4a6c      	ldr	r2, [pc, #432]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 8002162:	f043 0304 	orr.w	r3, r3, #4
 8002166:	6213      	str	r3, [r2, #32]
 8002168:	4b6a      	ldr	r3, [pc, #424]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 800216a:	6a1b      	ldr	r3, [r3, #32]
 800216c:	4a69      	ldr	r2, [pc, #420]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 800216e:	f043 0301 	orr.w	r3, r3, #1
 8002172:	6213      	str	r3, [r2, #32]
 8002174:	e00b      	b.n	800218e <HAL_RCC_OscConfig+0x36e>
 8002176:	4b67      	ldr	r3, [pc, #412]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 8002178:	6a1b      	ldr	r3, [r3, #32]
 800217a:	4a66      	ldr	r2, [pc, #408]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 800217c:	f023 0301 	bic.w	r3, r3, #1
 8002180:	6213      	str	r3, [r2, #32]
 8002182:	4b64      	ldr	r3, [pc, #400]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 8002184:	6a1b      	ldr	r3, [r3, #32]
 8002186:	4a63      	ldr	r2, [pc, #396]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 8002188:	f023 0304 	bic.w	r3, r3, #4
 800218c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d015      	beq.n	80021c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002196:	f7ff fb69 	bl	800186c <HAL_GetTick>
 800219a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800219c:	e00a      	b.n	80021b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800219e:	f7ff fb65 	bl	800186c <HAL_GetTick>
 80021a2:	4602      	mov	r2, r0
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d901      	bls.n	80021b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e0ab      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021b4:	4b57      	ldr	r3, [pc, #348]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 80021b6:	6a1b      	ldr	r3, [r3, #32]
 80021b8:	f003 0302 	and.w	r3, r3, #2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d0ee      	beq.n	800219e <HAL_RCC_OscConfig+0x37e>
 80021c0:	e014      	b.n	80021ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021c2:	f7ff fb53 	bl	800186c <HAL_GetTick>
 80021c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021c8:	e00a      	b.n	80021e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ca:	f7ff fb4f 	bl	800186c <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80021d8:	4293      	cmp	r3, r2
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e095      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021e0:	4b4c      	ldr	r3, [pc, #304]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 80021e2:	6a1b      	ldr	r3, [r3, #32]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d1ee      	bne.n	80021ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021ec:	7dfb      	ldrb	r3, [r7, #23]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d105      	bne.n	80021fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021f2:	4b48      	ldr	r3, [pc, #288]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 80021f4:	69db      	ldr	r3, [r3, #28]
 80021f6:	4a47      	ldr	r2, [pc, #284]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 80021f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	69db      	ldr	r3, [r3, #28]
 8002202:	2b00      	cmp	r3, #0
 8002204:	f000 8081 	beq.w	800230a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002208:	4b42      	ldr	r3, [pc, #264]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f003 030c 	and.w	r3, r3, #12
 8002210:	2b08      	cmp	r3, #8
 8002212:	d061      	beq.n	80022d8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	69db      	ldr	r3, [r3, #28]
 8002218:	2b02      	cmp	r3, #2
 800221a:	d146      	bne.n	80022aa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800221c:	4b3f      	ldr	r3, [pc, #252]	; (800231c <HAL_RCC_OscConfig+0x4fc>)
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002222:	f7ff fb23 	bl	800186c <HAL_GetTick>
 8002226:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002228:	e008      	b.n	800223c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800222a:	f7ff fb1f 	bl	800186c <HAL_GetTick>
 800222e:	4602      	mov	r2, r0
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	2b02      	cmp	r3, #2
 8002236:	d901      	bls.n	800223c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e067      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800223c:	4b35      	ldr	r3, [pc, #212]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1f0      	bne.n	800222a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a1b      	ldr	r3, [r3, #32]
 800224c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002250:	d108      	bne.n	8002264 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002252:	4b30      	ldr	r3, [pc, #192]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	492d      	ldr	r1, [pc, #180]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 8002260:	4313      	orrs	r3, r2
 8002262:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002264:	4b2b      	ldr	r3, [pc, #172]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a19      	ldr	r1, [r3, #32]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002274:	430b      	orrs	r3, r1
 8002276:	4927      	ldr	r1, [pc, #156]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 8002278:	4313      	orrs	r3, r2
 800227a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800227c:	4b27      	ldr	r3, [pc, #156]	; (800231c <HAL_RCC_OscConfig+0x4fc>)
 800227e:	2201      	movs	r2, #1
 8002280:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002282:	f7ff faf3 	bl	800186c <HAL_GetTick>
 8002286:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002288:	e008      	b.n	800229c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800228a:	f7ff faef 	bl	800186c <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	2b02      	cmp	r3, #2
 8002296:	d901      	bls.n	800229c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e037      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800229c:	4b1d      	ldr	r3, [pc, #116]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d0f0      	beq.n	800228a <HAL_RCC_OscConfig+0x46a>
 80022a8:	e02f      	b.n	800230a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022aa:	4b1c      	ldr	r3, [pc, #112]	; (800231c <HAL_RCC_OscConfig+0x4fc>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b0:	f7ff fadc 	bl	800186c <HAL_GetTick>
 80022b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b8:	f7ff fad8 	bl	800186c <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e020      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022ca:	4b12      	ldr	r3, [pc, #72]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d1f0      	bne.n	80022b8 <HAL_RCC_OscConfig+0x498>
 80022d6:	e018      	b.n	800230a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	69db      	ldr	r3, [r3, #28]
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d101      	bne.n	80022e4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e013      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022e4:	4b0b      	ldr	r3, [pc, #44]	; (8002314 <HAL_RCC_OscConfig+0x4f4>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a1b      	ldr	r3, [r3, #32]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d106      	bne.n	8002306 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002302:	429a      	cmp	r2, r3
 8002304:	d001      	beq.n	800230a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e000      	b.n	800230c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800230a:	2300      	movs	r3, #0
}
 800230c:	4618      	mov	r0, r3
 800230e:	3718      	adds	r7, #24
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	40021000 	.word	0x40021000
 8002318:	40007000 	.word	0x40007000
 800231c:	42420060 	.word	0x42420060

08002320 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d101      	bne.n	8002334 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e0d0      	b.n	80024d6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002334:	4b6a      	ldr	r3, [pc, #424]	; (80024e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0307 	and.w	r3, r3, #7
 800233c:	683a      	ldr	r2, [r7, #0]
 800233e:	429a      	cmp	r2, r3
 8002340:	d910      	bls.n	8002364 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002342:	4b67      	ldr	r3, [pc, #412]	; (80024e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f023 0207 	bic.w	r2, r3, #7
 800234a:	4965      	ldr	r1, [pc, #404]	; (80024e0 <HAL_RCC_ClockConfig+0x1c0>)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	4313      	orrs	r3, r2
 8002350:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002352:	4b63      	ldr	r3, [pc, #396]	; (80024e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0307 	and.w	r3, r3, #7
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	429a      	cmp	r2, r3
 800235e:	d001      	beq.n	8002364 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	e0b8      	b.n	80024d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0302 	and.w	r3, r3, #2
 800236c:	2b00      	cmp	r3, #0
 800236e:	d020      	beq.n	80023b2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0304 	and.w	r3, r3, #4
 8002378:	2b00      	cmp	r3, #0
 800237a:	d005      	beq.n	8002388 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800237c:	4b59      	ldr	r3, [pc, #356]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	4a58      	ldr	r2, [pc, #352]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002382:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002386:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0308 	and.w	r3, r3, #8
 8002390:	2b00      	cmp	r3, #0
 8002392:	d005      	beq.n	80023a0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002394:	4b53      	ldr	r3, [pc, #332]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	4a52      	ldr	r2, [pc, #328]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 800239a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800239e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023a0:	4b50      	ldr	r3, [pc, #320]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	494d      	ldr	r1, [pc, #308]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d040      	beq.n	8002440 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d107      	bne.n	80023d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023c6:	4b47      	ldr	r3, [pc, #284]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d115      	bne.n	80023fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e07f      	b.n	80024d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d107      	bne.n	80023ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023de:	4b41      	ldr	r3, [pc, #260]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d109      	bne.n	80023fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e073      	b.n	80024d6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ee:	4b3d      	ldr	r3, [pc, #244]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d101      	bne.n	80023fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e06b      	b.n	80024d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023fe:	4b39      	ldr	r3, [pc, #228]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f023 0203 	bic.w	r2, r3, #3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	4936      	ldr	r1, [pc, #216]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 800240c:	4313      	orrs	r3, r2
 800240e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002410:	f7ff fa2c 	bl	800186c <HAL_GetTick>
 8002414:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002416:	e00a      	b.n	800242e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002418:	f7ff fa28 	bl	800186c <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	f241 3288 	movw	r2, #5000	; 0x1388
 8002426:	4293      	cmp	r3, r2
 8002428:	d901      	bls.n	800242e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800242a:	2303      	movs	r3, #3
 800242c:	e053      	b.n	80024d6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242e:	4b2d      	ldr	r3, [pc, #180]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f003 020c 	and.w	r2, r3, #12
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	429a      	cmp	r2, r3
 800243e:	d1eb      	bne.n	8002418 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002440:	4b27      	ldr	r3, [pc, #156]	; (80024e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 0307 	and.w	r3, r3, #7
 8002448:	683a      	ldr	r2, [r7, #0]
 800244a:	429a      	cmp	r2, r3
 800244c:	d210      	bcs.n	8002470 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800244e:	4b24      	ldr	r3, [pc, #144]	; (80024e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f023 0207 	bic.w	r2, r3, #7
 8002456:	4922      	ldr	r1, [pc, #136]	; (80024e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	4313      	orrs	r3, r2
 800245c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800245e:	4b20      	ldr	r3, [pc, #128]	; (80024e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0307 	and.w	r3, r3, #7
 8002466:	683a      	ldr	r2, [r7, #0]
 8002468:	429a      	cmp	r2, r3
 800246a:	d001      	beq.n	8002470 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e032      	b.n	80024d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	2b00      	cmp	r3, #0
 800247a:	d008      	beq.n	800248e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800247c:	4b19      	ldr	r3, [pc, #100]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	4916      	ldr	r1, [pc, #88]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 800248a:	4313      	orrs	r3, r2
 800248c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0308 	and.w	r3, r3, #8
 8002496:	2b00      	cmp	r3, #0
 8002498:	d009      	beq.n	80024ae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800249a:	4b12      	ldr	r3, [pc, #72]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	691b      	ldr	r3, [r3, #16]
 80024a6:	00db      	lsls	r3, r3, #3
 80024a8:	490e      	ldr	r1, [pc, #56]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 80024aa:	4313      	orrs	r3, r2
 80024ac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024ae:	f000 f821 	bl	80024f4 <HAL_RCC_GetSysClockFreq>
 80024b2:	4602      	mov	r2, r0
 80024b4:	4b0b      	ldr	r3, [pc, #44]	; (80024e4 <HAL_RCC_ClockConfig+0x1c4>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	091b      	lsrs	r3, r3, #4
 80024ba:	f003 030f 	and.w	r3, r3, #15
 80024be:	490a      	ldr	r1, [pc, #40]	; (80024e8 <HAL_RCC_ClockConfig+0x1c8>)
 80024c0:	5ccb      	ldrb	r3, [r1, r3]
 80024c2:	fa22 f303 	lsr.w	r3, r2, r3
 80024c6:	4a09      	ldr	r2, [pc, #36]	; (80024ec <HAL_RCC_ClockConfig+0x1cc>)
 80024c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024ca:	4b09      	ldr	r3, [pc, #36]	; (80024f0 <HAL_RCC_ClockConfig+0x1d0>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7ff f98a 	bl	80017e8 <HAL_InitTick>

  return HAL_OK;
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3710      	adds	r7, #16
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	40022000 	.word	0x40022000
 80024e4:	40021000 	.word	0x40021000
 80024e8:	08002e38 	.word	0x08002e38
 80024ec:	2000004c 	.word	0x2000004c
 80024f0:	20000050 	.word	0x20000050

080024f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024f4:	b490      	push	{r4, r7}
 80024f6:	b08a      	sub	sp, #40	; 0x28
 80024f8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80024fa:	4b2a      	ldr	r3, [pc, #168]	; (80025a4 <HAL_RCC_GetSysClockFreq+0xb0>)
 80024fc:	1d3c      	adds	r4, r7, #4
 80024fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002500:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002504:	f240 2301 	movw	r3, #513	; 0x201
 8002508:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800250a:	2300      	movs	r3, #0
 800250c:	61fb      	str	r3, [r7, #28]
 800250e:	2300      	movs	r3, #0
 8002510:	61bb      	str	r3, [r7, #24]
 8002512:	2300      	movs	r3, #0
 8002514:	627b      	str	r3, [r7, #36]	; 0x24
 8002516:	2300      	movs	r3, #0
 8002518:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800251a:	2300      	movs	r3, #0
 800251c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800251e:	4b22      	ldr	r3, [pc, #136]	; (80025a8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	f003 030c 	and.w	r3, r3, #12
 800252a:	2b04      	cmp	r3, #4
 800252c:	d002      	beq.n	8002534 <HAL_RCC_GetSysClockFreq+0x40>
 800252e:	2b08      	cmp	r3, #8
 8002530:	d003      	beq.n	800253a <HAL_RCC_GetSysClockFreq+0x46>
 8002532:	e02d      	b.n	8002590 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002534:	4b1d      	ldr	r3, [pc, #116]	; (80025ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002536:	623b      	str	r3, [r7, #32]
      break;
 8002538:	e02d      	b.n	8002596 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	0c9b      	lsrs	r3, r3, #18
 800253e:	f003 030f 	and.w	r3, r3, #15
 8002542:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002546:	4413      	add	r3, r2
 8002548:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800254c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d013      	beq.n	8002580 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002558:	4b13      	ldr	r3, [pc, #76]	; (80025a8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	0c5b      	lsrs	r3, r3, #17
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002566:	4413      	add	r3, r2
 8002568:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800256c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	4a0e      	ldr	r2, [pc, #56]	; (80025ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002572:	fb02 f203 	mul.w	r2, r2, r3
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	fbb2 f3f3 	udiv	r3, r2, r3
 800257c:	627b      	str	r3, [r7, #36]	; 0x24
 800257e:	e004      	b.n	800258a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	4a0b      	ldr	r2, [pc, #44]	; (80025b0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002584:	fb02 f303 	mul.w	r3, r2, r3
 8002588:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800258a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258c:	623b      	str	r3, [r7, #32]
      break;
 800258e:	e002      	b.n	8002596 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002590:	4b06      	ldr	r3, [pc, #24]	; (80025ac <HAL_RCC_GetSysClockFreq+0xb8>)
 8002592:	623b      	str	r3, [r7, #32]
      break;
 8002594:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002596:	6a3b      	ldr	r3, [r7, #32]
}
 8002598:	4618      	mov	r0, r3
 800259a:	3728      	adds	r7, #40	; 0x28
 800259c:	46bd      	mov	sp, r7
 800259e:	bc90      	pop	{r4, r7}
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	08002e28 	.word	0x08002e28
 80025a8:	40021000 	.word	0x40021000
 80025ac:	007a1200 	.word	0x007a1200
 80025b0:	003d0900 	.word	0x003d0900

080025b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025bc:	4b0a      	ldr	r3, [pc, #40]	; (80025e8 <RCC_Delay+0x34>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a0a      	ldr	r2, [pc, #40]	; (80025ec <RCC_Delay+0x38>)
 80025c2:	fba2 2303 	umull	r2, r3, r2, r3
 80025c6:	0a5b      	lsrs	r3, r3, #9
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	fb02 f303 	mul.w	r3, r2, r3
 80025ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025d0:	bf00      	nop
  }
  while (Delay --);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	1e5a      	subs	r2, r3, #1
 80025d6:	60fa      	str	r2, [r7, #12]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d1f9      	bne.n	80025d0 <RCC_Delay+0x1c>
}
 80025dc:	bf00      	nop
 80025de:	bf00      	nop
 80025e0:	3714      	adds	r7, #20
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr
 80025e8:	2000004c 	.word	0x2000004c
 80025ec:	10624dd3 	.word	0x10624dd3

080025f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e041      	b.n	8002686 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002608:	b2db      	uxtb	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d106      	bne.n	800261c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f7fe ffb4 	bl	8001584 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2202      	movs	r2, #2
 8002620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	3304      	adds	r3, #4
 800262c:	4619      	mov	r1, r3
 800262e:	4610      	mov	r0, r2
 8002630:	f000 fa6a 	bl	8002b08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002684:	2300      	movs	r3, #0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
	...

08002690 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d001      	beq.n	80026a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e035      	b.n	8002714 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2202      	movs	r2, #2
 80026ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	68da      	ldr	r2, [r3, #12]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f042 0201 	orr.w	r2, r2, #1
 80026be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a16      	ldr	r2, [pc, #88]	; (8002720 <HAL_TIM_Base_Start_IT+0x90>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d009      	beq.n	80026de <HAL_TIM_Base_Start_IT+0x4e>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026d2:	d004      	beq.n	80026de <HAL_TIM_Base_Start_IT+0x4e>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a12      	ldr	r2, [pc, #72]	; (8002724 <HAL_TIM_Base_Start_IT+0x94>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d111      	bne.n	8002702 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f003 0307 	and.w	r3, r3, #7
 80026e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2b06      	cmp	r3, #6
 80026ee:	d010      	beq.n	8002712 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f042 0201 	orr.w	r2, r2, #1
 80026fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002700:	e007      	b.n	8002712 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f042 0201 	orr.w	r2, r2, #1
 8002710:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3714      	adds	r7, #20
 8002718:	46bd      	mov	sp, r7
 800271a:	bc80      	pop	{r7}
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	40012c00 	.word	0x40012c00
 8002724:	40000400 	.word	0x40000400

08002728 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	691b      	ldr	r3, [r3, #16]
 8002736:	f003 0302 	and.w	r3, r3, #2
 800273a:	2b02      	cmp	r3, #2
 800273c:	d122      	bne.n	8002784 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	f003 0302 	and.w	r3, r3, #2
 8002748:	2b02      	cmp	r3, #2
 800274a:	d11b      	bne.n	8002784 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f06f 0202 	mvn.w	r2, #2
 8002754:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2201      	movs	r2, #1
 800275a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	699b      	ldr	r3, [r3, #24]
 8002762:	f003 0303 	and.w	r3, r3, #3
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f000 f9b1 	bl	8002ad2 <HAL_TIM_IC_CaptureCallback>
 8002770:	e005      	b.n	800277e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 f9a4 	bl	8002ac0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f000 f9b3 	bl	8002ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	691b      	ldr	r3, [r3, #16]
 800278a:	f003 0304 	and.w	r3, r3, #4
 800278e:	2b04      	cmp	r3, #4
 8002790:	d122      	bne.n	80027d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	f003 0304 	and.w	r3, r3, #4
 800279c:	2b04      	cmp	r3, #4
 800279e:	d11b      	bne.n	80027d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f06f 0204 	mvn.w	r2, #4
 80027a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2202      	movs	r2, #2
 80027ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	699b      	ldr	r3, [r3, #24]
 80027b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f000 f987 	bl	8002ad2 <HAL_TIM_IC_CaptureCallback>
 80027c4:	e005      	b.n	80027d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 f97a 	bl	8002ac0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f000 f989 	bl	8002ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	f003 0308 	and.w	r3, r3, #8
 80027e2:	2b08      	cmp	r3, #8
 80027e4:	d122      	bne.n	800282c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	f003 0308 	and.w	r3, r3, #8
 80027f0:	2b08      	cmp	r3, #8
 80027f2:	d11b      	bne.n	800282c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f06f 0208 	mvn.w	r2, #8
 80027fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2204      	movs	r2, #4
 8002802:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	f003 0303 	and.w	r3, r3, #3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 f95d 	bl	8002ad2 <HAL_TIM_IC_CaptureCallback>
 8002818:	e005      	b.n	8002826 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f000 f950 	bl	8002ac0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 f95f 	bl	8002ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	691b      	ldr	r3, [r3, #16]
 8002832:	f003 0310 	and.w	r3, r3, #16
 8002836:	2b10      	cmp	r3, #16
 8002838:	d122      	bne.n	8002880 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	f003 0310 	and.w	r3, r3, #16
 8002844:	2b10      	cmp	r3, #16
 8002846:	d11b      	bne.n	8002880 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f06f 0210 	mvn.w	r2, #16
 8002850:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2208      	movs	r2, #8
 8002856:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002862:	2b00      	cmp	r3, #0
 8002864:	d003      	beq.n	800286e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 f933 	bl	8002ad2 <HAL_TIM_IC_CaptureCallback>
 800286c:	e005      	b.n	800287a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f000 f926 	bl	8002ac0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f000 f935 	bl	8002ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	2b01      	cmp	r3, #1
 800288c:	d10e      	bne.n	80028ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	f003 0301 	and.w	r3, r3, #1
 8002898:	2b01      	cmp	r3, #1
 800289a:	d107      	bne.n	80028ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f06f 0201 	mvn.w	r2, #1
 80028a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f7fe fe24 	bl	80014f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	691b      	ldr	r3, [r3, #16]
 80028b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028b6:	2b80      	cmp	r3, #128	; 0x80
 80028b8:	d10e      	bne.n	80028d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028c4:	2b80      	cmp	r3, #128	; 0x80
 80028c6:	d107      	bne.n	80028d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80028d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 fa67 	bl	8002da6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028e2:	2b40      	cmp	r3, #64	; 0x40
 80028e4:	d10e      	bne.n	8002904 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028f0:	2b40      	cmp	r3, #64	; 0x40
 80028f2:	d107      	bne.n	8002904 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80028fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 f8f9 	bl	8002af6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	691b      	ldr	r3, [r3, #16]
 800290a:	f003 0320 	and.w	r3, r3, #32
 800290e:	2b20      	cmp	r3, #32
 8002910:	d10e      	bne.n	8002930 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	f003 0320 	and.w	r3, r3, #32
 800291c:	2b20      	cmp	r3, #32
 800291e:	d107      	bne.n	8002930 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f06f 0220 	mvn.w	r2, #32
 8002928:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 fa32 	bl	8002d94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002930:	bf00      	nop
 8002932:	3708      	adds	r7, #8
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002948:	2b01      	cmp	r3, #1
 800294a:	d101      	bne.n	8002950 <HAL_TIM_ConfigClockSource+0x18>
 800294c:	2302      	movs	r3, #2
 800294e:	e0b3      	b.n	8002ab8 <HAL_TIM_ConfigClockSource+0x180>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2201      	movs	r2, #1
 8002954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2202      	movs	r2, #2
 800295c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800296e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002976:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	68fa      	ldr	r2, [r7, #12]
 800297e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002988:	d03e      	beq.n	8002a08 <HAL_TIM_ConfigClockSource+0xd0>
 800298a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800298e:	f200 8087 	bhi.w	8002aa0 <HAL_TIM_ConfigClockSource+0x168>
 8002992:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002996:	f000 8085 	beq.w	8002aa4 <HAL_TIM_ConfigClockSource+0x16c>
 800299a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800299e:	d87f      	bhi.n	8002aa0 <HAL_TIM_ConfigClockSource+0x168>
 80029a0:	2b70      	cmp	r3, #112	; 0x70
 80029a2:	d01a      	beq.n	80029da <HAL_TIM_ConfigClockSource+0xa2>
 80029a4:	2b70      	cmp	r3, #112	; 0x70
 80029a6:	d87b      	bhi.n	8002aa0 <HAL_TIM_ConfigClockSource+0x168>
 80029a8:	2b60      	cmp	r3, #96	; 0x60
 80029aa:	d050      	beq.n	8002a4e <HAL_TIM_ConfigClockSource+0x116>
 80029ac:	2b60      	cmp	r3, #96	; 0x60
 80029ae:	d877      	bhi.n	8002aa0 <HAL_TIM_ConfigClockSource+0x168>
 80029b0:	2b50      	cmp	r3, #80	; 0x50
 80029b2:	d03c      	beq.n	8002a2e <HAL_TIM_ConfigClockSource+0xf6>
 80029b4:	2b50      	cmp	r3, #80	; 0x50
 80029b6:	d873      	bhi.n	8002aa0 <HAL_TIM_ConfigClockSource+0x168>
 80029b8:	2b40      	cmp	r3, #64	; 0x40
 80029ba:	d058      	beq.n	8002a6e <HAL_TIM_ConfigClockSource+0x136>
 80029bc:	2b40      	cmp	r3, #64	; 0x40
 80029be:	d86f      	bhi.n	8002aa0 <HAL_TIM_ConfigClockSource+0x168>
 80029c0:	2b30      	cmp	r3, #48	; 0x30
 80029c2:	d064      	beq.n	8002a8e <HAL_TIM_ConfigClockSource+0x156>
 80029c4:	2b30      	cmp	r3, #48	; 0x30
 80029c6:	d86b      	bhi.n	8002aa0 <HAL_TIM_ConfigClockSource+0x168>
 80029c8:	2b20      	cmp	r3, #32
 80029ca:	d060      	beq.n	8002a8e <HAL_TIM_ConfigClockSource+0x156>
 80029cc:	2b20      	cmp	r3, #32
 80029ce:	d867      	bhi.n	8002aa0 <HAL_TIM_ConfigClockSource+0x168>
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d05c      	beq.n	8002a8e <HAL_TIM_ConfigClockSource+0x156>
 80029d4:	2b10      	cmp	r3, #16
 80029d6:	d05a      	beq.n	8002a8e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80029d8:	e062      	b.n	8002aa0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6818      	ldr	r0, [r3, #0]
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	6899      	ldr	r1, [r3, #8]
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	685a      	ldr	r2, [r3, #4]
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	f000 f95c 	bl	8002ca6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80029fc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	609a      	str	r2, [r3, #8]
      break;
 8002a06:	e04e      	b.n	8002aa6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6818      	ldr	r0, [r3, #0]
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	6899      	ldr	r1, [r3, #8]
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685a      	ldr	r2, [r3, #4]
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	f000 f945 	bl	8002ca6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689a      	ldr	r2, [r3, #8]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a2a:	609a      	str	r2, [r3, #8]
      break;
 8002a2c:	e03b      	b.n	8002aa6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6818      	ldr	r0, [r3, #0]
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	6859      	ldr	r1, [r3, #4]
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	f000 f8bc 	bl	8002bb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2150      	movs	r1, #80	; 0x50
 8002a46:	4618      	mov	r0, r3
 8002a48:	f000 f913 	bl	8002c72 <TIM_ITRx_SetConfig>
      break;
 8002a4c:	e02b      	b.n	8002aa6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6818      	ldr	r0, [r3, #0]
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	6859      	ldr	r1, [r3, #4]
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	f000 f8da 	bl	8002c14 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2160      	movs	r1, #96	; 0x60
 8002a66:	4618      	mov	r0, r3
 8002a68:	f000 f903 	bl	8002c72 <TIM_ITRx_SetConfig>
      break;
 8002a6c:	e01b      	b.n	8002aa6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6818      	ldr	r0, [r3, #0]
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	6859      	ldr	r1, [r3, #4]
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	f000 f89c 	bl	8002bb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2140      	movs	r1, #64	; 0x40
 8002a86:	4618      	mov	r0, r3
 8002a88:	f000 f8f3 	bl	8002c72 <TIM_ITRx_SetConfig>
      break;
 8002a8c:	e00b      	b.n	8002aa6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4619      	mov	r1, r3
 8002a98:	4610      	mov	r0, r2
 8002a9a:	f000 f8ea 	bl	8002c72 <TIM_ITRx_SetConfig>
        break;
 8002a9e:	e002      	b.n	8002aa6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002aa0:	bf00      	nop
 8002aa2:	e000      	b.n	8002aa6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002aa4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ab6:	2300      	movs	r3, #0
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3710      	adds	r7, #16
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bc80      	pop	{r7}
 8002ad0:	4770      	bx	lr

08002ad2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	b083      	sub	sp, #12
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bc80      	pop	{r7}
 8002ae2:	4770      	bx	lr

08002ae4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002aec:	bf00      	nop
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bc80      	pop	{r7}
 8002af4:	4770      	bx	lr

08002af6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002af6:	b480      	push	{r7}
 8002af8:	b083      	sub	sp, #12
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002afe:	bf00      	nop
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bc80      	pop	{r7}
 8002b06:	4770      	bx	lr

08002b08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	4a25      	ldr	r2, [pc, #148]	; (8002bb0 <TIM_Base_SetConfig+0xa8>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d007      	beq.n	8002b30 <TIM_Base_SetConfig+0x28>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b26:	d003      	beq.n	8002b30 <TIM_Base_SetConfig+0x28>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	4a22      	ldr	r2, [pc, #136]	; (8002bb4 <TIM_Base_SetConfig+0xac>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d108      	bne.n	8002b42 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	68fa      	ldr	r2, [r7, #12]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a1a      	ldr	r2, [pc, #104]	; (8002bb0 <TIM_Base_SetConfig+0xa8>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d007      	beq.n	8002b5a <TIM_Base_SetConfig+0x52>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b50:	d003      	beq.n	8002b5a <TIM_Base_SetConfig+0x52>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a17      	ldr	r2, [pc, #92]	; (8002bb4 <TIM_Base_SetConfig+0xac>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d108      	bne.n	8002b6c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	68fa      	ldr	r2, [r7, #12]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	695b      	ldr	r3, [r3, #20]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	68fa      	ldr	r2, [r7, #12]
 8002b7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	689a      	ldr	r2, [r3, #8]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a07      	ldr	r2, [pc, #28]	; (8002bb0 <TIM_Base_SetConfig+0xa8>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d103      	bne.n	8002ba0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	691a      	ldr	r2, [r3, #16]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	615a      	str	r2, [r3, #20]
}
 8002ba6:	bf00      	nop
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr
 8002bb0:	40012c00 	.word	0x40012c00
 8002bb4:	40000400 	.word	0x40000400

08002bb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b087      	sub	sp, #28
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	60f8      	str	r0, [r7, #12]
 8002bc0:	60b9      	str	r1, [r7, #8]
 8002bc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6a1b      	ldr	r3, [r3, #32]
 8002bc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	f023 0201 	bic.w	r2, r3, #1
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002be2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	011b      	lsls	r3, r3, #4
 8002be8:	693a      	ldr	r2, [r7, #16]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	f023 030a 	bic.w	r3, r3, #10
 8002bf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	693a      	ldr	r2, [r7, #16]
 8002c02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	697a      	ldr	r2, [r7, #20]
 8002c08:	621a      	str	r2, [r3, #32]
}
 8002c0a:	bf00      	nop
 8002c0c:	371c      	adds	r7, #28
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr

08002c14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b087      	sub	sp, #28
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	6a1b      	ldr	r3, [r3, #32]
 8002c24:	f023 0210 	bic.w	r2, r3, #16
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	699b      	ldr	r3, [r3, #24]
 8002c30:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	6a1b      	ldr	r3, [r3, #32]
 8002c36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002c3e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	031b      	lsls	r3, r3, #12
 8002c44:	697a      	ldr	r2, [r7, #20]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002c50:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	011b      	lsls	r3, r3, #4
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	693a      	ldr	r2, [r7, #16]
 8002c66:	621a      	str	r2, [r3, #32]
}
 8002c68:	bf00      	nop
 8002c6a:	371c      	adds	r7, #28
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bc80      	pop	{r7}
 8002c70:	4770      	bx	lr

08002c72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c72:	b480      	push	{r7}
 8002c74:	b085      	sub	sp, #20
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
 8002c7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c8a:	683a      	ldr	r2, [r7, #0]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	f043 0307 	orr.w	r3, r3, #7
 8002c94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	609a      	str	r2, [r3, #8]
}
 8002c9c:	bf00      	nop
 8002c9e:	3714      	adds	r7, #20
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bc80      	pop	{r7}
 8002ca4:	4770      	bx	lr

08002ca6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b087      	sub	sp, #28
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	60f8      	str	r0, [r7, #12]
 8002cae:	60b9      	str	r1, [r7, #8]
 8002cb0:	607a      	str	r2, [r7, #4]
 8002cb2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002cc0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	021a      	lsls	r2, r3, #8
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	431a      	orrs	r2, r3
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	697a      	ldr	r2, [r7, #20]
 8002cd8:	609a      	str	r2, [r3, #8]
}
 8002cda:	bf00      	nop
 8002cdc:	371c      	adds	r7, #28
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bc80      	pop	{r7}
 8002ce2:	4770      	bx	lr

08002ce4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b085      	sub	sp, #20
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
 8002cec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d101      	bne.n	8002cfc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	e041      	b.n	8002d80 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2202      	movs	r2, #2
 8002d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68fa      	ldr	r2, [r7, #12]
 8002d34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a14      	ldr	r2, [pc, #80]	; (8002d8c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d009      	beq.n	8002d54 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d48:	d004      	beq.n	8002d54 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a10      	ldr	r2, [pc, #64]	; (8002d90 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d10c      	bne.n	8002d6e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d5a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	68ba      	ldr	r2, [r7, #8]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	68ba      	ldr	r2, [r7, #8]
 8002d6c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2201      	movs	r2, #1
 8002d72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3714      	adds	r7, #20
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bc80      	pop	{r7}
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	40012c00 	.word	0x40012c00
 8002d90:	40000400 	.word	0x40000400

08002d94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bc80      	pop	{r7}
 8002da4:	4770      	bx	lr

08002da6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002da6:	b480      	push	{r7}
 8002da8:	b083      	sub	sp, #12
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr

08002db8 <__libc_init_array>:
 8002db8:	b570      	push	{r4, r5, r6, lr}
 8002dba:	2600      	movs	r6, #0
 8002dbc:	4d0c      	ldr	r5, [pc, #48]	; (8002df0 <__libc_init_array+0x38>)
 8002dbe:	4c0d      	ldr	r4, [pc, #52]	; (8002df4 <__libc_init_array+0x3c>)
 8002dc0:	1b64      	subs	r4, r4, r5
 8002dc2:	10a4      	asrs	r4, r4, #2
 8002dc4:	42a6      	cmp	r6, r4
 8002dc6:	d109      	bne.n	8002ddc <__libc_init_array+0x24>
 8002dc8:	f000 f822 	bl	8002e10 <_init>
 8002dcc:	2600      	movs	r6, #0
 8002dce:	4d0a      	ldr	r5, [pc, #40]	; (8002df8 <__libc_init_array+0x40>)
 8002dd0:	4c0a      	ldr	r4, [pc, #40]	; (8002dfc <__libc_init_array+0x44>)
 8002dd2:	1b64      	subs	r4, r4, r5
 8002dd4:	10a4      	asrs	r4, r4, #2
 8002dd6:	42a6      	cmp	r6, r4
 8002dd8:	d105      	bne.n	8002de6 <__libc_init_array+0x2e>
 8002dda:	bd70      	pop	{r4, r5, r6, pc}
 8002ddc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002de0:	4798      	blx	r3
 8002de2:	3601      	adds	r6, #1
 8002de4:	e7ee      	b.n	8002dc4 <__libc_init_array+0xc>
 8002de6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dea:	4798      	blx	r3
 8002dec:	3601      	adds	r6, #1
 8002dee:	e7f2      	b.n	8002dd6 <__libc_init_array+0x1e>
 8002df0:	08002e48 	.word	0x08002e48
 8002df4:	08002e48 	.word	0x08002e48
 8002df8:	08002e48 	.word	0x08002e48
 8002dfc:	08002e4c 	.word	0x08002e4c

08002e00 <memset>:
 8002e00:	4603      	mov	r3, r0
 8002e02:	4402      	add	r2, r0
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d100      	bne.n	8002e0a <memset+0xa>
 8002e08:	4770      	bx	lr
 8002e0a:	f803 1b01 	strb.w	r1, [r3], #1
 8002e0e:	e7f9      	b.n	8002e04 <memset+0x4>

08002e10 <_init>:
 8002e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e12:	bf00      	nop
 8002e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e16:	bc08      	pop	{r3}
 8002e18:	469e      	mov	lr, r3
 8002e1a:	4770      	bx	lr

08002e1c <_fini>:
 8002e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e1e:	bf00      	nop
 8002e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e22:	bc08      	pop	{r3}
 8002e24:	469e      	mov	lr, r3
 8002e26:	4770      	bx	lr
