JDF B
// Created by Version 1.3 
PROJECT Untitled
DESIGN vhdlio Normal
DEVKIT LC4256ZE-5TN100C
ENTRY Schematic/VHDL
MODULE iovhdl.vhd
MODSTYLE iovhdl Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE iovhdl
