
---------- Begin Simulation Statistics ----------
final_tick                               2542127736500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230668                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   230666                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.19                       # Real time elapsed on the host
host_tick_rate                              666081544                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196463                       # Number of instructions simulated
sim_ops                                       4196463                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012118                       # Number of seconds simulated
sim_ticks                                 12117891500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.108574                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  364772                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               700023                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2646                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            109436                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            959613                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30007                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          181679                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           151672                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1161667                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70972                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28632                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196463                       # Number of instructions committed
system.cpu.committedOps                       4196463                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.772076                       # CPI: cycles per instruction
system.cpu.discardedOps                        304573                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   617166                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1476528                       # DTB hits
system.cpu.dtb.data_misses                       8308                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   415590                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872730                       # DTB read hits
system.cpu.dtb.read_misses                       7417                       # DTB read misses
system.cpu.dtb.write_accesses                  201576                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603798                       # DTB write hits
system.cpu.dtb.write_misses                       891                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18274                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3666994                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1150784                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           683170                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17041231                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173248                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  974404                       # ITB accesses
system.cpu.itb.fetch_acv                          473                       # ITB acv
system.cpu.itb.fetch_hits                      969162                       # ITB hits
system.cpu.itb.fetch_misses                      5242                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4241     69.44%     79.25% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.07% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.14% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.19% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.69%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6107                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14451                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2440     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2698     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5156                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2427     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2427     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4872                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11164550000     92.10%     92.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9311000      0.08%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19589000      0.16%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               928696000      7.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12122146000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994672                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899555                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944919                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8188399000     67.55%     67.55% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3933747000     32.45%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24222303                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85395      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541773     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839402     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592594     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104960      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196463                       # Class of committed instruction
system.cpu.quiesceCycles                        13480                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7181072                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317741                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22767959                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22767959                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22767959                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22767959                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116758.764103                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116758.764103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116758.764103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116758.764103                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13004993                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13004993                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13004993                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13004993                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66692.271795                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66692.271795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66692.271795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66692.271795                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349997                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116665.666667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66665.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66665.666667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22417962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22417962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116760.218750                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116760.218750                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12804996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12804996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66692.687500                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66692.687500                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.303195                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539624924000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.303195                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206450                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206450                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130617                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34927                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88604                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34516                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28976                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89194                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41317                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       266924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       266924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210275                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11374720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11374720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6722496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722937                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18108921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               71                       # Total snoops (count)
system.membus.snoopTraffic                       4544                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159902                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002758                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052444                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159461     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     441      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159902                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835236037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378172750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          472974250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5704064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10202496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5704064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5704064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2235328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2235328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34927                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34927                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470714233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371222337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841936570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470714233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470714233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184465094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184465094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184465094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470714233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371222337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1026401664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000209533750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7464                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7464                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413459                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113935                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159414                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123309                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159414                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123309                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10451                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1963                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5801                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2028921000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  744815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4821977250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13620.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32370.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105467                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81917                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159414                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123309                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.668428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.345085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.935503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35072     42.31%     42.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24696     29.79%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10156     12.25%     84.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4629      5.58%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2523      3.04%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1442      1.74%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          949      1.14%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          611      0.74%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2815      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82893                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.956592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.365933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.576583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1383     18.53%     18.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5611     75.17%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           279      3.74%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.18%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.44%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            27      0.36%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7464                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.779903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6643     89.00%     89.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               97      1.30%     90.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              468      6.27%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.40%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.90%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7464                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9533632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  668864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7764608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10202496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7891776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12117886500                       # Total gap between requests
system.mem_ctrls.avgGap                      42861.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5066752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4466880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7764608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418121584.930843770504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368618583.521728992462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640755695.823815584183                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123309                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2555440750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2266536500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297685034750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28672.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32246.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414138.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318636780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169340490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568215480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314014320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     956379840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5308872840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        182640960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7818100710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.170054                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    422490250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11290841250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273276360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145238445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495380340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319286520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     956379840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5239702770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        240889440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7670153715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.961082                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    573514500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11139817000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              996959                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              134500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12110691500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1690624                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1690624                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1690624                       # number of overall hits
system.cpu.icache.overall_hits::total         1690624                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89194                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89194                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89194                       # number of overall misses
system.cpu.icache.overall_misses::total         89194                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5472962000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5472962000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5472962000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5472962000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1779818                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1779818                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1779818                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1779818                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050114                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050114                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050114                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050114                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61360.203601                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61360.203601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61360.203601                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61360.203601                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88604                       # number of writebacks
system.cpu.icache.writebacks::total             88604                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89194                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89194                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89194                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89194                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5383768000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5383768000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5383768000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5383768000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050114                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050114                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050114                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050114                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60360.203601                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60360.203601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60360.203601                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60360.203601                       # average overall mshr miss latency
system.cpu.icache.replacements                  88604                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1690624                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1690624                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89194                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89194                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5472962000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5472962000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1779818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1779818                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050114                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050114                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61360.203601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61360.203601                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89194                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89194                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5383768000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5383768000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050114                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050114                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60360.203601                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60360.203601                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.836020                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1748174                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88682                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.712839                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.836020                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3648830                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3648830                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1333751                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1333751                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1333751                       # number of overall hits
system.cpu.dcache.overall_hits::total         1333751                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106023                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106023                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106023                       # number of overall misses
system.cpu.dcache.overall_misses::total        106023                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6809337500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6809337500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6809337500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6809337500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1439774                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1439774                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1439774                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1439774                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073639                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073639                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073639                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073639                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64225.097385                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64225.097385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64225.097385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64225.097385                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34751                       # number of writebacks
system.cpu.dcache.writebacks::total             34751                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36607                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36607                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4429959500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4429959500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4429959500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4429959500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048213                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048213                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048213                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048213                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63817.556471                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63817.556471                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63817.556471                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63817.556471                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69264                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3321137000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3321137000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852420                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852420                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66986.768592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66986.768592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2701942000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2701942000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047426                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66835.085463                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66835.085463                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56444                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56444                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3488200500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3488200500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587354                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587354                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61799.314365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61799.314365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28989                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1728017500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1728017500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59609.420815                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59609.420815                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          889                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     61615500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     61615500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079439                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079439                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69308.773903                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69308.773903                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          889                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     60726500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     60726500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079439                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079439                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68308.773903                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68308.773903                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542127736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.461063                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1395431                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69264                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.146555                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.461063                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2994466                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2994466                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2741787249500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 317026                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   317026                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   282.02                       # Real time elapsed on the host
host_tick_rate                              699820034                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89409133                       # Number of instructions simulated
sim_ops                                      89409133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.197366                       # Number of seconds simulated
sim_ticks                                197366463000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.018006                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6205391                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8990974                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3914                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            375085                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9274686                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             336189                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1868225                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1532036                       # Number of indirect misses.
system.cpu.branchPred.lookups                10475757                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  472160                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        74836                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84473534                       # Number of instructions committed
system.cpu.committedOps                      84473534                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.666402                       # CPI: cycles per instruction
system.cpu.discardedOps                       1183176                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17050844                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32145325                       # DTB hits
system.cpu.dtb.data_misses                      35722                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3633981                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8723550                       # DTB read hits
system.cpu.dtb.read_misses                       9444                       # DTB read misses
system.cpu.dtb.write_accesses                13416863                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23421775                       # DTB write hits
system.cpu.dtb.write_misses                     26278                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4247                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49149052                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9546905                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         24019698                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       288588790                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.214298                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12089110                       # ITB accesses
system.cpu.itb.fetch_acv                           77                       # ITB acv
system.cpu.itb.fetch_hits                    12087993                       # ITB hits
system.cpu.itb.fetch_misses                      1117                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54503     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1046      1.64%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.22% # number of callpals executed
system.cpu.kern.callpal::rti                     8045     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63850                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88806                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29538     46.98%     46.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     129      0.21%     47.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     202      0.32%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   33008     52.50%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62877                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28245     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      129      0.23%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      202      0.36%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28247     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56823                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180705260500     91.56%     91.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               239891000      0.12%     91.68% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               226564000      0.11%     91.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             16197565000      8.21%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         197369280500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956226                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.855762                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903717                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6514                      
system.cpu.kern.mode_good::user                  6514                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8174                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6514                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796917                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886983                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       118619702000     60.10%     60.10% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78749578500     39.90%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        394187510                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026421      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44678422     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61199      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8709499     10.31%     71.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23429033     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564308      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84473534                       # Class of committed instruction
system.cpu.quiesceCycles                       545416                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       105598720                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          807                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2889825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5778962                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20978105682                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20978105682                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20978105682                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20978105682                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118000.369457                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118000.369457                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118000.369457                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118000.369457                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1461                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   42                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    34.785714                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12079124260                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12079124260                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12079124260                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12079124260                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67944.224660                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67944.224660                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67944.224660                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67944.224660                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     44032380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     44032380                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118366.612903                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118366.612903                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25432380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25432380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68366.612903                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68366.612903                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20934073302                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20934073302                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117999.601495                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117999.601495                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12053691880                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12053691880                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67943.338970                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67943.338970                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1521                       # Transaction distribution
system.membus.trans_dist::ReadResp            1030596                       # Transaction distribution
system.membus.trans_dist::WriteReq               2382                       # Transaction distribution
system.membus.trans_dist::WriteResp              2382                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893982                       # Transaction distribution
system.membus.trans_dist::WritebackClean       424284                       # Transaction distribution
system.membus.trans_dist::CleanEvict           570866                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               28                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682650                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682650                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         424285                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        604792                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1272854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1272854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6861216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6869026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8497448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     54308416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     54308416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8733                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256232064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256240797                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321903837                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2893066                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000278                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016658                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2892263     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     803      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2893066                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7303000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15564016693                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1982881                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12087129000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2236744750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       27154240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146371328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173526080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     27154240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27154240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121214848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121214848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          424285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2287052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2711345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893982                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893982                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137582848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         741622086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             879207528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137582848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137582848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      614161323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            614161323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      614161323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137582848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        741622086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1493368851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2315090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    339797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2280032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000166494500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143260                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143260                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7280518                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2178356                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2711345                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2318086                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2711345                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2318086                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  91508                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2996                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            169681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            168388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            202280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            143400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            148107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           155544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           183912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            156435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            186937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            126711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           131469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           147045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           190517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151229                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25803294500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13099185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74925238250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9849.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28599.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       667                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2282266                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2006607                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2711345                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2318086                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2567209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 142193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 145062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2241                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       646042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    488.876302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.091983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.003203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       159396     24.67%     24.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118211     18.30%     42.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60743      9.40%     52.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38608      5.98%     58.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21656      3.35%     61.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18049      2.79%     64.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15480      2.40%     66.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12620      1.95%     68.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201279     31.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       646042                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.287254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.147480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129665     90.51%     90.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11115      7.76%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1264      0.88%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          619      0.43%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          516      0.36%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           46      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           17      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143260                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.159996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.147398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.736099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136190     95.06%     95.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5998      4.19%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           964      0.67%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            63      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            17      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143260                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167669568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5856512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               148165184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173526080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148357504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       849.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       750.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    879.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    751.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  197366463000                       # Total gap between requests
system.mem_ctrls.avgGap                      39242.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21747008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145922048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    148165184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 110185933.665944054723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 739345711.434267401695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2594.159069466630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 750711046.587484359741                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       424285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2287052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2318086                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11643867250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63280462500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       908500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4901293257750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27443.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27669.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    113562.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2114370.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2331160020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1239010575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9336363960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5953091580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15579894720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77774762070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10296453120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       122510736045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.727221                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25583748500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6590480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 165198140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2282015400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1212897180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9369871980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6132054060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15579894720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      78378723240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9787931040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122743387620                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.906000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24190447750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6590480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 166591640500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1893                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1893                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179790                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179790                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1142                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363366                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3217                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8733                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365821                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1170500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5424000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926533682                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5456500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              522000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    199373913000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24983068                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24983068                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24983068                       # number of overall hits
system.cpu.icache.overall_hits::total        24983068                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       424285                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         424285                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       424285                       # number of overall misses
system.cpu.icache.overall_misses::total        424285                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25184659000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25184659000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25184659000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25184659000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25407353                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25407353                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25407353                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25407353                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016699                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016699                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016699                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016699                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59357.882084                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59357.882084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59357.882084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59357.882084                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       424284                       # number of writebacks
system.cpu.icache.writebacks::total            424284                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       424285                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       424285                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       424285                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       424285                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24760374000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24760374000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24760374000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24760374000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016699                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016699                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016699                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016699                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58357.882084                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58357.882084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58357.882084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58357.882084                       # average overall mshr miss latency
system.cpu.icache.replacements                 424284                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24983068                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24983068                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       424285                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        424285                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25184659000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25184659000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25407353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25407353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016699                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016699                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59357.882084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59357.882084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       424285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       424285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24760374000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24760374000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016699                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016699                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58357.882084                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58357.882084                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25239537                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            424284                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.487365                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51238991                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51238991                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27663656                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27663656                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27663656                       # number of overall hits
system.cpu.dcache.overall_hits::total        27663656                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4147713                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4147713                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4147713                       # number of overall misses
system.cpu.dcache.overall_misses::total       4147713                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254937259000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254937259000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254937259000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254937259000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31811369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31811369                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31811369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31811369                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130385                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130385                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130385                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61464.536963                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61464.536963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61464.536963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61464.536963                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716574                       # number of writebacks
system.cpu.dcache.writebacks::total           1716574                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865807                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865807                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2281906                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2281906                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2281906                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2281906                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3903                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3903                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134923942500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134923942500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134923942500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134923942500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    255677000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    255677000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071732                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071732                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071732                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071732                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59127.739048                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59127.739048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59127.739048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59127.739048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65507.814502                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65507.814502                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2287068                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7728580                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7728580                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       801048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        801048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48782875000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48782875000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8529628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8529628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.093914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60898.816301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60898.816301                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201800                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201800                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       599248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       599248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1521                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1521                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35765863000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35765863000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    255677000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    255677000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070255                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59684.576336                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59684.576336                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168097.961867                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168097.961867                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19935076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19935076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346665                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346665                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206154384000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206154384000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281741                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281741                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61599.946215                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61599.946215                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1664007                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1664007                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682658                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682658                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2382                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2382                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99158079500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99158079500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58929.431590                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58929.431590                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103311                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103311                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5205                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5205                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    397700500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    397700500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047965                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047965                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76407.396734                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76407.396734                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5192                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5192                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    391807000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    391807000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047845                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047845                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75463.597843                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75463.597843                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108418                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108418                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108418                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108418                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199659513000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29769446                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2287068                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.016424                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          676                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66343674                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66343674                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3155889554500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 521218                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   521218                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1494.38                       # Real time elapsed on the host
host_tick_rate                              277107002                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   778895397                       # Number of instructions simulated
sim_ops                                     778895397                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.414102                       # Number of seconds simulated
sim_ticks                                414102305000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.549472                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                31118200                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             35543561                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              23114                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          12885343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          39904889                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             138821                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1014856                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           876035                       # Number of indirect misses.
system.cpu.branchPred.lookups                49830123                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6988743                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        85127                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   689486264                       # Number of instructions committed
system.cpu.committedOps                     689486264                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.201191                       # CPI: cycles per instruction
system.cpu.discardedOps                      14397309                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                123275037                       # DTB accesses
system.cpu.dtb.data_acv                            11                       # DTB access violations
system.cpu.dtb.data_hits                    126186496                       # DTB hits
system.cpu.dtb.data_misses                      30528                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 96979953                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     97980531                       # DTB read hits
system.cpu.dtb.read_misses                      25464                       # DTB read misses
system.cpu.dtb.write_accesses                26295084                       # DTB write accesses
system.cpu.dtb.write_acv                           11                       # DTB write access violations
system.cpu.dtb.write_hits                    28205965                       # DTB write hits
system.cpu.dtb.write_misses                      5064                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              205924                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          589989666                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         107201291                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         32924456                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       200309340                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.832507                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               142975785                       # ITB accesses
system.cpu.itb.fetch_acv                         3344                       # ITB acv
system.cpu.itb.fetch_hits                   142974374                       # ITB hits
system.cpu.itb.fetch_misses                      1411                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   570      1.16%      1.16% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      1.16% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19238     39.19%     40.35% # number of callpals executed
system.cpu.kern.callpal::rdps                     877      1.79%     42.14% # number of callpals executed
system.cpu.kern.callpal::rti                     2599      5.29%     47.43% # number of callpals executed
system.cpu.kern.callpal::callsys                  894      1.82%     49.25% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     49.26% # number of callpals executed
system.cpu.kern.callpal::rdunique               24910     50.74%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  49090                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      69418                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8620     38.72%     38.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     424      1.90%     40.63% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13217     59.37%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22261                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8620     48.80%     48.80% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      424      2.40%     51.20% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8620     48.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17664                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             403166680000     97.39%     97.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               641917500      0.16%     97.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10144322000      2.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         413952919500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.652190                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.793495                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2575                      
system.cpu.kern.mode_good::user                  2575                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3169                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2575                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.812559                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.896588                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29729828000      7.18%      7.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         384223039500     92.82%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      570                       # number of times the context was actually changed
system.cpu.numCycles                        828204610                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            24602453      3.57%      3.57% # Class of committed instruction
system.cpu.op_class_0::IntAlu               541092274     78.48%     82.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                  89208      0.01%     82.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 85278      0.01%     82.07% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 22368      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.07% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7456      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.08% # Class of committed instruction
system.cpu.op_class_0::MemRead               95357308     13.83%     95.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite              27806477      4.03%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             40287      0.01%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            39768      0.01%     99.95% # Class of committed instruction
system.cpu.op_class_0::IprAccess               343387      0.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                689486264                       # Class of committed instruction
system.cpu.tickCycles                       627895270                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           87                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1777732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3555467                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1333640                       # Transaction distribution
system.membus.trans_dist::WriteReq                424                       # Transaction distribution
system.membus.trans_dist::WriteResp               424                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       777356                       # Transaction distribution
system.membus.trans_dist::WritebackClean       549509                       # Transaction distribution
system.membus.trans_dist::CleanEvict           450866                       # Transaction distribution
system.membus.trans_dist::ReadExReq            444091                       # Transaction distribution
system.membus.trans_dist::ReadExResp           444091                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         549509                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        784136                       # Transaction distribution
system.membus.trans_dist::BadAddressError            5                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1648527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1648527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3684666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3685524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5334051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     70337152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     70337152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    128356992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    128360384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               198697536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1778160                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000049                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006995                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1778073    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      87      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1778160                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1060000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9247116000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                7500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6543401500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2909320249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       35168576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       78606208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          113774784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     35168576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      35168576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     49750784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        49750784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          549509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1228222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1777731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       777356                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             777356                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          84927265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         189823160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             274750424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     84927265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         84927265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      120141287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120141287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      120141287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         84927265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        189823160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            394891712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1310510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    481770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1192129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000556494500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        78624                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        78624                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4689233                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1232949                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1777731                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1326834                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1777731                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1326834                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 103832                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16324                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             96209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            101334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            129659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            113056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             94945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            105525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             85709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            101791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            101159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             84209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           135005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           135212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           101830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            83069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            78283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           126904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             81940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             95483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            116794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             84828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             69302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             73661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             73126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           102767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            84726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            60232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            55691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            93206                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21459422750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8369495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             52845029000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12820.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31570.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1234898                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  995963                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1777731                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1326834                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1573649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   96515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  79894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  79577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  79408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  79353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  79388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  79716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  79162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  79099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  78967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  78677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  78637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  78628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       753567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.466386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.308945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.649834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       275308     36.53%     36.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       212374     28.18%     64.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        95779     12.71%     77.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        48421      6.43%     83.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38854      5.16%     89.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18547      2.46%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17720      2.35%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9000      1.19%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37564      4.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       753567                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        78624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.289759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.525658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.956558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          10257     13.05%     13.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         61685     78.46%     91.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          3900      4.96%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1385      1.76%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           585      0.74%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           301      0.38%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          190      0.24%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          126      0.16%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           95      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           44      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           23      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           17      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         78624                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        78624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.668142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.639039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.004734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            53277     67.76%     67.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1045      1.33%     69.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22165     28.19%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1516      1.93%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              515      0.66%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               93      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         78624                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              107129536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6645248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                83873024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               113774784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             84917376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       258.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       202.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    274.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  414102122500                       # Total gap between requests
system.mem_ctrls.avgGap                     133384.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30833280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     76296256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     83873024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 74458122.129989102483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 184244944.012084156275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 202541794.593488186598                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       549509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1228222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1326834                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15611314750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  37233714250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9890192168000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28409.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30315.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7453978.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2863932540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1522242810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6038090940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3276630540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32689013760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     139929933840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      41179551360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       227499395790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.379690                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 105752443500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13827840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 294522021500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2516443020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1337543955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5913547920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3564262980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32689013760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     138291291570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42559460640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       226871563845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        547.863562                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 109385834750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13827840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 290888630250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 424                       # Transaction distribution
system.iobus.trans_dist::WriteResp                424                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1060000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              424000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    414102305000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    144398815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        144398815                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    144398815                       # number of overall hits
system.cpu.icache.overall_hits::total       144398815                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       549508                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         549508                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       549508                       # number of overall misses
system.cpu.icache.overall_misses::total        549508                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  33526565500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  33526565500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  33526565500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  33526565500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    144948323                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    144948323                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    144948323                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    144948323                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003791                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003791                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003791                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003791                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61011.969798                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61011.969798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61011.969798                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61011.969798                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       549509                       # number of writebacks
system.cpu.icache.writebacks::total            549509                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       549508                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       549508                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       549508                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       549508                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  32977056500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  32977056500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  32977056500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  32977056500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003791                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003791                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003791                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003791                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60011.967979                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60011.967979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60011.967979                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60011.967979                       # average overall mshr miss latency
system.cpu.icache.replacements                 549509                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    144398815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       144398815                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       549508                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        549508                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  33526565500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  33526565500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    144948323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    144948323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003791                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003791                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61011.969798                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61011.969798                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       549508                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       549508                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  32977056500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  32977056500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003791                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003791                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60011.967979                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60011.967979                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           145169086                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            550021                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            263.933715                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         290446155                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        290446155                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    122889160                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        122889160                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    122889160                       # number of overall hits
system.cpu.dcache.overall_hits::total       122889160                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1747311                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1747311                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1747311                       # number of overall misses
system.cpu.dcache.overall_misses::total       1747311                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 109068215500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 109068215500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 109068215500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 109068215500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    124636471                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    124636471                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    124636471                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    124636471                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014019                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014019                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014019                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014019                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62420.608295                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62420.608295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62420.608295                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62420.608295                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       777356                       # number of writebacks
system.cpu.dcache.writebacks::total            777356                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       524109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       524109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       524109                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       524109                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1223202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1223202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1223202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1223202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          424                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          424                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  75416299500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75416299500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  75416299500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75416299500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009814                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009814                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009814                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009814                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61654.820300                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61654.820300                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61654.820300                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61654.820300                       # average overall mshr miss latency
system.cpu.dcache.replacements                1228222                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     96004846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        96004846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       876011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        876011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  56288509000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  56288509000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     96880857                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     96880857                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64255.481952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64255.481952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        96897                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        96897                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       779114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       779114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  49459201500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  49459201500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63481.340985                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63481.340985                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26884314                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26884314                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       871300                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       871300                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  52779706500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  52779706500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     27755614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27755614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60575.813727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60575.813727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       427212                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       427212                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       444088                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       444088                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          424                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          424                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25957098000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25957098000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58450.347679                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58450.347679                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        76322                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        76322                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5025                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5025                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    358176500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    358176500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        81347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        81347                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.061772                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.061772                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71278.905473                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71278.905473                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5025                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5025                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    353151500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    353151500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.061772                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.061772                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70278.905473                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70278.905473                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        81177                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        81177                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        81177                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        81177                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 414102305000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           124699672                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1229246                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.444033                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          785                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         250826212                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        250826212                       # Number of data accesses

---------- End Simulation Statistics   ----------
