// Seed: 1570243209
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output tri id_2,
    input tri0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri id_6,
    input wor id_7,
    input wire id_8,
    input wand id_9,
    input tri0 id_10,
    output wand id_11,
    output tri0 id_12
    , id_23,
    input uwire id_13,
    input tri id_14,
    output wor id_15,
    input wire id_16
    , id_24,
    input tri0 id_17,
    input tri1 id_18,
    output wire id_19,
    output wand id_20
    , id_25 = 1,
    input tri id_21
);
  assign id_12 = 1;
  assign id_15 = (id_9);
  tri id_26, id_27, id_28;
  assign id_12 = id_23 ? id_28 : 1 < 1;
  always $display;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output wor id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    output tri0 id_6,
    output tri1 id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    output supply1 id_12,
    input tri0 id_13,
    input tri id_14
    , id_21,
    input tri1 id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri0 id_18,
    input wor id_19
);
  wire id_22;
  assign id_21 = id_17;
  wire id_23;
  module_0(
      id_21,
      id_6,
      id_21,
      id_10,
      id_11,
      id_0,
      id_13,
      id_19,
      id_19,
      id_9,
      id_14,
      id_1,
      id_7,
      id_14,
      id_11,
      id_12,
      id_10,
      id_18,
      id_4,
      id_1,
      id_7,
      id_17
  );
endmodule
