m255
K3
13
cModel Technology
Z0 dD:\Projects\fpl16\DE4_DDR2_UniPHY\software\helloworld_sim_test\obj\default\runtime\sim\mentor
vDE4_QSYS_mem_if_ddr2_emif_c0
!i10b 1
!s100 :91BQmR?ZMR^dRG?LAc==3
I=WzP`L8h`_87zYMl[iBk92
V;iT<T]_McA<K_iIOToK^g1
Z1 dD:\Projects\fpl16\DE4_DDR2_UniPHY\software\helloworld_sim_test\obj\default\runtime\sim\mentor
w1435753777
8D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v
FD:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v
L0 9
OV;L;10.1d;51
r1
!s85 0
31
!s108 1435754476.402000
!s107 D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v|
!s90 -reportprogress|300|D:/Projects/fpl16/cirbm/DE4_DDR2_UniPHY/DE4_QSYS/testbench/DE4_QSYS_tb/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v|-work|c0|
!s101 -O0
o-work c0 -O0
n@d@e4_@q@s@y@s_mem_if_ddr2_emif_c0
