// Seed: 2002775198
module module_0 (
    input  wire id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  wor  id_3
);
  assign id_1 = id_2;
  assign id_1 = -1;
  tri1 id_5;
  wire id_6;
  assign id_5 = 1 && id_2;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input tri id_3,
    output tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    input tri0 id_7,
    output supply1 id_8,
    output tri0 id_9,
    input wand id_10,
    inout tri1 id_11,
    input tri0 id_12,
    output tri id_13,
    output tri0 id_14,
    input wire id_15,
    input tri0 id_16,
    input wire id_17,
    input wor id_18
);
  assign id_9 = 1;
  id_20(
      1, 1
  );
  assign id_9 = id_5;
  wire id_21;
  wire id_22;
  wire id_23;
  assign id_8 = -1 - id_6;
  assign id_9 = -1;
  int  id_24;
  wire id_25;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_3,
      id_2
  );
  assign id_23 = id_25;
endmodule
