<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Answer to Quiz #6</title>
  <meta name="description" content="The correct assertion basically says that if the clock didn’t rise, thenthe signal shouldn’t change either.  Further, the correct assertion mustavoid referen...">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/answer/2019/09/16/fv-answer06.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-102570964-1', 'auto');
  ga('send', 'pageview');

</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/tutorial/">Tutorial</a>
<li><a HREF="/tutorial/formal.html">Formal training</a>


<li><a HREF="/quiz/quizzes.html">Quizzes</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>

<HR>

<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a href="https://www.reddit.com/r/ZipCPU"><span class="username">Reddit</a>
<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post" itemscope itemtype="https://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title" itemprop="name headline">Answer to Quiz #6</h1>
    <p class="post-meta"><time datetime="2019-09-16T00:00:00-04:00" itemprop="datePublished">Sep 16, 2019</time></p>
  </header>

  <div class="post-content" itemprop="articleBody">
<TABLE align="center" style="float: none"><TR><TD><IMG SRC="/quiz/img/fv-answer06.png"></TD></TR></TABLE>
    <p>The correct assertion basically says that if the clock didn’t rise, then
the signal shouldn’t change either.  Further, the correct assertion must
avoid referencing any <code class="highlighter-rouge">$past()</code> values within any assertions on the initial
timestep.  Therefore, while the <code class="highlighter-rouge">!$rose(i_clk)</code> example comes the closest,
even this isn’t quite right.</p>

<p>Let’s walk through these choices.</p>

<p>The <code class="highlighter-rouge">$fell(i_clk)</code> assertion doesn’t capture what we want.  You can see this
in Fig. 1 below.</p>

<table align="center" style="float: center"><caption>Fig 1. $fell(i_clk) doesn't capture when the signal needs to be stable</caption><tr><td><img src="/quiz/img/qz06-fell-failure.svg" alt="" width="640" /></td></tr></table>

<p>Here, you can see that <code class="highlighter-rouge">$fell(i_clk)</code> is only ever true if the clock falls.
If ever the clock takes more than two formal timesteps, the <code class="highlighter-rouge">signal</code> will
be unconstrained as shown in Fig. 1 above.  While unconstrained, the solver
is free to make it take on any value.</p>

<p>The <code class="highlighter-rouge">!$past(i_clk))</code> assertion is also similarly wrong.  This is shown in
Fig. 2 below.</p>

<table align="center" style="float: center"><caption>Fig 2. !$past(i_clk) doesn't do it either</caption><tr><td><img src="/quiz/img/qz06-past-failure.svg" alt="" width="640" /></td></tr></table>

<p>Here you can see that <code class="highlighter-rouge">!$past(i_clk)</code> only constrains our signal over half
the clock period, not the whole clock period.  The second, and worse problem,
is that on the one clock period when we do want to allow <code class="highlighter-rouge">signal</code> to change,
<code class="highlighter-rouge">!$past(i_clk)</code> is true.  A third more subtle problem is that <code class="highlighter-rouge">!$past(i_clk)</code>
isn’t constrained on the initial timestep, and neither is the <code class="highlighter-rouge">$past(signal)</code>
function upon with <code class="highlighter-rouge">$stable(signal)</code> depends.  As a result, our signal is both
over and underconstrained and far from what we want, and guaranteed to fail
any assertion.</p>

<p>But let’s take a closer look at Fig. 2 for a moment.  You’ll then notice that
the one and only clock period we want to allow a change from the previous
period is when the expression, <code class="highlighter-rouge">i_clk &amp;&amp; !$past(i_clk)</code>, is true.  This
expression is equivalent to <code class="highlighter-rouge">$rose(i_clk)</code>.  Therefore we should be able to
insist that <code class="highlighter-rouge">signal</code> be stable all other times or, equivalently, whenever
<code class="highlighter-rouge">!$rose(i_clk)</code>.</p>

<p>Now we get to the subtle problem.  That is, whether you are using <code class="highlighter-rouge">$rose(i_clk)</code>
or <code class="highlighter-rouge">$fell(i_clk)</code>, both internally depend upon <code class="highlighter-rouge">$past(i_clk)</code>–something that
is undefined on the first timestep.  There are two ways around this.</p>

<p>Using the Symbiotic EDA Suite, this could be eaxpressed simply with,</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="p">(</span><span class="o">*</span> <span class="n">gclk</span> <span class="o">*</span><span class="p">)</span> <span class="kt">reg</span> <span class="n">gbl_clk</span><span class="o">;</span>

<span class="k">assert</span> <span class="k">property</span> <span class="p">(</span><span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">gbl_clk</span><span class="p">)</span>
	<span class="mi">1</span> <span class="p">##</span><span class="mi">1</span> <span class="o">!</span><span class="p">$</span><span class="nb">rose</span><span class="p">(</span><span class="n">i_clk</span><span class="p">)</span> <span class="o">|-&gt;</span> <span class="p">$</span><span class="nb">stable</span><span class="p">(</span><span class="n">signal</span><span class="p">)</span><span class="o">;</span></code></pre></figure>

<p>In this case, the <code class="highlighter-rouge">1 ##1</code> will cause the solver to skip the first timestep,
and then perform the check on the second time step where <code class="highlighter-rouge">$rose()</code>,
<code class="highlighter-rouge">$stable()</code>, etc. will be valid.</p>

<p>The other way around this would be to use an <code class="highlighter-rouge">f_past_valid</code> construct again.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="p">(</span><span class="o">*</span> <span class="n">gclk</span> <span class="o">*</span><span class="p">)</span> <span class="kt">reg</span> <span class="n">gbl_clk</span><span class="o">;</span>
<span class="kt">reg</span>	<span class="n">f_past_valid</span><span class="o">;</span>

<span class="k">initial</span>	<span class="n">f_past_valid</span> <span class="o">=</span> <span class="mi">0</span><span class="o">;</span>
<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">gbl_clk</span><span class="p">)</span>
	<span class="n">f_past_valid</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="o">;</span>

<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">gbl_clk</span><span class="p">)</span>
<span class="k">if</span> <span class="p">(</span><span class="n">f_past_valid</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">$</span><span class="nb">rose</span><span class="p">(</span><span class="n">i_clk</span><span class="p">))</span>
	<span class="k">assert</span><span class="p">($</span><span class="nb">stable</span><span class="p">(</span><span class="n">signal</span><span class="p">)</span><span class="o">;</span></code></pre></figure>

<p>Using these assertions, you should be able to achieve a waveform similar
to the one shown in Fig. 3 below.</p>

<table align="center" style="float: center"><caption>Fig 3. The correctly constrained behavior</caption><tr><td><img src="/quiz/img/qz06-stable-success.svg" alt="" width="640" /></td></tr></table>

<p>Do be careful when doing this, however, since the <code class="highlighter-rouge">f_past_valid</code> that’s
appropriate for <code class="highlighter-rouge">gbl_clk</code> isn’t the same as the <code class="highlighter-rouge">f_past_valid</code> that would
be appropriate for <code class="highlighter-rouge">i_clk</code>.  This is why I labeled the <code class="highlighter-rouge">f_past_valid</code> used
in the slide above as <code class="highlighter-rouge">f_past_valid_gbl</code>, to indicate that it’s an
<code class="highlighter-rouge">f_past_valid</code> type of signal, but specifically defined for the <code class="highlighter-rouge">gbl_clk</code>
timestep.</p>

  </div>



</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
