/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 232 176)
	(text "out4reg" (rect 5 0 51 15)(font "Arial" ))
	(text "inst" (rect 8 141 30 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "reg_data[7..0]" (rect 0 0 82 15)(font "Arial" ))
		(text "reg_data[7..0]" (rect 21 27 103 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "addr[1..0]" (rect 0 0 56 15)(font "Arial" ))
		(text "addr[1..0]" (rect 21 43 77 58)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "nWE" (rect 0 0 28 15)(font "Arial" ))
		(text "nWE" (rect 21 59 49 74)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "nCS_reg" (rect 0 0 53 15)(font "Arial" ))
		(text "nCS_reg" (rect 21 75 74 90)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "nreset" (rect 0 0 38 15)(font "Arial" ))
		(text "nreset" (rect 21 91 59 106)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "clk" (rect 0 0 16 15)(font "Arial" ))
		(text "clk" (rect 21 107 37 122)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 216 32)
		(output)
		(text "out_0reg[7..0]" (rect 0 0 82 15)(font "Arial" ))
		(text "out_0reg[7..0]" (rect 113 27 195 42)(font "Arial" ))
		(line (pt 216 32)(pt 200 32)(line_width 3))
	)
	(port
		(pt 216 48)
		(output)
		(text "out_1reg[7..0]" (rect 0 0 82 15)(font "Arial" ))
		(text "out_1reg[7..0]" (rect 113 43 195 58)(font "Arial" ))
		(line (pt 216 48)(pt 200 48)(line_width 3))
	)
	(port
		(pt 216 64)
		(output)
		(text "out_2reg[7..0]" (rect 0 0 82 15)(font "Arial" ))
		(text "out_2reg[7..0]" (rect 113 59 195 74)(font "Arial" ))
		(line (pt 216 64)(pt 200 64)(line_width 3))
	)
	(port
		(pt 216 80)
		(output)
		(text "out_3reg[7..0]" (rect 0 0 82 15)(font "Arial" ))
		(text "out_3reg[7..0]" (rect 113 75 195 90)(font "Arial" ))
		(line (pt 216 80)(pt 200 80)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 200 144)(line_width 1))
	)
)
