Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Mon Dec 31 00:04:21 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[7]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[13]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[7]/CK (DFFR_X1)                          0.00       0.00 r
  y_reg_in/Q_reg[7]/QN (DFFR_X1)                          0.06       0.06 f
  y_reg_in/U16/ZN (INV_X1)                                0.04       0.10 r
  y_reg_in/Q[7] (reg_N24_1)                               0.00       0.10 r
  recoding_block_4/y_tri[0] (r4mbePP_preprocessing_n_bit24_4)
                                                          0.00       0.10 r
  recoding_block_4/U3/ZN (XNOR2_X1)                       0.08       0.18 r
  recoding_block_4/MUX_X/sel (mux2_n_bit25_9)             0.00       0.18 r
  recoding_block_4/MUX_X/U6/Z (BUF_X1)                    0.06       0.24 r
  recoding_block_4/MUX_X/U23/Z (MUX2_X1)                  0.08       0.32 f
  recoding_block_4/MUX_X/o[16] (mux2_n_bit25_9)           0.00       0.32 f
  recoding_block_4/MUX_0/i1[16] (mux2_n_bit25_8)          0.00       0.32 f
  recoding_block_4/MUX_0/U23/Z (MUX2_X1)                  0.07       0.39 f
  recoding_block_4/MUX_0/o[16] (mux2_n_bit25_8)           0.00       0.39 f
  recoding_block_4/x_absY[16] (r4mbePP_preprocessing_n_bit24_4)
                                                          0.00       0.39 f
  bitwiseInverterX_4/dataIn[16] (bitwiseInv_n_bit25_4)
                                                          0.00       0.39 f
  bitwiseInverterX_4/U30/ZN (XNOR2_X1)                    0.06       0.44 f
  bitwiseInverterX_4/dataOut[16] (bitwiseInv_n_bit25_4)
                                                          0.00       0.44 f
  lv4_c24_FA_1/i1 (fullAdder_213)                         0.00       0.44 f
  lv4_c24_FA_1/HA_0/i1 (halfAdder_427)                    0.00       0.44 f
  lv4_c24_FA_1/HA_0/U4/Z (XOR2_X1)                        0.08       0.52 f
  lv4_c24_FA_1/HA_0/s (halfAdder_427)                     0.00       0.52 f
  lv4_c24_FA_1/HA_1/i1 (halfAdder_426)                    0.00       0.52 f
  lv4_c24_FA_1/HA_1/U3/ZN (AND2_X1)                       0.04       0.56 f
  lv4_c24_FA_1/HA_1/co (halfAdder_426)                    0.00       0.56 f
  lv4_c24_FA_1/U1/ZN (OR2_X2)                             0.05       0.62 f
  lv4_c24_FA_1/co (fullAdder_213)                         0.00       0.62 f
  lv3_c25_FA_0/i1 (fullAdder_165)                         0.00       0.62 f
  lv3_c25_FA_0/HA_0/i1 (halfAdder_331)                    0.00       0.62 f
  lv3_c25_FA_0/HA_0/U2/Z (XOR2_X1)                        0.07       0.69 f
  lv3_c25_FA_0/HA_0/s (halfAdder_331)                     0.00       0.69 f
  lv3_c25_FA_0/HA_1/i1 (halfAdder_330)                    0.00       0.69 f
  lv3_c25_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       0.73 f
  lv3_c25_FA_0/HA_1/co (halfAdder_330)                    0.00       0.73 f
  lv3_c25_FA_0/U1/ZN (OR2_X2)                             0.06       0.79 f
  lv3_c25_FA_0/co (fullAdder_165)                         0.00       0.79 f
  lv2_c26_FA_0/i0 (fullAdder_101)                         0.00       0.79 f
  lv2_c26_FA_0/HA_0/i0 (halfAdder_203)                    0.00       0.79 f
  lv2_c26_FA_0/HA_0/U3/ZN (NAND2_X1)                      0.03       0.82 r
  lv2_c26_FA_0/HA_0/U4/ZN (NAND2_X1)                      0.03       0.84 f
  lv2_c26_FA_0/HA_0/s (halfAdder_203)                     0.00       0.84 f
  lv2_c26_FA_0/HA_1/i1 (halfAdder_202)                    0.00       0.84 f
  lv2_c26_FA_0/HA_1/U3/ZN (AND2_X1)                       0.04       0.88 f
  lv2_c26_FA_0/HA_1/co (halfAdder_202)                    0.00       0.88 f
  lv2_c26_FA_0/U1/ZN (OR2_X2)                             0.05       0.94 f
  lv2_c26_FA_0/co (fullAdder_101)                         0.00       0.94 f
  lv1_c27_FA_0/i0 (fullAdder_53)                          0.00       0.94 f
  lv1_c27_FA_0/HA_0/i0 (halfAdder_107)                    0.00       0.94 f
  lv1_c27_FA_0/HA_0/U3/Z (XOR2_X1)                        0.08       1.01 f
  lv1_c27_FA_0/HA_0/s (halfAdder_107)                     0.00       1.01 f
  lv1_c27_FA_0/HA_1/i1 (halfAdder_106)                    0.00       1.01 f
  lv1_c27_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       1.05 f
  lv1_c27_FA_0/HA_1/co (halfAdder_106)                    0.00       1.05 f
  lv1_c27_FA_0/U1/ZN (OR2_X2)                             0.05       1.11 f
  lv1_c27_FA_0/co (fullAdder_53)                          0.00       1.11 f
  lv0_c28_FA_0/i0 (fullAdder_16)                          0.00       1.11 f
  lv0_c28_FA_0/HA_0/i0 (halfAdder_33)                     0.00       1.11 f
  lv0_c28_FA_0/HA_0/U3/Z (XOR2_X1)                        0.07       1.18 f
  lv0_c28_FA_0/HA_0/s (halfAdder_33)                      0.00       1.18 f
  lv0_c28_FA_0/HA_1/i1 (halfAdder_32)                     0.00       1.18 f
  lv0_c28_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       1.22 f
  lv0_c28_FA_0/HA_1/co (halfAdder_32)                     0.00       1.22 f
  lv0_c28_FA_0/U1/ZN (OR2_X2)                             0.06       1.28 f
  lv0_c28_FA_0/co (fullAdder_16)                          0.00       1.28 f
  add_3994/A[23] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       1.28 f
  add_3994/U452/ZN (NOR2_X1)                              0.05       1.33 r
  add_3994/U647/ZN (NOR2_X1)                              0.03       1.36 f
  add_3994/U434/ZN (AOI21_X1)                             0.05       1.41 r
  add_3994/U677/ZN (OAI21_X1)                             0.05       1.46 f
  add_3994/U418/ZN (AOI21_X1)                             0.08       1.54 r
  add_3994/U664/ZN (OAI21_X1)                             0.04       1.58 f
  add_3994/U661/ZN (XNOR2_X1)                             0.06       1.64 f
  add_3994/SUM[29] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.64 f
  p_reg_out/D[13] (reg_N24_0)                             0.00       1.64 f
  p_reg_out/U24/ZN (NAND2_X1)                             0.03       1.67 r
  p_reg_out/U25/ZN (NAND2_X1)                             0.02       1.69 f
  p_reg_out/Q_reg[13]/D (DFFR_X1)                         0.01       1.70 f
  data arrival time                                                  1.70

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[13]/CK (DFFR_X1)                        0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.81


1
