

================================================================
== Vitis HLS Report for 'PID'
================================================================
* Date:           Mon Jul 19 21:41:31 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        pid
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.380 us|  0.380 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%pmax_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %pmax" [pid.cpp:6]   --->   Operation 40 'read' 'pmax_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%ts_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %ts" [pid.cpp:6]   --->   Operation 41 'read' 'ts_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%sample_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %sample" [pid.cpp:6]   --->   Operation 42 'read' 'sample_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%KD_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %KD" [pid.cpp:6]   --->   Operation 43 'read' 'KD_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%KI_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %KI" [pid.cpp:6]   --->   Operation 44 'read' 'KI_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%KP_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %KP" [pid.cpp:6]   --->   Operation 45 'read' 'KP_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%set_point_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %set_point" [pid.cpp:6]   --->   Operation 46 'read' 'set_point_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 47 [5/5] (7.25ns)   --->   "%error = fsub i32 %set_point_read, i32 %sample_read" [pid.cpp:22]   --->   Operation 47 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 48 [4/5] (7.25ns)   --->   "%error = fsub i32 %set_point_read, i32 %sample_read" [pid.cpp:22]   --->   Operation 48 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 49 [3/5] (7.25ns)   --->   "%error = fsub i32 %set_point_read, i32 %sample_read" [pid.cpp:22]   --->   Operation 49 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 50 [2/5] (7.25ns)   --->   "%error = fsub i32 %set_point_read, i32 %sample_read" [pid.cpp:22]   --->   Operation 50 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 51 [1/5] (7.25ns)   --->   "%error = fsub i32 %set_point_read, i32 %sample_read" [pid.cpp:22]   --->   Operation 51 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 52 [4/4] (5.70ns)   --->   "%p = fmul i32 %error, i32 %KP_read" [pid.cpp:24]   --->   Operation 52 'fmul' 'p' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %error, i32 %ts_read" [pid.cpp:25]   --->   Operation 53 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%error_prev_load = load i32 %error_prev" [pid.cpp:26]   --->   Operation 54 'load' 'error_prev_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [5/5] (7.25ns)   --->   "%sub3 = fsub i32 %error, i32 %error_prev_load" [pid.cpp:26]   --->   Operation 55 'fsub' 'sub3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %error, i32 %error_prev" [pid.cpp:29]   --->   Operation 56 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 57 [3/4] (5.70ns)   --->   "%p = fmul i32 %error, i32 %KP_read" [pid.cpp:24]   --->   Operation 57 'fmul' 'p' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %error, i32 %ts_read" [pid.cpp:25]   --->   Operation 58 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [4/5] (7.25ns)   --->   "%sub3 = fsub i32 %error, i32 %error_prev_load" [pid.cpp:26]   --->   Operation 59 'fsub' 'sub3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 60 [2/4] (5.70ns)   --->   "%p = fmul i32 %error, i32 %KP_read" [pid.cpp:24]   --->   Operation 60 'fmul' 'p' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %error, i32 %ts_read" [pid.cpp:25]   --->   Operation 61 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [3/5] (7.25ns)   --->   "%sub3 = fsub i32 %error, i32 %error_prev_load" [pid.cpp:26]   --->   Operation 62 'fsub' 'sub3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 63 [1/4] (5.70ns)   --->   "%p = fmul i32 %error, i32 %KP_read" [pid.cpp:24]   --->   Operation 63 'fmul' 'p' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %error, i32 %ts_read" [pid.cpp:25]   --->   Operation 64 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [2/5] (7.25ns)   --->   "%sub3 = fsub i32 %error, i32 %error_prev_load" [pid.cpp:26]   --->   Operation 65 'fsub' 'sub3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 66 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %mul1, i32 %KI_read" [pid.cpp:25]   --->   Operation 66 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [1/5] (7.25ns)   --->   "%sub3 = fsub i32 %error, i32 %error_prev_load" [pid.cpp:26]   --->   Operation 67 'fsub' 'sub3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 68 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %mul1, i32 %KI_read" [pid.cpp:25]   --->   Operation 68 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [16/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 69 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 70 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %mul1, i32 %KI_read" [pid.cpp:25]   --->   Operation 70 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 71 [15/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 71 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 72 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %mul1, i32 %KI_read" [pid.cpp:25]   --->   Operation 72 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 73 [14/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 73 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 74 [13/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 74 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 75 [12/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 75 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 76 [11/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 76 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 77 [10/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 77 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 78 [9/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 78 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 79 [8/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 79 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 80 [7/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 80 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 81 [1/1] (0.00ns)   --->   "%i_prev_load = load i32 %i_prev" [pid.cpp:25]   --->   Operation 81 'load' 'i_prev_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 82 [5/5] (7.25ns)   --->   "%i = fadd i32 %i_prev_load, i32 %mul2" [pid.cpp:25]   --->   Operation 82 'fadd' 'i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 83 [6/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 83 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 84 [4/5] (7.25ns)   --->   "%i = fadd i32 %i_prev_load, i32 %mul2" [pid.cpp:25]   --->   Operation 84 'fadd' 'i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 85 [5/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 85 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 86 [3/5] (7.25ns)   --->   "%i = fadd i32 %i_prev_load, i32 %mul2" [pid.cpp:25]   --->   Operation 86 'fadd' 'i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 87 [4/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 87 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 88 [2/5] (7.25ns)   --->   "%i = fadd i32 %i_prev_load, i32 %mul2" [pid.cpp:25]   --->   Operation 88 'fadd' 'i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 89 [3/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 89 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 90 [1/5] (7.25ns)   --->   "%i = fadd i32 %i_prev_load, i32 %mul2" [pid.cpp:25]   --->   Operation 90 'fadd' 'i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 91 [2/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 91 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 92 [1/16] (6.07ns)   --->   "%div = fdiv i32 %sub3, i32 %ts_read" [pid.cpp:26]   --->   Operation 92 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 93 [5/5] (7.25ns)   --->   "%add5 = fadd i32 %p, i32 %i" [pid.cpp:28]   --->   Operation 93 'fadd' 'add5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 94 [4/4] (5.70ns)   --->   "%d = fmul i32 %div, i32 %KD_read" [pid.cpp:26]   --->   Operation 94 'fmul' 'd' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 95 [4/5] (7.25ns)   --->   "%add5 = fadd i32 %p, i32 %i" [pid.cpp:28]   --->   Operation 95 'fadd' 'add5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 96 [3/4] (5.70ns)   --->   "%d = fmul i32 %div, i32 %KD_read" [pid.cpp:26]   --->   Operation 96 'fmul' 'd' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 97 [3/5] (7.25ns)   --->   "%add5 = fadd i32 %p, i32 %i" [pid.cpp:28]   --->   Operation 97 'fadd' 'add5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 98 [2/4] (5.70ns)   --->   "%d = fmul i32 %div, i32 %KD_read" [pid.cpp:26]   --->   Operation 98 'fmul' 'd' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 99 [2/5] (7.25ns)   --->   "%add5 = fadd i32 %p, i32 %i" [pid.cpp:28]   --->   Operation 99 'fadd' 'add5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 100 [1/4] (5.70ns)   --->   "%d = fmul i32 %div, i32 %KD_read" [pid.cpp:26]   --->   Operation 100 'fmul' 'd' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 101 [1/5] (7.25ns)   --->   "%add5 = fadd i32 %p, i32 %i" [pid.cpp:28]   --->   Operation 101 'fadd' 'add5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 102 [5/5] (7.25ns)   --->   "%op = fadd i32 %add5, i32 %d" [pid.cpp:28]   --->   Operation 102 'fadd' 'op' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 103 [4/5] (7.25ns)   --->   "%op = fadd i32 %add5, i32 %d" [pid.cpp:28]   --->   Operation 103 'fadd' 'op' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 104 [3/5] (7.25ns)   --->   "%op = fadd i32 %add5, i32 %d" [pid.cpp:28]   --->   Operation 104 'fadd' 'op' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 105 [2/5] (7.25ns)   --->   "%op = fadd i32 %add5, i32 %d" [pid.cpp:28]   --->   Operation 105 'fadd' 'op' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 106 [1/5] (7.25ns)   --->   "%op = fadd i32 %add5, i32 %d" [pid.cpp:28]   --->   Operation 106 'fadd' 'op' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.43>
ST_37 : Operation 107 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %op, i32 %pmax_read" [pid.cpp:30]   --->   Operation 107 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.43>
ST_38 : Operation 108 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_ogt  i32 %op, i32 %pmax_read" [pid.cpp:30]   --->   Operation 108 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.01>
ST_39 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 110 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 110 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %set_point"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %set_point, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %set_point, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %KP"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %KP, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %KP, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %KI"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %KI, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %KI, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %KD"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %KD, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %KD, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sample"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sample, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sample, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ts"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ts, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ts, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pmax"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pmax, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pmax, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %op" [pid.cpp:30]   --->   Operation 133 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 134 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [pid.cpp:30]   --->   Operation 134 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [pid.cpp:30]   --->   Operation 135 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln30_1 = bitcast i32 %pmax_read" [pid.cpp:30]   --->   Operation 136 'bitcast' 'bitcast_ln30_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30_1, i32 23, i32 30" [pid.cpp:30]   --->   Operation 137 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i32 %bitcast_ln30_1" [pid.cpp:30]   --->   Operation 138 'trunc' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 139 [1/1] (1.55ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp, i8 255" [pid.cpp:30]   --->   Operation 139 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 140 [1/1] (2.44ns)   --->   "%icmp_ln30_1 = icmp_eq  i23 %trunc_ln30, i23 0" [pid.cpp:30]   --->   Operation 140 'icmp' 'icmp_ln30_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%or_ln30 = or i1 %icmp_ln30_1, i1 %icmp_ln30" [pid.cpp:30]   --->   Operation 141 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 142 [1/1] (1.55ns)   --->   "%icmp_ln30_2 = icmp_ne  i8 %tmp_1, i8 255" [pid.cpp:30]   --->   Operation 142 'icmp' 'icmp_ln30_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 143 [1/1] (2.44ns)   --->   "%icmp_ln30_3 = icmp_eq  i23 %trunc_ln30_1, i23 0" [pid.cpp:30]   --->   Operation 143 'icmp' 'icmp_ln30_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%or_ln30_1 = or i1 %icmp_ln30_3, i1 %icmp_ln30_2" [pid.cpp:30]   --->   Operation 144 'or' 'or_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%and_ln30 = and i1 %or_ln30, i1 %or_ln30_1" [pid.cpp:30]   --->   Operation 145 'and' 'and_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln30_1 = and i1 %and_ln30, i1 %tmp_2" [pid.cpp:30]   --->   Operation 146 'and' 'and_ln30_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 147 [1/1] (1.58ns)   --->   "%br_ln30 = br i1 %and_ln30_1, void, void %._crit_edge" [pid.cpp:30]   --->   Operation 147 'br' 'br_ln30' <Predicate = true> <Delay = 1.58>
ST_39 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %i, i32 %i_prev" [pid.cpp:34]   --->   Operation 148 'store' 'store_ln34' <Predicate = (!and_ln30_1)> <Delay = 0.00>
ST_39 : Operation 149 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!and_ln30_1)> <Delay = 1.58>
ST_39 : Operation 150 [1/1] (0.00ns)   --->   "%op_1 = phi i32 %op, void, i32 %pmax_read, void"   --->   Operation 150 'phi' 'op_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln38 = ret i32 %op_1" [pid.cpp:38]   --->   Operation 151 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('pmax', pid.cpp:6) on port 'pmax' (pid.cpp:6) [34]  (1 ns)

 <State 2>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('error', pid.cpp:22) [41]  (7.26 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('error', pid.cpp:22) [41]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('error', pid.cpp:22) [41]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('error', pid.cpp:22) [41]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('error', pid.cpp:22) [41]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'load' operation ('error_prev_load', pid.cpp:26) on static variable 'error_prev' [47]  (0 ns)
	'fsub' operation ('sub3', pid.cpp:26) [48]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub3', pid.cpp:26) [48]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub3', pid.cpp:26) [48]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub3', pid.cpp:26) [48]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub3', pid.cpp:26) [48]  (7.26 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', pid.cpp:26) [49]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', pid.cpp:26) [49]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', pid.cpp:26) [49]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', pid.cpp:26) [49]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', pid.cpp:26) [49]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', pid.cpp:26) [49]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', pid.cpp:26) [49]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', pid.cpp:26) [49]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', pid.cpp:26) [49]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div', pid.cpp:26) [49]  (6.08 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'load' operation ('i_prev_load', pid.cpp:25) on static variable 'i_prev' [43]  (0 ns)
	'fadd' operation ('i', pid.cpp:25) [46]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('i', pid.cpp:25) [46]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('i', pid.cpp:25) [46]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('i', pid.cpp:25) [46]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('i', pid.cpp:25) [46]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add5', pid.cpp:28) [51]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add5', pid.cpp:28) [51]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add5', pid.cpp:28) [51]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add5', pid.cpp:28) [51]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add5', pid.cpp:28) [51]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('op', pid.cpp:28) [52]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('op', pid.cpp:28) [52]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('op', pid.cpp:28) [52]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('op', pid.cpp:28) [52]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('op', pid.cpp:28) [52]  (7.26 ns)

 <State 37>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', pid.cpp:30) [67]  (5.43 ns)

 <State 38>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', pid.cpp:30) [67]  (5.43 ns)

 <State 39>: 5.01ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln30_1', pid.cpp:30) [61]  (2.45 ns)
	'or' operation ('or_ln30', pid.cpp:30) [62]  (0 ns)
	'and' operation ('and_ln30', pid.cpp:30) [66]  (0 ns)
	'and' operation ('and_ln30_1', pid.cpp:30) [68]  (0.978 ns)
	multiplexor before 'phi' operation ('op') with incoming values : ('pmax', pid.cpp:6) ('op', pid.cpp:28) [74]  (1.59 ns)
	'phi' operation ('op') with incoming values : ('pmax', pid.cpp:6) ('op', pid.cpp:28) [74]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
