m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/FirstCode
Eintro
Z1 w1705604891
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z5 8C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/FirstCode/Intro.vhd
Z6 FC:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/FirstCode/Intro.vhd
l0
L6 1
VdNXi4C74cTP2^e^;H]@[U0
!s100 TNAeVB`]bDaa^flc?LNI20
Z7 OV;C;2020.1;71
32
Z8 !s110 1705974430
!i10b 1
Z9 !s108 1705974430.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/FirstCode/Intro.vhd|
Z11 !s107 C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/FirstCode/Intro.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Aintro_arch
R2
R3
R4
Z14 DEx4 work 5 intro 0 22 dNXi4C74cTP2^e^;H]@[U0
!i122 0
l15
L13 8
Vk@o274Ggk_Xi`[5^kVEjL1
!s100 c2jGn]1o;ZBFV:]1d7I3a2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eintro_tb
Z15 w1705953240
R2
R3
R4
!i122 1
R0
Z16 8C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/FirstCode/Intro_tb.vhd
Z17 FC:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/FirstCode/Intro_tb.vhd
l0
L6 1
V2zV;naJR<2BhaJWCe?k>N3
!s100 Y7dRG@hY2Ag5a1BLUd:MO3
R7
32
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/FirstCode/Intro_tb.vhd|
Z19 !s107 C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/FirstCode/Intro_tb.vhd|
!i113 1
R12
R13
Aintro_arch
R2
R3
R4
Z20 DEx4 work 8 intro_tb 0 22 2zV;naJR<2BhaJWCe?k>N3
!i122 1
l14
L12 25
VW6@j`LTN<H[Nz6=LPn?8Q0
!s100 Xh^lEhOA=YH6ZDHbFeNNB2
R7
32
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
Etop
Z21 w1705606191
R2
R3
R4
!i122 2
R0
Z22 8C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/FirstCode/top.vhd
Z23 FC:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/FirstCode/top.vhd
l0
L6 1
VBQYPaM<U@PCnCb<1MHB:P2
!s100 g0U1CKXOMd?5mYQAmm;iz1
R7
32
Z24 !s110 1705974431
!i10b 1
Z25 !s108 1705974431.000000
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/FirstCode/top.vhd|
!s107 C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/FirstCode/top.vhd|
!i113 1
R12
R13
Aintro_arch
R14
R20
R2
R3
R4
DEx4 work 3 top 0 22 BQYPaM<U@PCnCb<1MHB:P2
!i122 2
l12
L9 7
Vz:8h1UAXnAFf^_oKLG[eI3
!s100 hIB@R4FKmmHeC?>_c73W12
R7
32
R24
!i10b 1
R25
R26
Z27 !s107 C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/FirstCode/top.vhd|
!i113 1
R12
R13
