Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul 31 14:24:21 2018
| Host         : GSSLW17031962 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file base_mb_wrapper_control_sets_placed.rpt
| Design       : base_mb_wrapper
| Device       : xcku040
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   109 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             161 |           26 |
| No           | No                    | Yes                    |              29 |            4 |
| No           | Yes                   | No                     |             262 |           57 |
| Yes          | No                    | No                     |             240 |           40 |
| Yes          | No                    | Yes                    |              15 |            7 |
| Yes          | Yes                   | No                     |             887 |          167 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                                                                              Enable Signal                                                                                             |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                        | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              1 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              1 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              1 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                        | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                              |                1 |              1 |
| ~base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                                    |                1 |              1 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                0 |              1 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              1 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                        |                                                                                                                                                      |                0 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                   |                1 |              2 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/single_step_count_reg[0][0]                                                               | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_12                                                                                            | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                     |                0 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                    |                                                                                                                                                      |                0 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                 |                0 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/ex_valid_jump_reg                       |                0 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/axi_awready_i_2_n_0                                                                                                                                               | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              2 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                             |                                                                                                                                                      |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/axi_awready_i_2_n_0                                                                                                                                   | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0[0]                                         |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/axi_arready_i_1_n_0                                                                                                                                               | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                                                                   | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                          | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                0 |              2 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                 |                                                                                                                                                      |                0 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                      | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                         |                0 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                      | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                           |                1 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                              | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                     |                0 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                  |                0 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                 | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                |                0 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    |                                                                                                                                                      |                1 |              4 |
| ~base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                        | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                |                0 |              4 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                 | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                |                1 |              4 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                      |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                      |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                1 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                        |                                                                                                                                                      |                0 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr                                                                                                          |                2 |              6 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                      |                                                                                                                                                      |                1 |              6 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                 |                                                                                                                                                      |                3 |              6 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                      |                7 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                             |                                                                                                                                                      |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                       |                                                                                                                                                      |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                           | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                   | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/duty_cycle[31]_i_1_n_0                                                                                                                                | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/duty_cycle[7]_i_1_n_0                                                                                                                                 | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/duty_cycle[15]_i_1_n_0                                                                                                                                | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/duty_cycle[23]_i_1_n_0                                                                                                                                | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/window_reg[31]_i_1_n_0                                                                                                                                            | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                  | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                  | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                            | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                  | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                             | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                            | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                            | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                  | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                   | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                  | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                  | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/window_reg[7]_i_1_n_0                                                                                                                                             | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/bias_reg[23]_i_1_n_0                                                                                                                                              | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/window_reg[15]_i_1_n_0                                                                                                                                            | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/bias_reg[15]_i_1_n_0                                                                                                                                              | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/bias_reg[31]_i_1_n_0                                                                                                                                              | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/bias_reg[7]_i_1_n_0                                                                                                                                               | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/window_reg[23]_i_1_n_0                                                                                                                                            | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/p_1_in[7]                                                                                                                                                         | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/p_1_in[15]                                                                                                                                                        | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/p_1_in[23]                                                                                                                                                        | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/p_1_in[31]                                                                                                                                                        | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                0 |              8 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                    |                                                                                                                                                      |                1 |              8 |
| ~base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                      |                2 |              8 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                      |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                2 |             10 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                     |                                                                                                                                                      |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                       |                4 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                             | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                0 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                      | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                       |                3 |             18 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             20 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                        | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]                                                                         |                3 |             23 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                 |                0 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/pwmcore_0/U0/pwmcore_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                 | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |               23 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |               10 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/roic_interface_driver_0/U0/axi_rdata[31]_i_1_n_0                                                                                                                                             | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |               14 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             |                                                                                                                                                      |                7 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_12                                                                                            | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |               17 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                0 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                  | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                3 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                |                5 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                             |                                                                                                                                                      |                0 |             32 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                                      |                7 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                      |                6 |             33 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                        |                                                                                                                                                      |                8 |             47 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                           |                                                                                                                                                      |                6 |             75 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_12                                                                                            | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               25 |             78 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                        |                                                                                                                                                      |               11 |             78 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        |                                                                                                                                                      |               22 |             99 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[34]                                                                                                              |                                                                                                                                                      |                8 |            128 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                        | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               39 |            143 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                    | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               47 |            218 |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 2      |                    15 |
| 3      |                     4 |
| 4      |                     8 |
| 5      |                     2 |
| 6      |                     7 |
| 8      |                    35 |
| 10     |                     2 |
| 13     |                     1 |
| 16+    |                    26 |
+--------+-----------------------+


