<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2224" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2224{left:96px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2_2224{left:360px;bottom:48px;letter-spacing:-0.36px;word-spacing:0.23px;}
#t3_2224{left:811px;bottom:48px;letter-spacing:-0.12px;}
#t4_2224{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t5_2224{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_2224{left:96px;bottom:953px;letter-spacing:0.13px;word-spacing:0.01px;}
#t7_2224{left:96px;bottom:934px;letter-spacing:0.13px;}
#t8_2224{left:96px;bottom:910px;letter-spacing:0.13px;word-spacing:-0.43px;}
#t9_2224{left:96px;bottom:892px;letter-spacing:0.13px;word-spacing:0.01px;}
#ta_2224{left:96px;bottom:867px;letter-spacing:0.13px;}
#tb_2224{left:96px;bottom:849px;letter-spacing:0.13px;}
#tc_2224{left:96px;bottom:824px;letter-spacing:0.13px;word-spacing:0.01px;}
#td_2224{left:96px;bottom:799px;letter-spacing:-0.33px;}
#te_2224{left:96px;bottom:771px;letter-spacing:0.12px;word-spacing:-0.67px;}
#tf_2224{left:96px;bottom:753px;letter-spacing:0.13px;word-spacing:-0.04px;}
#tg_2224{left:96px;bottom:734px;letter-spacing:0.12px;word-spacing:0.01px;}
#th_2224{left:96px;bottom:708px;letter-spacing:-0.31px;}
#ti_2224{left:96px;bottom:681px;letter-spacing:0.13px;}
#tj_2224{left:96px;bottom:658px;letter-spacing:0.16px;word-spacing:0.05px;}
#tk_2224{left:96px;bottom:635px;letter-spacing:0.12px;word-spacing:-0.67px;}
#tl_2224{left:96px;bottom:617px;letter-spacing:0.12px;word-spacing:-0.05px;}
#tm_2224{left:96px;bottom:598px;letter-spacing:0.12px;}
#tn_2224{left:96px;bottom:576px;letter-spacing:0.16px;word-spacing:0.05px;}
#to_2224{left:96px;bottom:552px;letter-spacing:0.12px;word-spacing:-0.34px;}
#tp_2224{left:96px;bottom:534px;letter-spacing:0.12px;word-spacing:-0.1px;}
#tq_2224{left:96px;bottom:497px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tr_2224{left:96px;bottom:361px;letter-spacing:0.13px;word-spacing:-0.3px;}
#ts_2224{left:96px;bottom:343px;letter-spacing:-0.05px;word-spacing:0.1px;}
#tt_2224{left:96px;bottom:306px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tu_2224{left:97px;bottom:1016px;letter-spacing:0.05px;}
#tv_2224{left:97px;bottom:987px;letter-spacing:0.09px;}
#tw_2224{left:480px;bottom:1016px;letter-spacing:0.22px;word-spacing:0.01px;}
#tx_2224{left:598px;bottom:987px;letter-spacing:0.21px;word-spacing:0.01px;}
#ty_2224{left:171px;bottom:464px;letter-spacing:0.19px;}
#tz_2224{left:294px;bottom:464px;letter-spacing:0.15px;}
#t10_2224{left:554px;bottom:464px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t11_2224{left:146px;bottom:441px;letter-spacing:0.04px;}
#t12_2224{left:293px;bottom:441px;letter-spacing:0.16px;}
#t13_2224{left:362px;bottom:441px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t14_2224{left:116px;bottom:418px;letter-spacing:0.09px;word-spacing:0.12px;}
#t15_2224{left:305px;bottom:418px;letter-spacing:-0.38px;}
#t16_2224{left:362px;bottom:418px;letter-spacing:0.1px;word-spacing:0.03px;}
#t17_2224{left:116px;bottom:395px;letter-spacing:0.09px;word-spacing:0.12px;}
#t18_2224{left:300px;bottom:395px;letter-spacing:-0.2px;}
#t19_2224{left:362px;bottom:395px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1a_2224{left:99px;bottom:275px;letter-spacing:0.17px;}
#t1b_2224{left:390px;bottom:275px;letter-spacing:0.18px;}
#t1c_2224{left:614px;bottom:275px;letter-spacing:0.14px;}
#t1d_2224{left:99px;bottom:252px;letter-spacing:0.01px;}
#t1e_2224{left:191px;bottom:252px;letter-spacing:0.15px;}
#t1f_2224{left:232px;bottom:252px;}
#t1g_2224{left:241px;bottom:252px;letter-spacing:0.17px;}
#t1h_2224{left:371px;bottom:252px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1i_2224{left:477px;bottom:252px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1j_2224{left:709px;bottom:252px;letter-spacing:0.2px;}
#t1k_2224{left:754px;bottom:252px;letter-spacing:0.11px;}
#t1l_2224{left:784px;bottom:252px;letter-spacing:0.2px;}
#t1m_2224{left:477px;bottom:237px;letter-spacing:0.16px;}
#t1n_2224{left:495px;bottom:237px;letter-spacing:0.17px;}
#t1o_2224{left:558px;bottom:237px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1p_2224{left:477px;bottom:221px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1q_2224{left:719px;bottom:221px;letter-spacing:0.2px;}
#t1r_2224{left:761px;bottom:221px;}
#t1s_2224{left:99px;bottom:198px;letter-spacing:0.17px;}
#t1t_2224{left:621px;bottom:198px;letter-spacing:0.15px;}
#t1u_2224{left:480px;bottom:175px;letter-spacing:0.2px;}
#t1v_2224{left:528px;bottom:175px;letter-spacing:0.15px;}
#t1w_2224{left:667px;bottom:175px;letter-spacing:-0.04px;}
#t1x_2224{left:773px;bottom:175px;letter-spacing:0.18px;}
#t1y_2224{left:99px;bottom:153px;letter-spacing:0.03px;}
#t1z_2224{left:201px;bottom:153px;letter-spacing:0.16px;word-spacing:0.01px;}
#t20_2224{left:485px;bottom:153px;letter-spacing:0.15px;}
#t21_2224{left:561px;bottom:153px;letter-spacing:0.16px;}
#t22_2224{left:593px;bottom:153px;letter-spacing:0.13px;}
#t23_2224{left:672px;bottom:153px;letter-spacing:0.13px;}
#t24_2224{left:687px;bottom:153px;letter-spacing:0.08px;}
#t25_2224{left:707px;bottom:153px;}
#t26_2224{left:716px;bottom:153px;letter-spacing:0.12px;}
#t27_2224{left:785px;bottom:153px;letter-spacing:0.15px;word-spacing:-0.07px;}
#t28_2224{left:99px;bottom:130px;letter-spacing:0.03px;}
#t29_2224{left:201px;bottom:130px;letter-spacing:0.16px;word-spacing:0.01px;}
#t2a_2224{left:485px;bottom:130px;letter-spacing:0.15px;}
#t2b_2224{left:561px;bottom:130px;letter-spacing:0.16px;}
#t2c_2224{left:593px;bottom:130px;letter-spacing:0.13px;}
#t2d_2224{left:672px;bottom:130px;letter-spacing:0.13px;}
#t2e_2224{left:687px;bottom:130px;letter-spacing:0.08px;}
#t2f_2224{left:707px;bottom:130px;}
#t2g_2224{left:716px;bottom:130px;letter-spacing:0.12px;}
#t2h_2224{left:785px;bottom:130px;letter-spacing:0.15px;word-spacing:-0.07px;}
#t2i_2224{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2224{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2224{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2224{font-size:17px;font-family:Arial-Bold_62f;color:#000;}
.s4_2224{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s5_2224{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s6_2224{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s7_2224{font-size:15px;font-family:Arial_62w;color:#000;}
.s8_2224{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s9_2224{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2224" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2224Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2224" style="-webkit-user-select: none;"><object width="935" height="1210" data="2224/2224.svg" type="image/svg+xml" id="pdf2224" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2224" class="t s1_2224">Instruction Reference </span><span id="t2_2224" class="t s1_2224">PACKUSDW, VPACKUSDW </span><span id="t3_2224" class="t s1_2224">263 </span>
<span id="t4_2224" class="t s1_2224">26568—Rev. 3.25—November 2021 </span><span id="t5_2224" class="t s1_2224">AMD64 Technology </span>
<span id="t6_2224" class="t s2_2224">Converts four or eight 32-bit signed integers from the first source operand and the second source </span>
<span id="t7_2224" class="t s2_2224">operand into eight or sixteen 16-bit unsigned integers and packs the results into the destination. </span>
<span id="t8_2224" class="t s2_2224">Source values greater than FFFFh are saturated to FFFFh; source values less than 0000h are saturated </span>
<span id="t9_2224" class="t s2_2224">to 0000h. </span>
<span id="ta_2224" class="t s2_2224">Packs converted values from the first source operand into the low-order words of the destination; </span>
<span id="tb_2224" class="t s2_2224">packs converted values from the second source operand into the high-order words of the destination. </span>
<span id="tc_2224" class="t s2_2224">There are legacy and extended forms of the instruction: </span>
<span id="td_2224" class="t s3_2224">PACKUSDW </span>
<span id="te_2224" class="t s2_2224">The first source operand is an XMM register. The second source operand is either an XMM register or </span>
<span id="tf_2224" class="t s2_2224">a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the </span>
<span id="tg_2224" class="t s2_2224">YMM register that corresponds to the destination are not affected. </span>
<span id="th_2224" class="t s3_2224">VPACKUSDW </span>
<span id="ti_2224" class="t s2_2224">The extended form of the instruction has 128-bit and 256-bit encodings. </span>
<span id="tj_2224" class="t s4_2224">XMM Encoding </span>
<span id="tk_2224" class="t s2_2224">The first source operand is an XMM register. The second source operand is either an XMM register or </span>
<span id="tl_2224" class="t s2_2224">a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM reg- </span>
<span id="tm_2224" class="t s2_2224">ister that corresponds to the destination are cleared. </span>
<span id="tn_2224" class="t s4_2224">YMM Encoding </span>
<span id="to_2224" class="t s2_2224">The first source operand is a YMM register. The second source operand is either a YMM register or a </span>
<span id="tp_2224" class="t s2_2224">256-bit memory location. The destination is a third YMM register. </span>
<span id="tq_2224" class="t s5_2224">Instruction Support </span>
<span id="tr_2224" class="t s2_2224">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="ts_2224" class="t s2_2224">dix E of Volume 3. </span>
<span id="tt_2224" class="t s5_2224">Instruction Encoding </span>
<span id="tu_2224" class="t s6_2224">PACKUSDW </span>
<span id="tv_2224" class="t s6_2224">VPACKUSDW </span>
<span id="tw_2224" class="t s6_2224">Pack with Unsigned Saturation </span>
<span id="tx_2224" class="t s6_2224">Doubleword to Word </span>
<span id="ty_2224" class="t s4_2224">Form </span><span id="tz_2224" class="t s4_2224">Subset </span><span id="t10_2224" class="t s4_2224">Feature Flag </span>
<span id="t11_2224" class="t s7_2224">PACKUSDW </span><span id="t12_2224" class="t s7_2224">SSE4.1 </span><span id="t13_2224" class="t s7_2224">CPUID Fn0000_0001_ECX[SSE41] (bit 19) </span>
<span id="t14_2224" class="t s7_2224">VPACKUSDW 128-bit </span><span id="t15_2224" class="t s7_2224">AVX </span><span id="t16_2224" class="t s7_2224">CPUID Fn0000_0001_ECX[AVX] (bit 28) </span>
<span id="t17_2224" class="t s7_2224">VPACKUSDW 256-bit </span><span id="t18_2224" class="t s7_2224">AVX2 </span><span id="t19_2224" class="t s7_2224">CPUID Fn0000_0007_EBX[AVX2]_x0 (bit 5) </span>
<span id="t1a_2224" class="t s4_2224">Mnemonic </span><span id="t1b_2224" class="t s4_2224">Opcode </span><span id="t1c_2224" class="t s4_2224">Description </span>
<span id="t1d_2224" class="t s7_2224">PACKUSDW </span><span id="t1e_2224" class="t s8_2224">xmm1</span><span id="t1f_2224" class="t s7_2224">, </span><span id="t1g_2224" class="t s8_2224">xmm2/mem128 </span><span id="t1h_2224" class="t s7_2224">66 0F 38 2B /r </span><span id="t1i_2224" class="t s7_2224">Converts 32-bit signed integers in </span><span id="t1j_2224" class="t s8_2224">xmm1 </span><span id="t1k_2224" class="t s7_2224">and </span><span id="t1l_2224" class="t s8_2224">xmm2 </span>
<span id="t1m_2224" class="t s7_2224">or </span><span id="t1n_2224" class="t s8_2224">mem128 </span><span id="t1o_2224" class="t s7_2224">into 16-bit unsigned integers with </span>
<span id="t1p_2224" class="t s7_2224">saturation. Writes packed results to </span><span id="t1q_2224" class="t s8_2224">xmm1</span><span id="t1r_2224" class="t s7_2224">. </span>
<span id="t1s_2224" class="t s4_2224">Mnemonic </span><span id="t1t_2224" class="t s4_2224">Encoding </span>
<span id="t1u_2224" class="t s4_2224">VEX </span><span id="t1v_2224" class="t s4_2224">RXB.map_select </span><span id="t1w_2224" class="t s4_2224">W.vvvv.L.pp </span><span id="t1x_2224" class="t s4_2224">Opcode </span>
<span id="t1y_2224" class="t s7_2224">VPACKUSDW </span><span id="t1z_2224" class="t s8_2224">xmm1, xmm2, xmm3/mem128 </span><span id="t20_2224" class="t s7_2224">C4 </span><span id="t21_2224" class="t s7_2224">RXB </span><span id="t22_2224" class="t s7_2224">.02 </span><span id="t23_2224" class="t s7_2224">X.</span><span id="t24_2224" class="t s8_2224">src </span><span id="t25_2224" class="t s8_2224">1 </span><span id="t26_2224" class="t s7_2224">.0.01 </span><span id="t27_2224" class="t s7_2224">2B /r </span>
<span id="t28_2224" class="t s7_2224">VPACKUSDW </span><span id="t29_2224" class="t s8_2224">ymm1, ymm2, ymm3/mem256 </span><span id="t2a_2224" class="t s7_2224">C4 </span><span id="t2b_2224" class="t s7_2224">RXB </span><span id="t2c_2224" class="t s7_2224">.02 </span><span id="t2d_2224" class="t s7_2224">X.</span><span id="t2e_2224" class="t s8_2224">src </span><span id="t2f_2224" class="t s8_2224">1 </span><span id="t2g_2224" class="t s7_2224">.0.01 </span><span id="t2h_2224" class="t s7_2224">2B /r </span>
<span id="t2i_2224" class="t s9_2224">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
