{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 16:00:10 2013 " "Info: Processing started: Wed Nov 06 16:00:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Info: Found entity 1: Lab5" {  } { { "Lab5.bdf" "" { Schematic "D:/user/Lab5/Lab5/Lab5.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file wb_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wb_processor " "Info: Found entity 1: wb_processor" {  } { { "wb_processor.bdf" "" { Schematic "D:/user/Lab5/Lab5/wb_processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_package.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file wb_cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_package " "Info: Found design unit 1: wb_cpu_package" {  } { { "wb_cpu_package.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_package.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_regfile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wb_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_regfile-regfile_arch " "Info: Found design unit 1: wb_cpu_regfile-regfile_arch" {  } { { "wb_cpu_regfile.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_regfile.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_regfile " "Info: Found entity 1: wb_cpu_regfile" {  } { { "wb_cpu_regfile.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_regfile.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wb_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_alu-alu_arch " "Info: Found design unit 1: wb_cpu_alu-alu_arch" {  } { { "wb_cpu_alu.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_alu.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_alu " "Info: Found entity 1: wb_cpu_alu" {  } { { "wb_cpu_alu.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_alu.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wb_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_control-control_arch " "Info: Found design unit 1: wb_cpu_control-control_arch" {  } { { "wb_cpu_control.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_control.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_control " "Info: Found entity 1: wb_cpu_control" {  } { { "wb_cpu_control.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_control.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wb_cpu_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_io-io_arch " "Info: Found design unit 1: wb_cpu_io-io_arch" {  } { { "wb_cpu_io.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_io.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_io " "Info: Found entity 1: wb_cpu_io" {  } { { "wb_cpu_io.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_io.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wb_cpu_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_mem-mem_arch " "Info: Found design unit 1: wb_cpu_mem-mem_arch" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_mem " "Info: Found entity 1: wb_cpu_mem" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_cpu_programcounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wb_cpu_programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu_programcounter-programcounter_arch " "Info: Found design unit 1: wb_cpu_programcounter-programcounter_arch" {  } { { "wb_cpu_programcounter.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_programcounter.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu_programcounter " "Info: Found entity 1: wb_cpu_programcounter" {  } { { "wb_cpu_programcounter.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_programcounter.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mul_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_fsm-fsm_arch " "Info: Found design unit 1: mul_fsm-fsm_arch" {  } { { "mul_fsm.vhd" "" { Text "D:/user/Lab5/Lab5/mul_fsm.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mul_fsm " "Info: Found entity 1: mul_fsm" {  } { { "mul_fsm.vhd" "" { Text "D:/user/Lab5/Lab5/mul_fsm.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segall.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segAll-behavior " "Info: Found design unit 1: wb_hexTo7segAll-behavior" {  } { { "wb_hexTo7segAll.vhd" "" { Text "D:/user/Lab5/Lab5/wb_hexTo7segAll.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segAll " "Info: Found entity 1: wb_hexTo7segAll" {  } { { "wb_hexTo7segAll.vhd" "" { Text "D:/user/Lab5/Lab5/wb_hexTo7segAll.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segone.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segOne-behavior " "Info: Found design unit 1: wb_hexTo7segOne-behavior" {  } { { "wb_hexTo7segOne.vhd" "" { Text "D:/user/Lab5/Lab5/wb_hexTo7segOne.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segOne " "Info: Found entity 1: wb_hexTo7segOne" {  } { { "wb_hexTo7segOne.vhd" "" { Text "D:/user/Lab5/Lab5/wb_hexTo7segOne.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5 " "Info: Elaborating entity \"Lab5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDR\[17..0\] " "Warning: Not all bits in bus \"LEDR\[17..0\]\" are used" {  } { { "Lab5.bdf" "" { Schematic "D:/user/Lab5/Lab5/Lab5.bdf" { { 920 1120 1296 936 "LEDR\[7..0\]" "" } { 944 1120 1296 960 "LEDR\[15..8\]" "" } { 968 1120 1296 984 "LEDR\[17\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Warning: Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "Lab5.bdf" "" { Schematic "D:/user/Lab5/Lab5/Lab5.bdf" { { 920 -64 104 936 "SW\[7..0\]" "" } { 944 -64 104 960 "SW\[15..8\]" "" } { 968 -64 104 984 "SW\[17\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_niosprocessor.vhd 32 16 " "Warning: Using design file wb_niosprocessor.vhd, which is not specified as a design file for the current project, but contains definitions for 32 design units and 16 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_reg_pio_s1_arbitrator-europa " "Info: Found design unit 1: A_reg_pio_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 B_reg_pio_s1_arbitrator-europa " "Info: Found design unit 2: B_reg_pio_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 294 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Dbg_pc_s1_arbitrator-europa " "Info: Found design unit 3: Dbg_pc_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 534 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Dbg_reg_s1_arbitrator-europa " "Info: Found design unit 4: Dbg_reg_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 779 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Dbg_reg_set_s1_arbitrator-europa " "Info: Found design unit 5: Dbg_reg_set_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 1021 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 character_lcd_avalon_lcd_slave_arbitrator-europa " "Info: Found design unit 6: character_lcd_avalon_lcd_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 1262 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 wb_NiosProcessor_reset_clk_domain_synch_module-europa " "Info: Found design unit 7: wb_NiosProcessor_reset_clk_domain_synch_module-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 1493 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_jtag_debug_module_arbitrator-europa " "Info: Found design unit 8: cpu_jtag_debug_module_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 1588 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_data_master_arbitrator-europa " "Info: Found design unit 9: cpu_data_master_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 2041 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_instruction_master_arbitrator-europa " "Info: Found design unit 10: cpu_instruction_master_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 2149 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 jtag_uart_avalon_jtag_slave_arbitrator-europa " "Info: Found design unit 11: jtag_uart_avalon_jtag_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 2347 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 onchip_mem_s1_arbitrator-europa " "Info: Found design unit 12: onchip_mem_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 2614 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ps2_keyboard_avalon_PS2_slave_arbitrator-europa " "Info: Found design unit 13: ps2_keyboard_avalon_PS2_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 3041 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 sys_clk_timer_s1_arbitrator-europa " "Info: Found design unit 14: sys_clk_timer_s1_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 3317 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 sysid_control_slave_arbitrator-europa " "Info: Found design unit 15: sysid_control_slave_arbitrator-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 3554 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 wb_NiosProcessor-europa " "Info: Found design unit 16: wb_NiosProcessor-europa" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 3796 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 A_reg_pio_s1_arbitrator " "Info: Found entity 1: A_reg_pio_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 B_reg_pio_s1_arbitrator " "Info: Found entity 2: B_reg_pio_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 268 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Dbg_pc_s1_arbitrator " "Info: Found entity 3: Dbg_pc_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 505 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Dbg_reg_s1_arbitrator " "Info: Found entity 4: Dbg_reg_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 750 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Dbg_reg_set_s1_arbitrator " "Info: Found entity 5: Dbg_reg_set_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 995 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 character_lcd_avalon_lcd_slave_arbitrator " "Info: Found entity 6: character_lcd_avalon_lcd_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 1232 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 wb_NiosProcessor_reset_clk_domain_synch_module " "Info: Found entity 7: wb_NiosProcessor_reset_clk_domain_synch_module" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 1480 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_jtag_debug_module_arbitrator " "Info: Found entity 8: cpu_jtag_debug_module_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 1545 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_data_master_arbitrator " "Info: Found entity 9: cpu_data_master_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 1946 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_instruction_master_arbitrator " "Info: Found entity 10: cpu_instruction_master_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 2119 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 11: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 2310 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 onchip_mem_s1_arbitrator " "Info: Found entity 12: onchip_mem_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 2576 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 ps2_keyboard_avalon_PS2_slave_arbitrator " "Info: Found entity 13: ps2_keyboard_avalon_PS2_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 3006 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 sys_clk_timer_s1_arbitrator " "Info: Found entity 14: sys_clk_timer_s1_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 3287 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 sysid_control_slave_arbitrator " "Info: Found entity 15: sysid_control_slave_arbitrator" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 3532 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 wb_NiosProcessor " "Info: Found entity 16: wb_NiosProcessor" {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 3760 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_NiosProcessor wb_NiosProcessor:inst " "Info: Elaborating entity \"wb_NiosProcessor\" for hierarchy \"wb_NiosProcessor:inst\"" {  } { { "Lab5.bdf" "inst" { Schematic "D:/user/Lab5/Lab5/Lab5.bdf" { { 312 432 880 616 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_reg_pio_s1_arbitrator wb_NiosProcessor:inst\|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1 " "Info: Elaborating entity \"A_reg_pio_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1\"" {  } { { "wb_niosprocessor.vhd" "the_A_reg_pio_s1" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 4711 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_A_reg_pio_s1 wb_niosprocessor.vhd(50) " "Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(50): used implicit default value for signal \"cpu_data_master_read_data_valid_A_reg_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "a_reg_pio.vhd 2 1 " "Warning: Using design file a_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_reg_pio-europa " "Info: Found design unit 1: A_reg_pio-europa" {  } { { "a_reg_pio.vhd" "" { Text "D:/user/Lab5/Lab5/a_reg_pio.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 A_reg_pio " "Info: Found entity 1: A_reg_pio" {  } { { "a_reg_pio.vhd" "" { Text "D:/user/Lab5/Lab5/a_reg_pio.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_reg_pio wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio " "Info: Elaborating entity \"A_reg_pio\" for hierarchy \"wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio\"" {  } { { "wb_niosprocessor.vhd" "the_A_reg_pio" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 4734 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_reg_pio_s1_arbitrator wb_NiosProcessor:inst\|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1 " "Info: Elaborating entity \"B_reg_pio_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1\"" {  } { { "wb_niosprocessor.vhd" "the_B_reg_pio_s1" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 4747 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_B_reg_pio_s1 wb_niosprocessor.vhd(287) " "Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(287): used implicit default value for signal \"cpu_data_master_read_data_valid_B_reg_pio_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 287 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "b_reg_pio.vhd 2 1 " "Warning: Using design file b_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_reg_pio-europa " "Info: Found design unit 1: B_reg_pio-europa" {  } { { "b_reg_pio.vhd" "" { Text "D:/user/Lab5/Lab5/b_reg_pio.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 B_reg_pio " "Info: Found entity 1: B_reg_pio" {  } { { "b_reg_pio.vhd" "" { Text "D:/user/Lab5/Lab5/b_reg_pio.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_reg_pio wb_NiosProcessor:inst\|B_reg_pio:the_B_reg_pio " "Info: Elaborating entity \"B_reg_pio\" for hierarchy \"wb_NiosProcessor:inst\|B_reg_pio:the_B_reg_pio\"" {  } { { "wb_niosprocessor.vhd" "the_B_reg_pio" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 4770 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_pc_s1_arbitrator wb_NiosProcessor:inst\|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1 " "Info: Elaborating entity \"Dbg_pc_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_pc_s1_arbitrator:the_Dbg_pc_s1\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_pc_s1" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 4783 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_Dbg_pc_s1 wb_niosprocessor.vhd(527) " "Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(527): used implicit default value for signal \"cpu_data_master_read_data_valid_Dbg_pc_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 527 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dbg_pc.vhd 2 1 " "Warning: Using design file dbg_pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dbg_pc-europa " "Info: Found design unit 1: Dbg_pc-europa" {  } { { "dbg_pc.vhd" "" { Text "D:/user/Lab5/Lab5/dbg_pc.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dbg_pc " "Info: Found entity 1: Dbg_pc" {  } { { "dbg_pc.vhd" "" { Text "D:/user/Lab5/Lab5/dbg_pc.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_pc wb_NiosProcessor:inst\|Dbg_pc:the_Dbg_pc " "Info: Elaborating entity \"Dbg_pc\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_pc:the_Dbg_pc\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_pc" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 4809 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_reg_s1_arbitrator wb_NiosProcessor:inst\|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1 " "Info: Elaborating entity \"Dbg_reg_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_reg_s1_arbitrator:the_Dbg_reg_s1\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_reg_s1" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 4823 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_Dbg_reg_s1 wb_niosprocessor.vhd(772) " "Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(772): used implicit default value for signal \"cpu_data_master_read_data_valid_Dbg_reg_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 772 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dbg_reg.vhd 2 1 " "Warning: Using design file dbg_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dbg_reg-europa " "Info: Found design unit 1: Dbg_reg-europa" {  } { { "dbg_reg.vhd" "" { Text "D:/user/Lab5/Lab5/dbg_reg.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dbg_reg " "Info: Found entity 1: Dbg_reg" {  } { { "dbg_reg.vhd" "" { Text "D:/user/Lab5/Lab5/dbg_reg.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_reg wb_NiosProcessor:inst\|Dbg_reg:the_Dbg_reg " "Info: Elaborating entity \"Dbg_reg\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_reg:the_Dbg_reg\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_reg" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 4849 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_reg_set_s1_arbitrator wb_NiosProcessor:inst\|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1 " "Info: Elaborating entity \"Dbg_reg_set_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_reg_set_s1_arbitrator:the_Dbg_reg_set_s1\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_reg_set_s1" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 4863 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_Dbg_reg_set_s1 wb_niosprocessor.vhd(1014) " "Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(1014): used implicit default value for signal \"cpu_data_master_read_data_valid_Dbg_reg_set_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 1014 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dbg_reg_set.vhd 2 1 " "Warning: Using design file dbg_reg_set.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dbg_reg_set-europa " "Info: Found design unit 1: Dbg_reg_set-europa" {  } { { "dbg_reg_set.vhd" "" { Text "D:/user/Lab5/Lab5/dbg_reg_set.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dbg_reg_set " "Info: Found entity 1: Dbg_reg_set" {  } { { "dbg_reg_set.vhd" "" { Text "D:/user/Lab5/Lab5/dbg_reg_set.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dbg_reg_set wb_NiosProcessor:inst\|Dbg_reg_set:the_Dbg_reg_set " "Info: Elaborating entity \"Dbg_reg_set\" for hierarchy \"wb_NiosProcessor:inst\|Dbg_reg_set:the_Dbg_reg_set\"" {  } { { "wb_niosprocessor.vhd" "the_Dbg_reg_set" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 4886 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_lcd_avalon_lcd_slave_arbitrator wb_NiosProcessor:inst\|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave " "Info: Elaborating entity \"character_lcd_avalon_lcd_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave\"" {  } { { "wb_niosprocessor.vhd" "the_character_lcd_avalon_lcd_slave" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 4899 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_character_lcd_avalon_lcd_slave wb_niosprocessor.vhd(1255) " "Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(1255): used implicit default value for signal \"cpu_data_master_read_data_valid_character_lcd_avalon_lcd_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 1255 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_NiosProcessor_reset_clk_domain_synch_module wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch " "Info: Elaborating entity \"wb_NiosProcessor_reset_clk_domain_synch_module\" for hierarchy \"wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch\"" {  } { { "wb_niosprocessor.vhd" "wb_NiosProcessor_reset_clk_domain_synch" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 4928 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "character_lcd.v 1 1 " "Warning: Using design file character_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 character_lcd " "Info: Found entity 1: character_lcd" {  } { { "character_lcd.v" "" { Text "D:/user/Lab5/Lab5/character_lcd.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_lcd wb_NiosProcessor:inst\|character_lcd:the_character_lcd " "Info: Elaborating entity \"character_lcd\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\"" {  } { { "wb_niosprocessor.vhd" "the_character_lcd" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 4941 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_character_lcd_communication.v 1 1 " "Warning: Using design file altera_up_character_lcd_communication.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Character_LCD_Communication " "Info: Found entity 1: Altera_UP_Character_LCD_Communication" {  } { { "altera_up_character_lcd_communication.v" "" { Text "D:/user/Lab5/Lab5/altera_up_character_lcd_communication.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Character_LCD_Communication wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm " "Info: Elaborating entity \"Altera_UP_Character_LCD_Communication\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\"" {  } { { "character_lcd.v" "Char_LCD_Comm" { Text "D:/user/Lab5/Lab5/character_lcd.v" 384 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_character_lcd_initialization.v 1 1 " "Warning: Using design file altera_up_character_lcd_initialization.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Character_LCD_Initialization " "Info: Found entity 1: Altera_UP_Character_LCD_Initialization" {  } { { "altera_up_character_lcd_initialization.v" "" { Text "D:/user/Lab5/Lab5/altera_up_character_lcd_initialization.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Character_LCD_Initialization wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init " "Info: Elaborating entity \"Altera_UP_Character_LCD_Initialization\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\"" {  } { { "character_lcd.v" "Char_LCD_Init" { Text "D:/user/Lab5/Lab5/character_lcd.v" 402 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info: Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "wb_niosprocessor.vhd" "the_cpu_jtag_debug_module" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 4962 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_cpu_jtag_debug_module wb_niosprocessor.vhd(1566) " "Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(1566): used implicit default value for signal \"cpu_data_master_read_data_valid_cpu_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 1566 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Info: Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "wb_niosprocessor.vhd" "the_cpu_data_master" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 5002 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator wb_NiosProcessor:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info: Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "wb_niosprocessor.vhd" "the_cpu_instruction_master" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 5094 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 52 26 " "Info: Found 52 design units, including 26 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_ic_data_module-europa " "Info: Found design unit 1: cpu_ic_data_module-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_ic_tag_module-europa " "Info: Found design unit 2: cpu_ic_tag_module-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 151 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_register_bank_a_module-europa " "Info: Found design unit 3: cpu_register_bank_a_module-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 253 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_register_bank_b_module-europa " "Info: Found design unit 4: cpu_register_bank_b_module-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 355 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_nios2_oci_debug-europa " "Info: Found design unit 5: cpu_nios2_oci_debug-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 461 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_ociram_lpm_dram_bdp_component_module-europa " "Info: Found design unit 6: cpu_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 575 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_nios2_ocimem-europa " "Info: Found design unit 7: cpu_nios2_ocimem-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 713 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_nios2_avalon_reg-europa " "Info: Found design unit 8: cpu_nios2_avalon_reg-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 874 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_nios2_oci_break-europa " "Info: Found design unit 9: cpu_nios2_oci_break-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 990 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_nios2_oci_xbrk-europa " "Info: Found design unit 10: cpu_nios2_oci_xbrk-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 1462 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_nios2_oci_match_paired-europa " "Info: Found design unit 11: cpu_nios2_oci_match_paired-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 1659 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_nios2_oci_match_single-europa " "Info: Found design unit 12: cpu_nios2_oci_match_single-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 1698 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_nios2_oci_dbrk-europa " "Info: Found design unit 13: cpu_nios2_oci_dbrk-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 1764 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_nios2_oci_itrace-europa " "Info: Found design unit 14: cpu_nios2_oci_itrace-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2017 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_nios2_oci_td_mode-europa " "Info: Found design unit 15: cpu_nios2_oci_td_mode-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2227 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_nios2_oci_dtrace-europa " "Info: Found design unit 16: cpu_nios2_oci_dtrace-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2312 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_nios2_oci_compute_tm_count-europa " "Info: Found design unit 17: cpu_nios2_oci_compute_tm_count-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2410 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_nios2_oci_fifowp_inc-europa " "Info: Found design unit 18: cpu_nios2_oci_fifowp_inc-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2488 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_nios2_oci_fifocount_inc-europa " "Info: Found design unit 19: cpu_nios2_oci_fifocount_inc-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2537 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_nios2_oci_fifo-europa " "Info: Found design unit 20: cpu_nios2_oci_fifo-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2594 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_nios2_oci_pib-europa " "Info: Found design unit 21: cpu_nios2_oci_pib-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3039 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_traceram_lpm_dram_bdp_component_module-europa " "Info: Found design unit 22: cpu_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3127 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 cpu_nios2_oci_im-europa " "Info: Found design unit 23: cpu_nios2_oci_im-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3262 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 cpu_nios2_performance_monitors-europa " "Info: Found design unit 24: cpu_nios2_performance_monitors-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3405 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 cpu_nios2_oci-europa " "Info: Found design unit 25: cpu_nios2_oci-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3479 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 cpu-europa " "Info: Found design unit 26: cpu-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 4337 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Info: Found entity 1: cpu_ic_data_module" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Info: Found entity 2: cpu_ic_tag_module" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 132 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_register_bank_a_module " "Info: Found entity 3: cpu_register_bank_a_module" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 234 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_b_module " "Info: Found entity 4: cpu_register_bank_b_module" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 336 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_oci_debug " "Info: Found entity 5: cpu_nios2_oci_debug" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 432 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_ociram_lpm_dram_bdp_component_module " "Info: Found entity 6: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 550 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_ocimem " "Info: Found entity 7: cpu_nios2_ocimem" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 688 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_avalon_reg " "Info: Found entity 8: cpu_nios2_avalon_reg" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 849 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_break " "Info: Found entity 9: cpu_nios2_oci_break" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 942 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_oci_xbrk " "Info: Found entity 10: cpu_nios2_oci_xbrk" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 1431 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_oci_match_paired " "Info: Found entity 11: cpu_nios2_oci_match_paired" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 1643 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_match_single " "Info: Found entity 12: cpu_nios2_oci_match_single" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 1683 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_dbrk " "Info: Found entity 13: cpu_nios2_oci_dbrk" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 1722 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_itrace " "Info: Found entity 14: cpu_nios2_oci_itrace" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 1974 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_td_mode " "Info: Found entity 15: cpu_nios2_oci_td_mode" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2216 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_dtrace " "Info: Found entity 16: cpu_nios2_oci_dtrace" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2292 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_compute_tm_count " "Info: Found entity 17: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2397 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_fifowp_inc " "Info: Found entity 18: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2475 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_fifocount_inc " "Info: Found entity 19: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2523 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_fifo " "Info: Found entity 20: cpu_nios2_oci_fifo" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2574 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_pib " "Info: Found entity 21: cpu_nios2_oci_pib" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3024 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_traceram_lpm_dram_bdp_component_module " "Info: Found entity 22: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci_im " "Info: Found entity 23: cpu_nios2_oci_im" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3236 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu_nios2_performance_monitors " "Info: Found entity 24: cpu_nios2_performance_monitors" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3401 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu_nios2_oci " "Info: Found entity 25: cpu_nios2_oci" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3426 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 cpu " "Info: Found entity 26: cpu" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 4301 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu wb_NiosProcessor:inst\|cpu:the_cpu " "Info: Elaborating entity \"cpu\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\"" {  } { { "wb_niosprocessor.vhd" "the_cpu" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 5121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.vhd 2 1 " "Warning: Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_test_bench-europa " "Info: Found design unit 1: cpu_test_bench-europa" {  } { { "cpu_test_bench.vhd" "" { Text "D:/user/Lab5/Lab5/cpu_test_bench.vhd" 80 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info: Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.vhd" "" { Text "D:/user/Lab5/Lab5/cpu_test_bench.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info: Elaborating entity \"cpu_test_bench\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.vhd" "the_cpu_test_bench" { Text "D:/user/Lab5/Lab5/cpu.vhd" 5697 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Info: Elaborating entity \"cpu_ic_data_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.vhd" "cpu_ic_data" { Text "D:/user/Lab5/Lab5/cpu.vhd" 6579 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/user/Lab5/Lab5/cpu.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9d1 " "Info: Found entity 1: altsyncram_c9d1" {  } { { "db/altsyncram_c9d1.tdf" "" { Text "D:/user/Lab5/Lab5/db/altsyncram_c9d1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9d1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_c9d1:auto_generated " "Info: Elaborating entity \"altsyncram_c9d1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_c9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Info: Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.vhd" "cpu_ic_tag" { Text "D:/user/Lab5/Lab5/cpu.vhd" 6651 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/user/Lab5/Lab5/cpu.vhd" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 184 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Info: Parameter \"numwords_b\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Info: Parameter \"width_a\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Info: Parameter \"width_b\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Info: Parameter \"widthad_b\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 184 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0uf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0uf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0uf1 " "Info: Found entity 1: altsyncram_0uf1" {  } { { "db/altsyncram_0uf1.tdf" "" { Text "D:/user/Lab5/Lab5/db/altsyncram_0uf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0uf1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0uf1:auto_generated " "Info: Elaborating entity \"altsyncram_0uf1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0uf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Info: Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.vhd" "cpu_register_bank_a" { Text "D:/user/Lab5/Lab5/cpu.vhd" 7248 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/user/Lab5/Lab5/cpu.vhd" 286 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 286 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 286 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3nf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3nf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3nf1 " "Info: Found entity 1: altsyncram_3nf1" {  } { { "db/altsyncram_3nf1.tdf" "" { Text "D:/user/Lab5/Lab5/db/altsyncram_3nf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3nf1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_3nf1:auto_generated " "Info: Elaborating entity \"altsyncram_3nf1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_3nf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Info: Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.vhd" "cpu_register_bank_b" { Text "D:/user/Lab5/Lab5/cpu.vhd" 7264 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/user/Lab5/Lab5/cpu.vhd" 388 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 388 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 388 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4nf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4nf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4nf1 " "Info: Found entity 1: altsyncram_4nf1" {  } { { "db/altsyncram_4nf1.tdf" "" { Text "D:/user/Lab5/Lab5/db/altsyncram_4nf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4nf1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_4nf1:auto_generated " "Info: Elaborating entity \"altsyncram_4nf1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_4nf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info: Elaborating entity \"cpu_nios2_oci\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci" { Text "D:/user/Lab5/Lab5/cpu.vhd" 7642 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info: Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_debug" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3937 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info: Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.vhd" "the_cpu_nios2_ocimem" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3963 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_ociram_lpm_dram_bdp_component" { Text "D:/user/Lab5/Lab5/cpu.vhd" 800 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/user/Lab5/Lab5/cpu.vhd" 624 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 624 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 624 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t072.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t072 " "Info: Found entity 1: altsyncram_t072" {  } { { "db/altsyncram_t072.tdf" "" { Text "D:/user/Lab5/Lab5/db/altsyncram_t072.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t072 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_t072:auto_generated " "Info: Elaborating entity \"altsyncram_t072\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_t072:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info: Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.vhd" "the_cpu_nios2_avalon_reg" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3985 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info: Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_break" { Text "D:/user/Lab5/Lab5/cpu.vhd" 4007 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_xbrk" { Text "D:/user/Lab5/Lab5/cpu.vhd" 4052 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dbrk" { Text "D:/user/Lab5/Lab5/cpu.vhd" 4080 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_paired wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired " "Info: Elaborating entity \"cpu_nios2_oci_match_paired\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_paired" { Text "D:/user/Lab5/Lab5/cpu.vhd" 1830 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_single wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single " "Info: Elaborating entity \"cpu_nios2_oci_match_single\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_single" { Text "D:/user/Lab5/Lab5/cpu.vhd" 1843 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info: Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_itrace" { Text "D:/user/Lab5/Lab5/cpu.vhd" 4119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dtrace" { Text "D:/user/Lab5/Lab5/cpu.vhd" 4159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.vhd" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2342 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info: Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_fifo" { Text "D:/user/Lab5/Lab5/cpu.vhd" 4176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.vhd" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2722 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2733 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "D:/user/Lab5/Lab5/cpu.vhd" 2743 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info: Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_pib" { Text "D:/user/Lab5/Lab5/cpu.vhd" 4193 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info: Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_im" { Text "D:/user/Lab5/Lab5/cpu.vhd" 4205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_traceram_lpm_dram_bdp_component" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3339 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3174 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Info: Parameter \"init_file\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "D:/user/Lab5/Lab5/cpu.vhd" 3174 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Info: Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab5/Lab5/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Info: Elaborating entity \"altsyncram_e502\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.vhd 2 1 " "Warning: Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_wrapper-europa " "Info: Found design unit 1: cpu_jtag_debug_module_wrapper-europa" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/user/Lab5/Lab5/cpu_jtag_debug_module_wrapper.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/user/Lab5/Lab5/cpu_jtag_debug_module_wrapper.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.vhd" "the_cpu_jtag_debug_module_wrapper" { Text "D:/user/Lab5/Lab5/cpu.vhd" 4231 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_jtag_debug_module_wrapper.vhd(306) " "Warning (10296): VHDL warning at cpu_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/user/Lab5/Lab5/cpu_jtag_debug_module_wrapper.vhd" 306 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.vhd 2 1 " "Warning: Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_tck-europa " "Info: Found design unit 1: cpu_jtag_debug_module_tck-europa" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "D:/user/Lab5/Lab5/cpu_jtag_debug_module_tck.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Info: Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "D:/user/Lab5/Lab5/cpu_jtag_debug_module_tck.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_tck" { Text "D:/user/Lab5/Lab5/cpu_jtag_debug_module_wrapper.vhd" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.vhd 2 1 " "Warning: Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_sysclk-europa " "Info: Found design unit 1: cpu_jtag_debug_module_sysclk-europa" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "D:/user/Lab5/Lab5/cpu_jtag_debug_module_sysclk.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "D:/user/Lab5/Lab5/cpu_jtag_debug_module_sysclk.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_sysclk" { Text "D:/user/Lab5/Lab5/cpu_jtag_debug_module_wrapper.vhd" 233 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "cpu_jtag_debug_module_phy" { Text "D:/user/Lab5/Lab5/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/user/Lab5/Lab5/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/user/Lab5/Lab5/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/user/Lab5/Lab5/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator wb_NiosProcessor:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "wb_niosprocessor.vhd" "the_jtag_uart_avalon_jtag_slave" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 5154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave wb_niosprocessor.vhd(2329) " "Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(2329): used implicit default value for signal \"cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 2329 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.vhd 14 7 " "Warning: Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_log_module-europa " "Info: Found design unit 1: jtag_uart_log_module-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_sim_scfifo_w-europa " "Info: Found design unit 2: jtag_uart_sim_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 237 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_scfifo_w-europa " "Info: Found design unit 3: jtag_uart_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 310 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_drom_module-europa " "Info: Found design unit 4: jtag_uart_drom_module-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 449 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_sim_scfifo_r-europa " "Info: Found design unit 5: jtag_uart_sim_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 835 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_scfifo_r-europa " "Info: Found design unit 6: jtag_uart_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 952 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart-europa " "Info: Found design unit 7: jtag_uart-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 1098 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 221 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 292 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 430 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 819 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 933 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 1075 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\"" {  } { { "wb_niosprocessor.vhd" "the_jtag_uart" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 5188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_w" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 1200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "wfifo" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Info: Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/user/Lab5/Lab5/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Info: Elaborating entity \"scfifo_1n21\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Info: Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/user/Lab5/Lab5/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Info: Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/user/Lab5/Lab5/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/user/Lab5/Lab5/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/user/Lab5/Lab5/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Info: Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "D:/user/Lab5/Lab5/db/cntr_rj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Info: Elaborating entity \"cntr_rj7\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/user/Lab5/Lab5/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Info: Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/user/Lab5/Lab5/db/dpram_5h21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Info: Elaborating entity \"dpram_5h21\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/user/Lab5/Lab5/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Info: Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/user/Lab5/Lab5/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Info: Elaborating entity \"altsyncram_9tl1\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "D:/user/Lab5/Lab5/db/dpram_5h21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Info: Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/user/Lab5/Lab5/db/cntr_fjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Info: Elaborating entity \"cntr_fjb\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/user/Lab5/Lab5/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_r" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 1215 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "jtag_uart_alt_jtag_atlantic" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 1353 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 1353 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab5/Lab5/jtag_uart.vhd" 1353 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem_s1_arbitrator wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1 " "Info: Elaborating entity \"onchip_mem_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\"" {  } { { "wb_niosprocessor.vhd" "the_onchip_mem_s1" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 5206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_mem.vhd 2 1 " "Warning: Using design file onchip_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchip_mem-europa " "Info: Found design unit 1: onchip_mem-europa" {  } { { "onchip_mem.vhd" "" { Text "D:/user/Lab5/Lab5/onchip_mem.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onchip_mem " "Info: Found entity 1: onchip_mem" {  } { { "onchip_mem.vhd" "" { Text "D:/user/Lab5/Lab5/onchip_mem.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem " "Info: Elaborating entity \"onchip_mem\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\"" {  } { { "wb_niosprocessor.vhd" "the_onchip_mem" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 5241 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.vhd" "the_altsyncram" { Text "D:/user/Lab5/Lab5/onchip_mem.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.vhd" "" { Text "D:/user/Lab5/Lab5/onchip_mem.vhd" 140 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Info: Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Info: Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Info: Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Info: Parameter \"widthad_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "onchip_mem.vhd" "" { Text "D:/user/Lab5/Lab5/onchip_mem.vhd" 140 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_olb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_olb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_olb1 " "Info: Found entity 1: altsyncram_olb1" {  } { { "db/altsyncram_olb1.tdf" "" { Text "D:/user/Lab5/Lab5/db/altsyncram_olb1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_olb1 wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_olb1:auto_generated " "Info: Elaborating entity \"altsyncram_olb1\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_olb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "onchip_mem.hex 1280 10 " "Warning: Width of data items in \"onchip_mem.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1280 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 onchip_mem.hex " "Warning: Data at line (2) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/user/Lab5/Lab5/onchip_mem.hex" "" { Text "D:/user/Lab5/Lab5/onchip_mem.hex" 2 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 onchip_mem.hex " "Warning: Data at line (3) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/user/Lab5/Lab5/onchip_mem.hex" "" { Text "D:/user/Lab5/Lab5/onchip_mem.hex" 3 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 onchip_mem.hex " "Warning: Data at line (4) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/user/Lab5/Lab5/onchip_mem.hex" "" { Text "D:/user/Lab5/Lab5/onchip_mem.hex" 4 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 onchip_mem.hex " "Warning: Data at line (5) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/user/Lab5/Lab5/onchip_mem.hex" "" { Text "D:/user/Lab5/Lab5/onchip_mem.hex" 5 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 onchip_mem.hex " "Warning: Data at line (6) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/user/Lab5/Lab5/onchip_mem.hex" "" { Text "D:/user/Lab5/Lab5/onchip_mem.hex" 6 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 onchip_mem.hex " "Warning: Data at line (7) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/user/Lab5/Lab5/onchip_mem.hex" "" { Text "D:/user/Lab5/Lab5/onchip_mem.hex" 7 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 onchip_mem.hex " "Warning: Data at line (8) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/user/Lab5/Lab5/onchip_mem.hex" "" { Text "D:/user/Lab5/Lab5/onchip_mem.hex" 8 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 onchip_mem.hex " "Warning: Data at line (9) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/user/Lab5/Lab5/onchip_mem.hex" "" { Text "D:/user/Lab5/Lab5/onchip_mem.hex" 9 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 onchip_mem.hex " "Warning: Data at line (10) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/user/Lab5/Lab5/onchip_mem.hex" "" { Text "D:/user/Lab5/Lab5/onchip_mem.hex" 10 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 onchip_mem.hex " "Warning: Data at line (11) of memory initialization file \"onchip_mem.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/user/Lab5/Lab5/onchip_mem.hex" "" { Text "D:/user/Lab5/Lab5/onchip_mem.hex" 11 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1}  } { { "D:/user/Lab5/Lab5/onchip_mem.hex" "" { Text "D:/user/Lab5/Lab5/onchip_mem.hex" 1 -1 0 } }  } 0 0 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3oa " "Info: Found entity 1: decode_3oa" {  } { { "db/decode_3oa.tdf" "" { Text "D:/user/Lab5/Lab5/db/decode_3oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3oa wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_olb1:auto_generated\|decode_3oa:decode3 " "Info: Elaborating entity \"decode_3oa\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_olb1:auto_generated\|decode_3oa:decode3\"" {  } { { "db/altsyncram_olb1.tdf" "decode3" { Text "D:/user/Lab5/Lab5/db/altsyncram_olb1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Info: Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "D:/user/Lab5/Lab5/db/mux_0kb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_olb1:auto_generated\|mux_0kb:mux2 " "Info: Elaborating entity \"mux_0kb\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_olb1:auto_generated\|mux_0kb:mux2\"" {  } { { "db/altsyncram_olb1.tdf" "mux2" { Text "D:/user/Lab5/Lab5/db/altsyncram_olb1.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_avalon_PS2_slave_arbitrator wb_NiosProcessor:inst\|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave " "Info: Elaborating entity \"ps2_keyboard_avalon_PS2_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave\"" {  } { { "wb_niosprocessor.vhd" "the_ps2_keyboard_avalon_PS2_slave" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 5255 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.vhd 2 1 " "Warning: Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-europa " "Info: Found design unit 1: ps2_keyboard-europa" {  } { { "ps2_keyboard.vhd" "" { Text "D:/user/Lab5/Lab5/ps2_keyboard.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Info: Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "D:/user/Lab5/Lab5/ps2_keyboard.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard " "Info: Elaborating entity \"ps2_keyboard\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\"" {  } { { "wb_niosprocessor.vhd" "the_ps2_keyboard" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 5287 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_avalon_ps2.v 1 1 " "Warning: Using design file altera_up_avalon_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Avalon_PS2 " "Info: Found entity 1: Altera_UP_Avalon_PS2" {  } { { "altera_up_avalon_ps2.v" "" { Text "D:/user/Lab5/Lab5/altera_up_avalon_ps2.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Avalon_PS2 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2 " "Info: Elaborating entity \"Altera_UP_Avalon_PS2\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\"" {  } { { "ps2_keyboard.vhd" "the_Altera_UP_Avalon_PS2" { Text "D:/user/Lab5/Lab5/ps2_keyboard.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2.v 1 1 " "Warning: Using design file altera_up_ps2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2 " "Info: Found entity 1: Altera_UP_PS2" {  } { { "altera_up_ps2.v" "" { Text "D:/user/Lab5/Lab5/altera_up_ps2.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port " "Info: Elaborating entity \"Altera_UP_PS2\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\"" {  } { { "altera_up_avalon_ps2.v" "PS2_Serial_Port" { Text "D:/user/Lab5/Lab5/altera_up_avalon_ps2.v" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2_data_in.v 1 1 " "Warning: Using design file altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Info: Found entity 1: Altera_UP_PS2_Data_In" {  } { { "altera_up_ps2_data_in.v" "" { Text "D:/user/Lab5/Lab5/altera_up_ps2_data_in.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In " "Info: Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "altera_up_ps2.v" "PS2_Data_In" { Text "D:/user/Lab5/Lab5/altera_up_ps2.v" 222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2_command_out.v 1 1 " "Warning: Using design file altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Info: Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "altera_up_ps2_command_out.v" "" { Text "D:/user/Lab5/Lab5/altera_up_ps2_command_out.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Info: Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "altera_up_ps2.v" "PS2_Command_Out" { Text "D:/user/Lab5/Lab5/altera_up_ps2.v" 242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Info: Elaborating entity \"scfifo\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\"" {  } { { "altera_up_avalon_ps2.v" "Incoming_Data_FIFO" { Text "D:/user/Lab5/Lab5/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\"" {  } { { "altera_up_avalon_ps2.v" "" { Text "D:/user/Lab5/Lab5/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altera_up_avalon_ps2.v" "" { Text "D:/user/Lab5/Lab5/altera_up_avalon_ps2.v" 205 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tr31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_tr31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tr31 " "Info: Found entity 1: scfifo_tr31" {  } { { "db/scfifo_tr31.tdf" "" { Text "D:/user/Lab5/Lab5/db/scfifo_tr31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tr31 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated " "Info: Elaborating entity \"scfifo_tr31\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gj31 " "Info: Found entity 1: a_dpfifo_gj31" {  } { { "db/a_dpfifo_gj31.tdf" "" { Text "D:/user/Lab5/Lab5/db/a_dpfifo_gj31.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gj31 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo " "Info: Elaborating entity \"a_dpfifo_gj31\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\"" {  } { { "db/scfifo_tr31.tdf" "dpfifo" { Text "D:/user/Lab5/Lab5/db/scfifo_tr31.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rqd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqd1 " "Info: Found entity 1: altsyncram_rqd1" {  } { { "db/altsyncram_rqd1.tdf" "" { Text "D:/user/Lab5/Lab5/db/altsyncram_rqd1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqd1 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram " "Info: Elaborating entity \"altsyncram_rqd1\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\"" {  } { { "db/a_dpfifo_gj31.tdf" "FIFOram" { Text "D:/user/Lab5/Lab5/db/a_dpfifo_gj31.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mbj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mbj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mbj1 " "Info: Found entity 1: altsyncram_mbj1" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "D:/user/Lab5/Lab5/db/altsyncram_mbj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mbj1 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1 " "Info: Elaborating entity \"altsyncram_mbj1\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\"" {  } { { "db/altsyncram_rqd1.tdf" "altsyncram1" { Text "D:/user/Lab5/Lab5/db/altsyncram_rqd1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3o8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_3o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3o8 " "Info: Found entity 1: cmpr_3o8" {  } { { "db/cmpr_3o8.tdf" "" { Text "D:/user/Lab5/Lab5/db/cmpr_3o8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3o8 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:almost_full_comparer " "Info: Elaborating entity \"cmpr_3o8\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_gj31.tdf" "almost_full_comparer" { Text "D:/user/Lab5/Lab5/db/a_dpfifo_gj31.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3o8 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:three_comparison " "Info: Elaborating entity \"cmpr_3o8\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:three_comparison\"" {  } { { "db/a_dpfifo_gj31.tdf" "three_comparison" { Text "D:/user/Lab5/Lab5/db/a_dpfifo_gj31.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Info: Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "D:/user/Lab5/Lab5/db/cntr_e5b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_e5b:rd_ptr_msb " "Info: Elaborating entity \"cntr_e5b\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_e5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gj31.tdf" "rd_ptr_msb" { Text "D:/user/Lab5/Lab5/db/a_dpfifo_gj31.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_r57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r57 " "Info: Found entity 1: cntr_r57" {  } { { "db/cntr_r57.tdf" "" { Text "D:/user/Lab5/Lab5/db/cntr_r57.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r57 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter " "Info: Elaborating entity \"cntr_r57\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\"" {  } { { "db/a_dpfifo_gj31.tdf" "usedw_counter" { Text "D:/user/Lab5/Lab5/db/a_dpfifo_gj31.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5b " "Info: Found entity 1: cntr_f5b" {  } { { "db/cntr_f5b.tdf" "" { Text "D:/user/Lab5/Lab5/db/cntr_f5b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5b wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr " "Info: Elaborating entity \"cntr_f5b\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\"" {  } { { "db/a_dpfifo_gj31.tdf" "wr_ptr" { Text "D:/user/Lab5/Lab5/db/a_dpfifo_gj31.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer_s1_arbitrator wb_NiosProcessor:inst\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1 " "Info: Elaborating entity \"sys_clk_timer_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1\"" {  } { { "wb_niosprocessor.vhd" "the_sys_clk_timer_s1" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 5306 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_sys_clk_timer_s1 wb_niosprocessor.vhd(3303) " "Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(3303): used implicit default value for signal \"cpu_data_master_read_data_valid_sys_clk_timer_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 3303 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sys_clk_timer.vhd 2 1 " "Warning: Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_clk_timer-europa " "Info: Found design unit 1: sys_clk_timer-europa" {  } { { "sys_clk_timer.vhd" "" { Text "D:/user/Lab5/Lab5/sys_clk_timer.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sys_clk_timer " "Info: Found entity 1: sys_clk_timer" {  } { { "sys_clk_timer.vhd" "" { Text "D:/user/Lab5/Lab5/sys_clk_timer.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer wb_NiosProcessor:inst\|sys_clk_timer:the_sys_clk_timer " "Info: Elaborating entity \"sys_clk_timer\" for hierarchy \"wb_NiosProcessor:inst\|sys_clk_timer:the_sys_clk_timer\"" {  } { { "wb_niosprocessor.vhd" "the_sys_clk_timer" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 5333 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(340) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(340): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 340 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(344) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(344): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 344 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator wb_NiosProcessor:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info: Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "wb_niosprocessor.vhd" "the_sysid_control_slave" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 5347 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_sysid_control_slave wb_niosprocessor.vhd(3545) " "Warning (10541): VHDL Signal Declaration warning at wb_niosprocessor.vhd(3545): used implicit default value for signal \"cpu_data_master_read_data_valid_sysid_control_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "wb_niosprocessor.vhd" "" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 3545 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.vhd 2 1 " "Warning: Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sysid-europa " "Info: Found design unit 1: sysid-europa" {  } { { "sysid.vhd" "" { Text "D:/user/Lab5/Lab5/sysid.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info: Found entity 1: sysid" {  } { { "sysid.vhd" "" { Text "D:/user/Lab5/Lab5/sysid.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid wb_NiosProcessor:inst\|sysid:the_sysid " "Info: Elaborating entity \"sysid\" for hierarchy \"wb_NiosProcessor:inst\|sysid:the_sysid\"" {  } { { "wb_niosprocessor.vhd" "the_sysid" { Text "D:/user/Lab5/Lab5/wb_niosprocessor.vhd" 5366 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_clkgenerator.bdf 1 1 " "Warning: Using design file wb_clkgenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_clkgenerator " "Info: Found entity 1: wb_clkgenerator" {  } { { "wb_clkgenerator.bdf" "" { Schematic "D:/user/Lab5/Lab5/wb_clkgenerator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_clkGenerator wb_clkGenerator:inst4 " "Info: Elaborating entity \"wb_clkGenerator\" for hierarchy \"wb_clkGenerator:inst4\"" {  } { { "Lab5.bdf" "inst4" { Schematic "D:/user/Lab5/Lab5/Lab5.bdf" { { -232 152 472 -136 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_clkgeneratorpll.vhd 2 1 " "Warning: Using design file wb_clkgeneratorpll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_clkgeneratorpll-SYN " "Info: Found design unit 1: wb_clkgeneratorpll-SYN" {  } { { "wb_clkgeneratorpll.vhd" "" { Text "D:/user/Lab5/Lab5/wb_clkgeneratorpll.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_clkGeneratorPLL " "Info: Found entity 1: wb_clkGeneratorPLL" {  } { { "wb_clkgeneratorpll.vhd" "" { Text "D:/user/Lab5/Lab5/wb_clkgeneratorpll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_clkGeneratorPLL wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1 " "Info: Elaborating entity \"wb_clkGeneratorPLL\" for hierarchy \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\"" {  } { { "wb_clkgenerator.bdf" "inst1" { Schematic "D:/user/Lab5/Lab5/wb_clkgenerator.bdf" { { 136 1752 2056 296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\"" {  } { { "wb_clkgeneratorpll.vhd" "altpll_component" { Text "D:/user/Lab5/Lab5/wb_clkgeneratorpll.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\"" {  } { { "wb_clkgeneratorpll.vhd" "" { Text "D:/user/Lab5/Lab5/wb_clkgeneratorpll.vhd" 140 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Info: Instantiated megafunction \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500000 " "Info: Parameter \"clk0_divide_by\" = \"500000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 112829 " "Info: Parameter \"clk0_multiply_by\" = \"112829\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_counter 50000 " "Info: Parameter \"gate_lock_counter\" = \"50000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal YES " "Info: Parameter \"gate_lock_signal\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=wb_clkGeneratorPLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=wb_clkGeneratorPLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "wb_clkgeneratorpll.vhd" "" { Text "D:/user/Lab5/Lab5/wb_clkgeneratorpll.vhd" 140 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_oneshotdowncounter.vhd 2 1 " "Warning: Using design file wb_block_oneshotdowncounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_oneShotDownCounter-behavior " "Info: Found design unit 1: wb_block_oneShotDownCounter-behavior" {  } { { "wb_block_oneshotdowncounter.vhd" "" { Text "D:/user/Lab5/Lab5/wb_block_oneshotdowncounter.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_oneShotDownCounter " "Info: Found entity 1: wb_block_oneShotDownCounter" {  } { { "wb_block_oneshotdowncounter.vhd" "" { Text "D:/user/Lab5/Lab5/wb_block_oneshotdowncounter.vhd" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_oneShotDownCounter wb_clkGenerator:inst4\|wb_block_oneShotDownCounter:inst2 " "Info: Elaborating entity \"wb_block_oneShotDownCounter\" for hierarchy \"wb_clkGenerator:inst4\|wb_block_oneShotDownCounter:inst2\"" {  } { { "wb_clkgenerator.bdf" "inst2" { Schematic "D:/user/Lab5/Lab5/wb_clkgenerator.bdf" { { 168 2440 2592 296 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_processor wb_processor:inst7 " "Info: Elaborating entity \"wb_processor\" for hierarchy \"wb_processor:inst7\"" {  } { { "Lab5.bdf" "inst7" { Schematic "D:/user/Lab5/Lab5/Lab5.bdf" { { 1056 464 728 1248 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_io wb_processor:inst7\|wb_cpu_io:inst5 " "Info: Elaborating entity \"wb_cpu_io\" for hierarchy \"wb_processor:inst7\|wb_cpu_io:inst5\"" {  } { { "wb_processor.bdf" "inst5" { Schematic "D:/user/Lab5/Lab5/wb_processor.bdf" { { 232 1704 1904 392 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1 wb_cpu_io.vhd(127) " "Warning (10492): VHDL Process Statement warning at wb_cpu_io.vhd(127): signal \"key1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_io.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_io.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2 wb_cpu_io.vhd(132) " "Warning (10492): VHDL Process Statement warning at wb_cpu_io.vhd(132): signal \"key2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_io.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_io.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_control wb_processor:inst7\|wb_cpu_control:inst3 " "Info: Elaborating entity \"wb_cpu_control\" for hierarchy \"wb_processor:inst7\|wb_cpu_control:inst3\"" {  } { { "wb_processor.bdf" "inst3" { Schematic "D:/user/Lab5/Lab5/wb_processor.bdf" { { 496 976 1152 656 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_register wb_cpu_control.vhd(111) " "Warning (10492): VHDL Process Statement warning at wb_cpu_control.vhd(111): signal \"status_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_control.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_control.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_mem wb_processor:inst7\|wb_cpu_mem:inst1 " "Info: Elaborating entity \"wb_cpu_mem\" for hierarchy \"wb_processor:inst7\|wb_cpu_mem:inst1\"" {  } { { "wb_processor.bdf" "inst1" { Schematic "D:/user/Lab5/Lab5/wb_processor.bdf" { { 200 624 824 296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_storage wb_cpu_mem.vhd(53) " "Warning (10631): VHDL Process Statement warning at wb_cpu_mem.vhd(53): inferring latch(es) for signal or variable \"mem_storage\", which holds its previous value in one or more paths through the process" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[0\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[1\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[2\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[3\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[4\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[5\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[6\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[7\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[8\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[9\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[10\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[11\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[12\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[13\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[14\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[15\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[16\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[17\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[18\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[19\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[20\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[21\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[22\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[23\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[24\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[25\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[26\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[27\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[28\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[29\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[30\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[1\]\[31\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[1\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[0\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[0\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[1\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[1\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[2\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[2\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[3\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[3\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[4\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[4\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[5\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[5\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[6\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[6\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[7\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[7\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[8\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[8\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[9\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[9\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[10\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[10\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[11\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[11\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[12\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[12\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[13\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[13\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[14\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[14\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[15\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[15\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[16\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[16\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[17\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[17\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[18\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[18\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[19\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[19\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[20\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[20\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[21\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[21\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[22\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[22\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[23\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[23\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[24\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[24\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[25\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[25\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[26\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[26\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[27\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[27\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[28\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[28\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[29\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[29\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[30\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[30\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_storage\[0\]\[31\] wb_cpu_mem.vhd(53) " "Info (10041): Inferred latch for \"mem_storage\[0\]\[31\]\" at wb_cpu_mem.vhd(53)" {  } { { "wb_cpu_mem.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_mem.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_programcounter wb_processor:inst7\|wb_cpu_programcounter:inst " "Info: Elaborating entity \"wb_cpu_programcounter\" for hierarchy \"wb_processor:inst7\|wb_cpu_programcounter:inst\"" {  } { { "wb_processor.bdf" "inst" { Schematic "D:/user/Lab5/Lab5/wb_processor.bdf" { { 200 288 536 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_alu wb_processor:inst7\|wb_cpu_alu:inst7 " "Info: Elaborating entity \"wb_cpu_alu\" for hierarchy \"wb_processor:inst7\|wb_cpu_alu:inst7\"" {  } { { "wb_processor.bdf" "inst7" { Schematic "D:/user/Lab5/Lab5/wb_processor.bdf" { { 112 1688 1888 208 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in_a_i wb_cpu_alu.vhd(94) " "Warning (10492): VHDL Process Statement warning at wb_cpu_alu.vhd(94): signal \"alu_in_a_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_alu.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_alu.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_in_b_i wb_cpu_alu.vhd(95) " "Warning (10492): VHDL Process Statement warning at wb_cpu_alu.vhd(95): signal \"alu_in_b_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "wb_cpu_alu.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_alu.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_i wb_cpu_alu.vhd(59) " "Warning (10631): VHDL Process Statement warning at wb_cpu_alu.vhd(59): inferring latch(es) for signal or variable \"alu_out_i\", which holds its previous value in one or more paths through the process" {  } { { "wb_cpu_alu.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_alu.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_i\[8\] wb_cpu_alu.vhd(59) " "Info (10041): Inferred latch for \"alu_out_i\[8\]\" at wb_cpu_alu.vhd(59)" {  } { { "wb_cpu_alu.vhd" "" { Text "D:/user/Lab5/Lab5/wb_cpu_alu.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu_regfile wb_processor:inst7\|wb_cpu_regfile:inst2 " "Info: Elaborating entity \"wb_cpu_regfile\" for hierarchy \"wb_processor:inst7\|wb_cpu_regfile:inst2\"" {  } { { "wb_processor.bdf" "inst2" { Schematic "D:/user/Lab5/Lab5/wb_processor.bdf" { { 184 1248 1464 376 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_processor:inst7\|BUSMUX:inst8 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"wb_processor:inst7\|BUSMUX:inst8\"" {  } { { "wb_processor.bdf" "inst8" { Schematic "D:/user/Lab5/Lab5/wb_processor.bdf" { { 320 1024 1112 432 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_processor:inst7\|BUSMUX:inst8 " "Info: Elaborated megafunction instantiation \"wb_processor:inst7\|BUSMUX:inst8\"" {  } { { "wb_processor.bdf" "" { Schematic "D:/user/Lab5/Lab5/wb_processor.bdf" { { 320 1024 1112 432 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_processor:inst7\|BUSMUX:inst8 " "Info: Instantiated megafunction \"wb_processor:inst7\|BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "wb_processor.bdf" "" { Schematic "D:/user/Lab5/Lab5/wb_processor.bdf" { { 320 1024 1112 432 "inst8" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/91/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000 wb_processor:inst7\|BUSMUX:inst8 " "Info: Elaborated megafunction instantiation \"wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_processor:inst7\|BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "wb_processor.bdf" "" { Schematic "D:/user/Lab5/Lab5/wb_processor.bdf" { { 320 1024 1112 432 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "D:/user/Lab5/Lab5/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"wb_processor:inst7\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst6 " "Info: Elaborating entity \"21mux\" for hierarchy \"21mux:inst6\"" {  } { { "Lab5.bdf" "inst6" { Schematic "D:/user/Lab5/Lab5/Lab5.bdf" { { 1152 264 384 1232 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst6 " "Info: Elaborated megafunction instantiation \"21mux:inst6\"" {  } { { "Lab5.bdf" "" { Schematic "D:/user/Lab5/Lab5/Lab5.bdf" { { 1152 264 384 1232 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audio_advinterface.bdf 1 1 " "Warning: Using design file wb_audio_advinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audio_advinterface " "Info: Found entity 1: wb_audio_advinterface" {  } { { "wb_audio_advinterface.bdf" "" { Schematic "D:/user/Lab5/Lab5/wb_audio_advinterface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audio_AdvInterface wb_audio_AdvInterface:inst5 " "Info: Elaborating entity \"wb_audio_AdvInterface\" for hierarchy \"wb_audio_AdvInterface:inst5\"" {  } { { "Lab5.bdf" "inst5" { Schematic "D:/user/Lab5/Lab5/Lab5.bdf" { { -232 664 960 288 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audio_basicinterface.bdf 1 1 " "Warning: Using design file wb_audio_basicinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audio_basicinterface " "Info: Found entity 1: wb_audio_basicinterface" {  } { { "wb_audio_basicinterface.bdf" "" { Schematic "D:/user/Lab5/Lab5/wb_audio_basicinterface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audio_BasicInterface wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7 " "Info: Elaborating entity \"wb_audio_BasicInterface\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\"" {  } { { "wb_audio_advinterface.bdf" "inst7" { Schematic "D:/user/Lab5/Lab5/wb_audio_advinterface.bdf" { { 288 1280 1648 680 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiostream_interface.bdf 1 1 " "Warning: Using design file wb_audiostream_interface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audiostream_interface " "Info: Found entity 1: wb_audiostream_interface" {  } { { "wb_audiostream_interface.bdf" "" { Schematic "D:/user/Lab5/Lab5/wb_audiostream_interface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_Interface wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2 " "Info: Elaborating entity \"wb_audioStream_Interface\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\"" {  } { { "wb_audio_basicinterface.bdf" "inst2" { Schematic "D:/user/Lab5/Lab5/wb_audio_basicinterface.bdf" { { 432 800 1144 592 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_serdes.vhd 2 1 " "Warning: Using design file wb_block_serdes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_serDes-behavior " "Info: Found design unit 1: wb_block_serDes-behavior" {  } { { "wb_block_serdes.vhd" "" { Text "D:/user/Lab5/Lab5/wb_block_serdes.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_serDes " "Info: Found entity 1: wb_block_serDes" {  } { { "wb_block_serdes.vhd" "" { Text "D:/user/Lab5/Lab5/wb_block_serdes.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_serDes wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_serDes:inst9 " "Info: Elaborating entity \"wb_block_serDes\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_serDes:inst9\"" {  } { { "wb_audiostream_interface.bdf" "inst9" { Schematic "D:/user/Lab5/Lab5/wb_audiostream_interface.bdf" { { -392 1216 1424 -232 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_oneShotDownCounter wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10 " "Info: Elaborating entity \"wb_block_oneShotDownCounter\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\"" {  } { { "wb_audiostream_interface.bdf" "inst10" { Schematic "D:/user/Lab5/Lab5/wb_audiostream_interface.bdf" { { -168 1216 1368 -40 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_constanttobusbinary.vhd 2 1 " "Warning: Using design file wb_block_constanttobusbinary.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_constantToBusBinary-behavior " "Info: Found design unit 1: wb_block_constantToBusBinary-behavior" {  } { { "wb_block_constanttobusbinary.vhd" "" { Text "D:/user/Lab5/Lab5/wb_block_constanttobusbinary.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_constantToBusBinary " "Info: Found entity 1: wb_block_constantToBusBinary" {  } { { "wb_block_constanttobusbinary.vhd" "" { Text "D:/user/Lab5/Lab5/wb_block_constanttobusbinary.vhd" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_constantToBusBinary:inst " "Info: Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_constantToBusBinary:inst\"" {  } { { "wb_audiostream_interface.bdf" "inst" { Schematic "D:/user/Lab5/Lab5/wb_audiostream_interface.bdf" { { -104 936 1064 -40 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiostream_stereotomono.bdf 1 1 " "Warning: Using design file wb_audiostream_stereotomono.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audiostream_stereotomono " "Info: Found entity 1: wb_audiostream_stereotomono" {  } { { "wb_audiostream_stereotomono.bdf" "" { Schematic "D:/user/Lab5/Lab5/wb_audiostream_stereotomono.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_stereoToMono wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4 " "Info: Elaborating entity \"wb_audioStream_stereoToMono\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\"" {  } { { "wb_audiostream_interface.bdf" "inst4" { Schematic "D:/user/Lab5/Lab5/wb_audiostream_interface.bdf" { { -320 1656 1888 -224 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiostream_channeladder.vhd 2 1 " "Warning: Using design file wb_audiostream_channeladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audiostream_channeladder-SYN " "Info: Found design unit 1: wb_audiostream_channeladder-SYN" {  } { { "wb_audiostream_channeladder.vhd" "" { Text "D:/user/Lab5/Lab5/wb_audiostream_channeladder.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_channelAdder " "Info: Found entity 1: wb_audioStream_channelAdder" {  } { { "wb_audiostream_channeladder.vhd" "" { Text "D:/user/Lab5/Lab5/wb_audiostream_channeladder.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_channelAdder wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1 " "Info: Elaborating entity \"wb_audioStream_channelAdder\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\"" {  } { { "wb_audiostream_stereotomono.bdf" "inst1" { Schematic "D:/user/Lab5/Lab5/wb_audiostream_stereotomono.bdf" { { 296 752 944 392 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_audiostream_channeladder.vhd" "lpm_add_sub_component" { Text "D:/user/Lab5/Lab5/wb_audiostream_channeladder.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_audiostream_channeladder.vhd" "" { Text "D:/user/Lab5/Lab5/wb_audiostream_channeladder.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO,CBX_MODULE_PREFIX=wb_audioStream_channelAdder " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO,CBX_MODULE_PREFIX=wb_audioStream_channelAdder\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Info: Parameter \"lpm_width\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "wb_audiostream_channeladder.vhd" "" { Text "D:/user/Lab5/Lab5/wb_audiostream_channeladder.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/wb_audiostream_channeladder_add_sub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/wb_audiostream_channeladder_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_channelAdder_add_sub " "Info: Found entity 1: wb_audioStream_channelAdder_add_sub" {  } { { "db/wb_audiostream_channeladder_add_sub.v" "" { Text "D:/user/Lab5/Lab5/db/wb_audiostream_channeladder_add_sub.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_channelAdder_add_sub wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\|wb_audioStream_channelAdder_add_sub:auto_generated " "Info: Elaborating entity \"wb_audioStream_channelAdder_add_sub\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\|wb_audioStream_channelAdder_add_sub:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_cfgctrl.bdf 1 1 " "Warning: Using design file wb_audiocfg_cfgctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audiocfg_cfgctrl " "Info: Found entity 1: wb_audiocfg_cfgctrl" {  } { { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "D:/user/Lab5/Lab5/wb_audiocfg_cfgctrl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrl wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1 " "Info: Elaborating entity \"wb_audioCFG_CFGctrl\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\"" {  } { { "wb_audio_basicinterface.bdf" "inst1" { Schematic "D:/user/Lab5/Lab5/wb_audio_basicinterface.bdf" { { 216 800 1104 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_cfgctrlupdatesm.vhd 2 1 " "Warning: Using design file wb_audiocfg_cfgctrlupdatesm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_CFGctrlUpdateSM-behavior " "Info: Found design unit 1: wb_audioCFG_CFGctrlUpdateSM-behavior" {  } { { "wb_audiocfg_cfgctrlupdatesm.vhd" "" { Text "D:/user/Lab5/Lab5/wb_audiocfg_cfgctrlupdatesm.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_CFGctrlUpdateSM " "Info: Found entity 1: wb_audioCFG_CFGctrlUpdateSM" {  } { { "wb_audiocfg_cfgctrlupdatesm.vhd" "" { Text "D:/user/Lab5/Lab5/wb_audiocfg_cfgctrlupdatesm.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrlUpdateSM wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25 " "Info: Elaborating entity \"wb_audioCFG_CFGctrlUpdateSM\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst25" { Schematic "D:/user/Lab5/Lab5/wb_audiocfg_cfgctrl.bdf" { { -328 -528 -264 -168 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_twowiremaster.vhd 2 1 " "Warning: Using design file wb_audiocfg_twowiremaster.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_twoWireMaster-behavior " "Info: Found design unit 1: wb_audioCFG_twoWireMaster-behavior" {  } { { "wb_audiocfg_twowiremaster.vhd" "" { Text "D:/user/Lab5/Lab5/wb_audiocfg_twowiremaster.vhd" 134 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_twoWireMaster " "Info: Found entity 1: wb_audioCFG_twoWireMaster" {  } { { "wb_audiocfg_twowiremaster.vhd" "" { Text "D:/user/Lab5/Lab5/wb_audiocfg_twowiremaster.vhd" 101 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_twoWireMaster wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8 " "Info: Elaborating entity \"wb_audioCFG_twoWireMaster\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst8" { Schematic "D:/user/Lab5/Lab5/wb_audiocfg_cfgctrl.bdf" { { -64 1472 1656 64 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_serDes wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes " "Info: Elaborating entity \"wb_block_serDes\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\"" {  } { { "wb_audiocfg_twowiremaster.vhd" "comp_serDes" { Text "D:/user/Lab5/Lab5/wb_audiocfg_twowiremaster.vhd" 658 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst3" { Schematic "D:/user/Lab5/Lab5/wb_audiocfg_cfgctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "D:/user/Lab5/Lab5/wb_audiocfg_cfgctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Info: Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "wb_audiocfg_cfgctrl.bdf" "" { Schematic "D:/user/Lab5/Lab5/wb_audiocfg_cfgctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_cfgctrlregisterbank.vhd 2 1 " "Warning: Using design file wb_audiocfg_cfgctrlregisterbank.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_CFGctrlRegisterBank-behavior " "Info: Found design unit 1: wb_audioCFG_CFGctrlRegisterBank-behavior" {  } { { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "D:/user/Lab5/Lab5/wb_audiocfg_cfgctrlregisterbank.vhd" 64 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_CFGctrlRegisterBank " "Info: Found entity 1: wb_audioCFG_CFGctrlRegisterBank" {  } { { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "D:/user/Lab5/Lab5/wb_audiocfg_cfgctrlregisterbank.vhd" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrlRegisterBank wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26 " "Info: Elaborating entity \"wb_audioCFG_CFGctrlRegisterBank\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst26" { Schematic "D:/user/Lab5/Lab5/wb_audiocfg_cfgctrl.bdf" { { -24 -32 312 136 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "wb_audiocfg_cfgctrlregisterbank.vhd(45) " "Warning (10296): VHDL warning at wb_audiocfg_cfgctrlregisterbank.vhd(45): ignored assignment of value to null range" {  } { { "wb_audiocfg_cfgctrlregisterbank.vhd" "" { Text "D:/user/Lab5/Lab5/wb_audiocfg_cfgctrlregisterbank.vhd" 45 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_block_constantToBusBinary:inst24 " "Info: Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_block_constantToBusBinary:inst24\"" {  } { { "wb_audiocfg_cfgctrl.bdf" "inst24" { Schematic "D:/user/Lab5/Lab5/wb_audiocfg_cfgctrl.bdf" { { -88 1000 1128 -24 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audiocfg_autoconfigonreset.vhd 2 1 " "Warning: Using design file wb_audiocfg_autoconfigonreset.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_autoConfigOnReset-behavior " "Info: Found design unit 1: wb_audioCFG_autoConfigOnReset-behavior" {  } { { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "D:/user/Lab5/Lab5/wb_audiocfg_autoconfigonreset.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_autoConfigOnReset " "Info: Found entity 1: wb_audioCFG_autoConfigOnReset" {  } { { "wb_audiocfg_autoconfigonreset.vhd" "" { Text "D:/user/Lab5/Lab5/wb_audiocfg_autoconfigonreset.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_autoConfigOnReset wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst " "Info: Elaborating entity \"wb_audioCFG_autoConfigOnReset\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\"" {  } { { "wb_audio_advinterface.bdf" "inst" { Schematic "D:/user/Lab5/Lab5/wb_audio_advinterface.bdf" { { 112 888 1080 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
