$date
	Sat Oct 22 20:46:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#497076
b10001 !
1"
#497078
b10001 &
b10001 %
1$
#497079
0"
#497082
b110100 &
b110100 %
#497086
b11010 &
b11010 %
#497090
b1101 &
b1101 %
#497094
b101000 &
b101000 %
#497098
b10100 &
b10100 %
#497102
b1010 &
b1010 %
#497106
b101 &
b101 %
#497110
b10000 &
b10000 %
#497114
b1000 &
b1000 %
#497118
b100 &
b100 %
#497122
b10 &
b10 %
#497126
b1 &
1#
b1 %
#497130
b0 &
b0 %
0#
0$
#1427380
b10110 !
1"
#1427382
b10110 &
b10110 %
1$
#1427383
0"
#1427386
b1011 &
b1011 %
#1427390
b100010 &
b100010 %
#1427394
b10001 &
b10001 %
#1427398
b110100 &
b110100 %
#1427402
b11010 &
b11010 %
#1427406
b1101 &
b1101 %
#1427410
b101000 &
b101000 %
#1427414
b10100 &
b10100 %
#1427418
b1010 &
b1010 %
#1427422
b101 &
b101 %
#1427426
b10000 &
b10000 %
#1427430
b1000 &
b1000 %
#1427434
b100 &
b100 %
#1427438
b10 &
b10 %
#1427442
b1 &
b1 %
1#
#1427446
b0 &
0#
b0 %
0$
#2421009
b11001 !
1"
#2421010
b11001 &
b11001 %
1$
#2421011
0"
#2421014
b1001100 &
b1001100 %
#2421018
b100110 &
b100110 %
#2421022
b10011 &
b10011 %
#2421026
b111010 &
b111010 %
#2421030
b11101 &
b11101 %
#2421034
b1011000 &
b1011000 %
#2421038
b101100 &
b101100 %
#2421042
b10110 &
b10110 %
#2421046
b1011 &
b1011 %
#2421050
b100010 &
b100010 %
#2421054
b10001 &
b10001 %
#2421058
b110100 &
b110100 %
#2421062
b11010 &
b11010 %
#2421066
b1101 &
b1101 %
#2421070
b101000 &
b101000 %
#2421074
b10100 &
b10100 %
#2421078
b1010 &
b1010 %
#2421082
b101 &
b101 %
#2421086
b10000 &
b10000 %
#2421090
b1000 &
b1000 %
#2421094
b100 &
b100 %
#2421098
b10 &
b10 %
#2421102
b1 &
1#
b1 %
#2421106
b0 &
b0 %
0#
0$
#4500012
