<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.045 seconds; current allocated memory: 682.395 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;axi4_conv2D/axi4_conv2D.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5557]" key="HLS 207-5557" tag="" content="Unsupported interface port data type in &apos;#pragma HLS interface m_axi&apos; (axi4_conv2D/axi4_conv2D.cpp:11:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.877 seconds; current allocated memory: 683.449 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi14ELb0EEC2EDq14_j&apos; into &apos;ap_int_base&lt;14, false&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::ap_int_base(int)&apos; into &apos;ap_uint&lt;14&gt;::ap_uint(int)&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ssdm_int&lt;32, true&gt;::ssdm_int(int)&apos; into &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;bool operator&lt;&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool ap_int_base&lt;14, false&gt;::operator&lt;&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;) const&apos; into &apos;bool operator&lt;&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi21ELb1EEC2EDq21_i&apos; into &apos;ap_int_base&lt;21, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;21, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int&lt;21&gt;::ap_int&lt;32&gt;(ap_int&lt;32&gt; const&amp;)&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi46ELb1EEC2EDq46_i&apos; into &apos;ap_int_base&lt;46, true&gt;::ap_int_base&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi46ELb1EEC2EDq46_i&apos; into &apos;ap_int_base&lt;46, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi46ELb1EEC2EDq46_i&apos; into &apos;ap_int_base&lt;46, true&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;46, true&gt;::ap_int_base&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;14, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;14, false, 32, true&gt;(ap_int_base&lt;14, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;46, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;14, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;14, false, 32, true&gt;(ap_int_base&lt;14, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;46, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;14, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;14, false, 32, true&gt;(ap_int_base&lt;14, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;14, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;14, false, 32, true&gt;(ap_int_base&lt;14, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;14, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi14ELb0EEC2EDq14_j&apos; into &apos;ap_int_base&lt;14, false&gt;::ap_int_base&lt;46, true&gt;(ap_int_base&lt;46, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::ap_int_base&lt;46, true&gt;(ap_int_base&lt;46, true&gt; const&amp;)&apos; into &apos;ap_uint&lt;14&gt;::ap_uint&lt;46&gt;(ap_int&lt;46&gt; const&amp;)&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi15ELb0EEC2EDq15_j&apos; into &apos;ap_int_base&lt;15, false&gt;::ap_int_base&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi15ELb0EEC2EDq15_j&apos; into &apos;ap_int_base&lt;15, false&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;15, false&gt;::ap_int_base&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;14, false&gt;::RType&lt;14, false&gt;::plus operator+&lt;14, false, 14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;, ap_int_base&lt;14, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;15, false&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;14, false&gt;::RType&lt;14, false&gt;::plus operator+&lt;14, false, 14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;, ap_int_base&lt;14, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;15, false&gt;::ap_int_base&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;14, false&gt;::RType&lt;14, false&gt;::plus operator+&lt;14, false, 14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;, ap_int_base&lt;14, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi47ELb1EEC2EDq47_i&apos; into &apos;ap_int_base&lt;47, true&gt;::ap_int_base&lt;15, false&gt;(ap_int_base&lt;15, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi47ELb1EEC2EDq47_i&apos; into &apos;ap_int_base&lt;47, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi47ELb1EEC2EDq47_i&apos; into &apos;ap_int_base&lt;47, true&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;47, true&gt;::ap_int_base&lt;15, false&gt;(ap_int_base&lt;15, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;15, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;15, false, 32, true&gt;(ap_int_base&lt;15, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;47, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;15, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;15, false, 32, true&gt;(ap_int_base&lt;15, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;47, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;15, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;15, false, 32, true&gt;(ap_int_base&lt;15, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;15, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;15, false&gt;(ap_int_base&lt;15, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:483)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;15, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;15, false, 32, true&gt;(ap_int_base&lt;15, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;15, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;15, false&gt;(ap_int_base&lt;15, false&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:481)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi48ELb1EEC2EDq48_i&apos; into &apos;ap_int_base&lt;48, true&gt;::ap_int_base&lt;47, true&gt;(ap_int_base&lt;47, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi48ELb1EEC2EDq48_i&apos; into &apos;ap_int_base&lt;48, true&gt;::ap_int_base&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi48ELb1EEC2EDq48_i&apos; into &apos;ap_int_base&lt;48, true&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;48, true&gt;::ap_int_base&lt;47, true&gt;(ap_int_base&lt;47, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;47, true&gt;::RType&lt;14, false&gt;::plus operator+&lt;47, true, 14, false&gt;(ap_int_base&lt;47, true&gt; const&amp;, ap_int_base&lt;14, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;48, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;47, true&gt;::RType&lt;14, false&gt;::plus operator+&lt;47, true, 14, false&gt;(ap_int_base&lt;47, true&gt; const&amp;, ap_int_base&lt;14, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;48, true&gt;::ap_int_base&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;47, true&gt;::RType&lt;14, false&gt;::plus operator+&lt;47, true, 14, false&gt;(ap_int_base&lt;47, true&gt; const&amp;, ap_int_base&lt;14, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi14ELb0EEC2EDq14_j&apos; into &apos;ap_int_base&lt;14, false&gt;::ap_int_base&lt;48, true&gt;(ap_int_base&lt;48, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::ap_int_base&lt;48, true&gt;(ap_int_base&lt;48, true&gt; const&amp;)&apos; into &apos;ap_uint&lt;14&gt;::ap_uint&lt;48&gt;(ap_int&lt;48&gt; const&amp;)&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ssdm_int&lt;16, true&gt;::ssdm_int(short)&apos; into &apos;ap_int_base&lt;16, true&gt;::ap_int_base&lt;8, true&gt;(ap_int_base&lt;8, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ssdm_int&lt;16, true&gt;::ssdm_int(short)&apos; into &apos;ap_int_base&lt;16, true&gt;::ap_int_base&lt;8, false&gt;(ap_int_base&lt;8, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ssdm_int&lt;16, true&gt;::ssdm_int(short)&apos; into &apos;ap_int_base&lt;16, true&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, true&gt;::ap_int_base&lt;8, true&gt;(ap_int_base&lt;8, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;8, true&gt;::RType&lt;8, false&gt;::mult operator*&lt;8, true, 8, false&gt;(ap_int_base&lt;8, true&gt; const&amp;, ap_int_base&lt;8, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;8, true&gt;::RType&lt;8, false&gt;::mult operator*&lt;8, true, 8, false&gt;(ap_int_base&lt;8, true&gt; const&amp;, ap_int_base&lt;8, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, true&gt;::ap_int_base&lt;8, false&gt;(ap_int_base&lt;8, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;8, true&gt;::RType&lt;8, false&gt;::mult operator*&lt;8, true, 8, false&gt;(ap_int_base&lt;8, true&gt; const&amp;, ap_int_base&lt;8, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi1ELb0EEC2EDq1_j&apos; into &apos;ap_int_base&lt;1, false&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;1, false&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;14, false&gt;::operator++(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;&amp; ap_int_base&lt;14, false&gt;::operator+=&lt;1, false&gt;(ap_int_base&lt;1, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;14, false&gt;::operator++(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:879:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_concat_ref&lt;14, ap_int_base&lt;14, false&gt;, 14, ap_int_base&lt;14, false&gt; &gt;::ap_concat_ref(ap_int_base&lt;14, false&gt;&amp;, ap_int_base&lt;14, false&gt;&amp;)&apos; into &apos;ap_concat_ref&lt;14, ap_int_base&lt;14, false&gt;, 14, ap_int_base&lt;14, false&gt; &gt; ap_int_base&lt;14, false&gt;::operator,&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;) const&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1285:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_concat_ref&lt;28, ap_concat_ref&lt;14, ap_int_base&lt;14, false&gt;, 14, ap_int_base&lt;14, false&gt; &gt;, 14, ap_int_base&lt;14, false&gt; &gt;::ap_concat_ref(ap_concat_ref&lt;14, ap_int_base&lt;14, false&gt;, 14, ap_int_base&lt;14, false&gt; &gt;&amp;, ap_int_base&lt;14, false&gt;&amp;)&apos; into &apos;ap_concat_ref&lt;28, ap_concat_ref&lt;14, ap_int_base&lt;14, false&gt;, 14, ap_int_base&lt;14, false&gt; &gt;, 14, ap_int_base&lt;14, false&gt; &gt; ap_concat_ref&lt;14, ap_int_base&lt;14, false&gt;, 14, ap_int_base&lt;14, false&gt; &gt;::operator,&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_ref.h:170:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;bool operator&gt;&lt;21, true&gt;(ap_int_base&lt;21, true&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:337)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool ap_int_base&lt;21, true&gt;::operator&gt;&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;) const&apos; into &apos;bool operator&gt;&lt;21, true&gt;(ap_int_base&lt;21, true&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:335)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ssdm_int&lt;8, false&gt;::ssdm_int(unsigned char)&apos; into &apos;ap_int_base&lt;8, false&gt;::ap_int_base(int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;8, false&gt;::ap_int_base(int)&apos; into &apos;ap_uint&lt;8&gt;::ap_uint(int)&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;bool operator&lt;&lt;21, true&gt;(ap_int_base&lt;21, true&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:713)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool ap_int_base&lt;21, true&gt;::operator&lt;&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;) const&apos; into &apos;bool operator&lt;&lt;21, true&gt;(ap_int_base&lt;21, true&gt; const&amp;, int)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:711)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ssdm_int&lt;8, false&gt;::ssdm_int(unsigned char)&apos; into &apos;ap_int_base&lt;8, false&gt;::ap_int_base&lt;21, true&gt;(ap_int_base&lt;21, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;8, false&gt;::ap_int_base&lt;21, true&gt;(ap_int_base&lt;21, true&gt; const&amp;)&apos; into &apos;ap_uint&lt;8&gt;::ap_uint&lt;21&gt;(ap_int&lt;21&gt; const&amp;)&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi47ELb1EEC2EDq47_i&apos; into &apos;ap_int_base&lt;47, true&gt;::ap_int_base&lt;46, true&gt;(ap_int_base&lt;46, true&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_ZN8ssdm_intILi47ELb1EEC2EDq47_i&apos; into &apos;ap_int_base&lt;47, true&gt;::ap_int_base&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;47, true&gt;::ap_int_base&lt;46, true&gt;(ap_int_base&lt;46, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;46, true&gt;::RType&lt;14, false&gt;::plus operator+&lt;46, true, 14, false&gt;(ap_int_base&lt;46, true&gt; const&amp;, ap_int_base&lt;14, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;47, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;46, true&gt;::RType&lt;14, false&gt;::plus operator+&lt;46, true, 14, false&gt;(ap_int_base&lt;46, true&gt; const&amp;, ap_int_base&lt;14, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;47, true&gt;::ap_int_base&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;46, true&gt;::RType&lt;14, false&gt;::plus operator+&lt;46, true, 14, false&gt;(ap_int_base&lt;46, true&gt; const&amp;, ap_int_base&lt;14, false&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::operator++(int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:13:56)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::operator++(int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:14:63)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;47, true&gt;::operator long long() const&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:37:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;46, true&gt;::RType&lt;14, false&gt;::plus operator+&lt;46, true, 14, false&gt;(ap_int_base&lt;46, true&gt; const&amp;, ap_int_base&lt;14, false&gt; const&amp;)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:37:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;, int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:37:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool operator&lt;&lt;21, true&gt;(ap_int_base&lt;21, true&gt; const&amp;, int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:32:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool operator&gt;&lt;21, true&gt;(ap_int_base&lt;21, true&gt; const&amp;, int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:30:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::operator++(int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:18:57)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_concat_ref&lt;28, ap_concat_ref&lt;14, ap_int_base&lt;14, false&gt;, 14, ap_int_base&lt;14, false&gt; &gt;, 14, ap_int_base&lt;14, false&gt; &gt; ap_concat_ref&lt;14, ap_int_base&lt;14, false&gt;, 14, ap_int_base&lt;14, false&gt; &gt;::operator,&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:24:64)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::operator++(int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:24:66)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_concat_ref&lt;14, ap_int_base&lt;14, false&gt;, 14, ap_int_base&lt;14, false&gt; &gt; ap_int_base&lt;14, false&gt;::operator,&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;) const&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:24:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::operator++(int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:24:49)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::operator++(int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:24:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;21, true&gt;&amp; ap_int_base&lt;21, true&gt;::operator+=&lt;16, true&gt;(ap_int_base&lt;16, true&gt; const&amp;)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:25:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;8, true&gt;::RType&lt;8, false&gt;::mult operator*&lt;8, true, 8, false&gt;(ap_int_base&lt;8, true&gt; const&amp;, ap_int_base&lt;8, false&gt; const&amp;)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:25:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::operator unsigned long long() const&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:25:62)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::operator unsigned long long() const&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:25:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool operator&lt;&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;, int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:24:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;47, true&gt;::RType&lt;14, false&gt;::plus operator+&lt;47, true, 14, false&gt;(ap_int_base&lt;47, true&gt; const&amp;, ap_int_base&lt;14, false&gt; const&amp;)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:22:49)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;15, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;15, false&gt;(ap_int_base&lt;15, false&gt; const&amp;, int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:22:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::RType&lt;14, false&gt;::plus operator+&lt;14, false, 14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;, ap_int_base&lt;14, false&gt; const&amp;)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:22:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;14, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;, int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:21:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool operator&lt;&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;, int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:18:52)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool operator&lt;&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;, int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:14:48)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;bool operator&lt;&lt;14, false&gt;(ap_int_base&lt;14, false&gt; const&amp;, int)&apos; into &apos;axi4_conv2D(ap_uint&lt;8&gt;*, ap_uint&lt;8&gt;*, ap_int&lt;8&gt;*, ap_int&lt;32&gt;)&apos; (axi4_conv2D/axi4_conv2D.cpp:13:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 16 and bit width 8 in loop &apos;VITIS_LOOP_13_1&apos;(axi4_conv2D/axi4_conv2D.cpp:13:19) has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (axi4_conv2D/axi4_conv2D.cpp:13:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.172 seconds; current allocated memory: 686.320 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 686.328 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 701.000 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 713.266 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_14_2&apos; (axi4_conv2D/axi4_conv2D.cpp:15) in function &apos;axi4_conv2D&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_14_2&apos; (axi4_conv2D/axi4_conv2D.cpp:15) in function &apos;axi4_conv2D&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_18_3&apos; (axi4_conv2D/axi4_conv2D.cpp:15) in function &apos;axi4_conv2D&apos; completely with a factor of 3." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;loop_x&apos; (axi4_conv2D/axi4_conv2D.cpp:15) in function &apos;axi4_conv2D&apos; completely with a factor of 3." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (axi4_conv2D/axi4_conv2D.cpp:15:21) to (axi4_conv2D/axi4_conv2D.cpp:14:26) in function &apos;axi4_conv2D&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;axi4_conv2D&apos; (axi4_conv2D/axi4_conv2D.cpp:3:26)...26 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 746.203 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_13_1&apos; (axi4_conv2D/axi4_conv2D.cpp:13:32) in function &apos;axi4_conv2D&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 751.984 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;axi4_conv2D&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos; (loop &apos;VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos;): Unable to schedule bus request operation (&apos;gmem_load_1_req&apos;) on port &apos;gmem&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos; (loop &apos;VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos;): Unable to schedule bus request operation (&apos;gmem_load_2_req&apos;) on port &apos;gmem&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos; (loop &apos;VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos;): Unable to schedule bus request operation (&apos;gmem_load_3_req&apos;) on port &apos;gmem&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos; (loop &apos;VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos;): Unable to schedule bus request operation (&apos;gmem_load_4_req&apos;) on port &apos;gmem&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos; (loop &apos;VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos;): Unable to schedule bus request operation (&apos;gmem_load_11_req&apos;) on port &apos;gmem&apos; due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos; (loop &apos;VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos;): Unable to schedule bus request operation (&apos;gmem_load_15_req&apos;) on port &apos;gmem&apos; due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos; (loop &apos;VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos;): Unable to schedule bus request operation (&apos;gmem_load_17_req&apos;) on port &apos;gmem&apos; due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 18, Depth = 31, loop &apos;VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 758.820 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 759.961 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;axi4_conv2D&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.305 seconds; current allocated memory: 760.258 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 760.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos; pipeline &apos;VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2/m_axi_gmem_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8ns_8s_16_1_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 764.168 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;axi4_conv2D&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;axi4_conv2D/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;axi4_conv2D/image_in&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;axi4_conv2D/image_out&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;axi4_conv2D/weights&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;axi4_conv2D/bias&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;axi4_conv2D&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;image_in&apos;, &apos;image_out&apos; and &apos;weights&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;axi4_conv2D&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 769.277 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 773.199 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 778.930 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for axi4_conv2D." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for axi4_conv2D." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 136.99 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 12.802 seconds; current allocated memory: 96.934 MB." resolution=""/>
</Messages>
