
AVRASM ver. 2.1.30  C:\projects\soldering-iron-controller\soft\SolderIronController\List\SolderIronController.asm Wed Mar 25 23:16:22 2015

C:\projects\soldering-iron-controller\soft\SolderIronController\List\SolderIronController.asm(955): warning: Register r3 already defined by the .DEF directive
C:\projects\soldering-iron-controller\soft\SolderIronController\List\SolderIronController.asm(956): warning: Register r2 already defined by the .DEF directive
C:\projects\soldering-iron-controller\soft\SolderIronController\List\SolderIronController.asm(957): warning: Register r5 already defined by the .DEF directive
C:\projects\soldering-iron-controller\soft\SolderIronController\List\SolderIronController.asm(958): warning: Register r4 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.04.4a Advanced
                 ;(C) Copyright 1998-2009 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATtiny2313
                 ;Program type             : Application
                 ;Clock frequency          : 8.000000 MHz
                 ;Memory model             : Tiny
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 32 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATtiny2313
                 	#pragma AVRPART MEMORY PROG_FLASH 2048
                 	#pragma AVRPART MEMORY EEPROM 128
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 128
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU WDTCR=0x21
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU SPL=0x3D
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x13
                 	.EQU GPIOR1=0x14
                 	.EQU GPIOR2=0x15
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _overflow_state_t=R3
                 	.DEF _startstop_state_t=R2
                 	.DEF _outputStates=R5
                 	.DEF _lastPortBValue=R4
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;INTERRUPT VECTORS
000000 c017      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b c1a7      	RJMP _pin_change_isr0
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f c057      	RJMP _usi_start_isr
000010 c06d      	RJMP _usi_ovf_isr
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _0xB0:
000013 0000      	.DB  0x0,0x0
                 
                 __GLOBAL_INI_TBL:
000014 0002      	.DW  0x02
000015 0004      	.DW  0x04
000016 0026      	.DW  _0xB0*2
                 
                 _0xFFFFFFFF:
000017 0000      	.DW  0
                 
                 __RESET:
000018 94f8      	CLI
000019 27ee      	CLR  R30
00001a bbec      	OUT  EECR,R30
00001b bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00001c e1f8      	LDI  R31,0x18
00001d b7a4      	IN   R26,MCUSR
00001e 7fa7      	CBR  R26,8
00001f bfa4      	OUT  MCUSR,R26
000020 bdf1      	OUT  WDTCR,R31
000021 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000022 e08d      	LDI  R24,(14-2)+1
000023 e0a2      	LDI  R26,2
                 __CLEAR_REG:
000024 93ed      	ST   X+,R30
000025 958a      	DEC  R24
000026 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000027 e880      	LDI  R24,LOW(0x80)
000028 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000029 93ed      	ST   X+,R30
00002a 958a      	DEC  R24
00002b f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00002c e2e8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00002d e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00002e 9185      	LPM  R24,Z+
00002f 9195      	LPM  R25,Z+
000030 9700      	SBIW R24,0
000031 f061      	BREQ __GLOBAL_INI_END
000032 91a5      	LPM  R26,Z+
000033 91b5      	LPM  R27,Z+
000034 9005      	LPM  R0,Z+
000035 9015      	LPM  R1,Z+
000036 01bf      	MOVW R22,R30
000037 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000038 9005      	LPM  R0,Z+
000039 920d      	ST   X+,R0
00003a 9701      	SBIW R24,1
00003b f7e1      	BRNE __GLOBAL_INI_LOOP
00003c 01fb      	MOVW R30,R22
00003d cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;GPIOR0-GPIOR2 INITIALIZATION
00003e e0e0      	LDI  R30,0x00
00003f bbe3      	OUT  GPIOR0,R30
000040 bbe4      	OUT  GPIOR1,R30
000041 bbe5      	OUT  GPIOR2,R30
                 
                 ;STACK POINTER INITIALIZATION
000042 edef      	LDI  R30,LOW(0xDF)
000043 bfed      	OUT  SPL,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000044 e8c0      	LDI  R28,LOW(0x80)
                 
000045 c204      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x80
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.04.4a Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2009 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : TWI Controlled Solder-Iron-Controller
                 ;Version : 1
                 ;Date    : 3/9/2015
                 ;Author  : EdgarK
                 ;Company : banana-electronics
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATtiny2313
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Tiny
                 ;External RAM size       : 0
                 ;Data Stack size         : 32
                 ;*****************************************************/
                 ;
                 ;#include <tiny2313.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x50
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_standby=0x40
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <stdint.h>
                 ;#include <ui.c>
                 ;typedef unsigned char ui8;
                 ;typedef unsigned short ui16;
                 ;typedef unsigned long ui32;
                 ;
                 ;#include <generalCompatabilityDefinitions.c>
                 ;#define _BV(bit)    (1 << (bit))
                 ;#define BV(byte, num) ((byte>>num)&1)
                 ;
                 ;#ifndef NULL
                 ;    #define NULL 0
                 ;#endif
                 ;#include <twiOverUsi.c>
                 ;# define USI_TWI_BUFFER_SIZE 16
                 ;
                 ;//******chrystal dependent part******//
                 ;# define DDR_USI    DDRB
                 ;# define PORT_USI    PORTB
                 ;# define PIN_USI    PINB
                 ;# define PORT_USI_SDA    PINB5
                 ;# define PORT_USI_SCL    PINB7
                 ;# define PIN_USI_SDA    PINB5
                 ;# define PIN_USI_SCL    PINB7
                 ;
                 ;//******theoretically chrystal independent part******//
                 ;enum{
                 ;    of_state_check_address,
                 ;    of_state_send_data,
                 ;    of_state_request_ack,
                 ;    of_state_check_ack,
                 ;    of_state_receive_data,
                 ;    of_state_store_data_and_send_ack
                 ;} overflow_state_t;
                 ;
                 ;enum{
                 ;    ss_state_before_start,
                 ;    ss_state_after_start,
                 ;    ss_state_address_selected,
                 ;    ss_state_address_not_selected,
                 ;    ss_state_data_processed
                 ;} startstop_state_t;
                 ;
                 ;
                 ;static void (*idle_callback)(void);
                 ;static void    (*data_callback)(uint8_t input_buffer_length, const uint8_t *input_buffer, uint8_t *output_buffer_length, uint8_t *output_buffer);
                 ;
                 ;static uint8_t of_state;
                 ;static uint8_t ss_state;
                 ;static uint8_t    slave_address;
                 ;static uint8_t    input_buffer[USI_TWI_BUFFER_SIZE];
                 ;static uint8_t    input_buffer_length;
                 ;static uint8_t    output_buffer[USI_TWI_BUFFER_SIZE];
                 ;static uint8_t    output_buffer_length;
                 ;static uint8_t    output_buffer_current;
                 ;
                 ;//static    uint8_t    *phy_send_buffer;
                 ;//static    uint8_t    *phy_send_buffer_length;
                 ;enum{
                 ;    phy_buffer_size = USI_TWI_BUFFER_SIZE
                 ;};
                 ;
                 ;
                 ;
                 ;
                 ;static void set_sda_to_input(void){
                 ; 0000 001C static void set_sda_to_input(void){
                 
                 	.CSEG
                 _set_sda_to_input_G000:
                 ;    DDR_USI &= ~_BV(PORT_USI_SDA);
000046 98bd      	CBI  0x17,5
                 ;}
000047 9508      	RET
                 ;static void set_sda_to_output(void){
                 _set_sda_to_output_G000:
                 ;    DDR_USI |= _BV(PORT_USI_SDA);
000048 9abd      	SBI  0x17,5
                 ;}
000049 9508      	RET
                 ;static inline void set_scl_to_input(void){
                 _set_scl_to_input_G000:
                 ;    DDR_USI &= ~_BV(PORT_USI_SCL);
00004a 98bf      	CBI  0x17,7
                 ;}
00004b 9508      	RET
                 ;static inline void set_scl_to_output(void){
                 _set_scl_to_output_G000:
                 ;    DDR_USI |= _BV(PORT_USI_SCL);
00004c 9abf      	SBI  0x17,7
                 ;}
00004d 9508      	RET
                 ;static inline void set_sda_low(void){
                 _set_sda_low_G000:
                 ;    PORT_USI &= ~_BV(PORT_USI_SDA);
00004e 98c5      	CBI  0x18,5
                 ;}
00004f 9508      	RET
                 ;static inline void set_sda_high(void){
                 _set_sda_high_G000:
                 ;    PORT_USI |= _BV(PORT_USI_SDA);
000050 9ac5      	SBI  0x18,5
                 ;}
000051 9508      	RET
                 ;static inline void set_scl_low(void){
                 _set_scl_low_G000:
                 ;    PORT_USI &= ~_BV(PORT_USI_SCL);
000052 98c7      	CBI  0x18,7
                 ;}
000053 9508      	RET
                 ;static inline void set_scl_high(void){
                 _set_scl_high_G000:
                 ;    PORT_USI |= _BV(PORT_USI_SCL);
000054 9ac7      	SBI  0x18,7
                 ;}
000055 9508      	RET
                 ;
                 ;static inline void twi_reset_state(void){
                 _twi_reset_state_G000:
                 ;    USISR =
                 ;            (1	<< USISIF) | // clear start condition flag
                 ;            (1	<< USIOIF) | // clear overflow condition flag
                 ;            (0	<< USIPF) | // !clear stop condition flag
                 ;            (1	<< USIDC) | // clear arbitration error flag
                 ;            (0x00 << USICNT0); // set counter to "8" bits
000056 ede0      	LDI  R30,LOW(208)
000057 b9ee      	OUT  0xE,R30
                 ;    USICR =
                 ;            (1 << USISIE) | // enable start condition interrupt
                 ;            (0 << USIOIE) | // !enable overflow interrupt
                 ;            (1 << USIWM1) | (0 << USIWM0) | // set usi in two-wire mode, disable bit counter overflow hold
                 ;            (1 << USICS1) | (0 << USICS0) | (0 << USICLK) | // shift register clock source = external, positive edge, 4-bit counter source = external, both edges
                 ;            (0 << USITC); // don't toggle clock-port pin
000058 eae8      	LDI  R30,LOW(168)
000059 b9ed      	OUT  0xD,R30
                 ;}
00005a 9508      	RET
                 ;
                 ;static void twi_reset(void){
                 _twi_reset_G000:
                 ;// make sure no sda/scl remains pulled up or down
                 ;    set_sda_to_input(); // deactivate internal pullup on sda/scl
00005b dfea      	RCALL _set_sda_to_input_G000
                 ;    set_sda_low();
00005c dff1      	RCALL _set_sda_low_G000
                 ;    set_scl_to_input();
00005d dfec      	RCALL _set_scl_to_input_G000
                 ;    set_scl_low();
00005e dff3      	RCALL _set_scl_low_G000
                 ;    set_sda_to_output(); // release (set high) on sda/scl
00005f dfe8      	RCALL _set_sda_to_output_G000
                 ;    set_sda_high();
000060 dfef      	RCALL _set_sda_high_G000
                 ;    set_sda_to_input();
000061 dfe4      	RCALL _set_sda_to_input_G000
                 ;    set_sda_high();
000062 dfed      	RCALL _set_sda_high_G000
                 ;    set_scl_to_output();
000063 dfe8      	RCALL _set_scl_to_output_G000
                 ;    set_scl_high();
000064 dfef      	RCALL _set_scl_high_G000
                 ;    twi_reset_state();
000065 dff0      	RCALL _twi_reset_state_G000
                 ;}
000066 9508      	RET
                 ;
                 ;static inline void twi_init(void)
                 ;{
                 ;    #if defined(USIPP)
                 ;        #if defined(USI_ON_PORT_A)
                 ;            USIPP |= _BV(USIPOS);
                 ;        #else
                 ;            USIPP &= ~_BV(USIPOS);
                 ;        # endif
                 ;    #endif
                 ;    twi_reset();
                 ;}
                 ;
                 ;
                 ;// USI start condition interrupt service routine
                 ;interrupt [USI_STRT] void usi_start_isr(void){
                 _usi_start_isr:
000067 d20b      	RCALL SUBOPT_0x0
                 ;    set_sda_to_input();
000068 dfdd      	RCALL _set_sda_to_input_G000
                 ;    // wait for SCL to go low to ensure the start condition has completed (the
                 ;    // start detector will hold SCL low) - if a stop condition arises then leave
                 ;    // the interrupt to prevent waiting forever - don't use USISR to test for stop
                 ;    // condition as in Application Note AVR312 because the stop condition Flag is
                 ;    // going to be set from the last TWI sequence
                 ;    while(!(PIN_USI & _BV(PIN_USI_SDA)) && (PIN_USI & _BV(PIN_USI_SCL))){}
                 _0x3:
000069 99b5      	SBIC 0x16,5
00006a c002      	RJMP _0x6
00006b 99b7      	SBIC 0x16,7
00006c c001      	RJMP _0x7
                 _0x6:
00006d c001      	RJMP _0x5
                 _0x7:
00006e cffa      	RJMP _0x3
                 _0x5:
                 ;    // possible combinations
                 ;    // sda = low scl = low break start condition
                 ;    // sda = low scl = high loop
                 ;    // sda = high scl = low break stop condition
                 ;    // sda = high scl = high break stop condition
                 ;    if((PIN_USI & _BV(PIN_USI_SDA))){ // stop condition
00006f 9bb5      	SBIS 0x16,5
000070 c002      	RJMP _0x8
                 ;        twi_reset();
000071 dfe9      	RCALL _twi_reset_G000
                 ;        return;
000072 c185      	RJMP _0xAF
                 ;    }
                 ;
                 ;    of_state = of_state_check_address;
                 _0x8:
000073 e0e0      	LDI  R30,LOW(0)
000074 d20c      	RCALL SUBOPT_0x1
                 ;    ss_state = ss_state_after_start;
000075 e0e1      	LDI  R30,LOW(1)
000076 d20d      	RCALL SUBOPT_0x2
                 ;    USIDR = 0xff;
000077 efef      	LDI  R30,LOW(255)
000078 b9ef      	OUT  0xF,R30
                 ;    USICR =
                 ;            (1 << USISIE) | // enable start condition interrupt
                 ;            (1 << USIOIE) | // enable overflow interrupt
                 ;            (1 << USIWM1) | (1 << USIWM0) | // set usi in two-wire mode, enable bit counter overflow hold
                 ;            (1 << USICS1) | (0 << USICS0) | (0 << USICLK) | // shift register clock source = external, positive edge, 4-bit counter source = external, both edges
                 ;            (0 << USITC); // don't toggle clock-port pin
000079 efe8      	LDI  R30,LOW(248)
00007a b9ed      	OUT  0xD,R30
                 ;    USISR =
                 ;            (1    << USISIF) | // clear start condition flag
                 ;            (1    << USIOIF) | // clear overflow condition flag
                 ;            (0    << USIPF) | // !clear stop condition flag
                 ;            (1    << USIDC) | // clear arbitration error flag
                 ;            (0x00 << USICNT0); // set counter to "8" bits
00007b ede0      	LDI  R30,LOW(208)
00007c b9ee      	OUT  0xE,R30
                 ;}
00007d c17a      	RJMP _0xAF
                 ;
                 ;
                 ;// USI counter overflow interrupt service routine
                 ;interrupt [USI_OVERFLOW] void usi_ovf_isr(void){
                 _usi_ovf_isr:
00007e d1f4      	RCALL SUBOPT_0x0
                 ;    // bit shift register overflow condition occured
                 ;    // scl forced low until overflow condition is cleared!
                 ;    uint8_t data = USIDR;
                 ;    uint8_t set_counter = 0x00; // send 8 bits (16 edges)
                 ;again:
00007f d29e      	RCALL __SAVELOCR2
                 ;	data -> R17
                 ;	set_counter -> R16
000080 b11f      	IN   R17,15
000081 e000      	LDI  R16,0
                 _0x9:
                 ;    switch(of_state){
000082 91e0 0084 	LDS  R30,_of_state_G000
000084 d202      	RCALL SUBOPT_0x3
                 ;    // start condition occured and succeed
                 ;    // check address, if not OK, reset usi
                 ;    // note: not using general call address
                 ;        case(of_state_check_address):{
000085 9730      	SBIW R30,0
000086 f521      	BRNE _0xD
                 ;            uint8_t address;
                 ;            uint8_t direction;
                 ;            direction = data & 0x01;
000087 9722      	SBIW R28,2
                 ;	address -> Y+1
                 ;	direction -> Y+0
000088 2fe1      	MOV  R30,R17
000089 70e1      	ANDI R30,LOW(0x1)
00008a 83e8      	ST   Y,R30
                 ;            address = (data & 0xfe) >> 1;
00008b 2fe1      	MOV  R30,R17
00008c 7fee      	ANDI R30,0xFE
00008d d1f9      	RCALL SUBOPT_0x3
00008e 95f5      	ASR  R31
00008f 95e7      	ROR  R30
000090 83e9      	STD  Y+1,R30
                 ;            if(address == slave_address){
000091 91e0 0086 	LDS  R30,_slave_address_G000
000093 81a9      	LDD  R26,Y+1
000094 17ea      	CP   R30,R26
000095 f471      	BRNE _0xE
                 ;                ss_state = ss_state_address_selected;
000096 e0e2      	LDI  R30,LOW(2)
000097 d1ec      	RCALL SUBOPT_0x2
                 ;                if(direction){ // read request from master
000098 81e8      	LD   R30,Y
000099 30e0      	CPI  R30,0
00009a f011      	BREQ _0xF
                 ;                    of_state = of_state_send_data;
00009b e0e1      	LDI  R30,LOW(1)
00009c c001      	RJMP _0xAA
                 ;                }else{    // write request from master
                 _0xF:
                 ;                    of_state = of_state_receive_data;
00009d e0e4      	LDI  R30,LOW(4)
                 _0xAA:
00009e 93e0 0084 	STS  _of_state_G000,R30
                 ;                }
                 ;                USIDR = 0x00;
0000a0 d1e8      	RCALL SUBOPT_0x4
                 ;                set_counter = 0x0e; // send 1 bit (2 edges)
0000a1 e00e      	LDI  R16,LOW(14)
                 ;                set_sda_to_output(); // initiate send ack
0000a2 dfa5      	RCALL _set_sda_to_output_G000
                 ;            }else{
0000a3 c005      	RJMP _0x11
                 _0xE:
                 ;                USIDR = 0x00;
0000a4 d1e4      	RCALL SUBOPT_0x4
                 ;                set_counter = 0x00;
0000a5 e000      	LDI  R16,LOW(0)
                 ;                twi_reset_state();
0000a6 dfaf      	RCALL _twi_reset_state_G000
                 ;                ss_state = ss_state_address_not_selected;
0000a7 e0e3      	LDI  R30,LOW(3)
0000a8 d1db      	RCALL SUBOPT_0x2
                 ;            }
                 _0x11:
                 ;            break;
0000a9 9622      	ADIW R28,2
0000aa c054      	RJMP _0xC
                 ;        }
                 ;        // process read request from master
                 ;        case(of_state_send_data):{
                 _0xD:
0000ab 30e1      	CPI  R30,LOW(0x1)
0000ac e0a0      	LDI  R26,HIGH(0x1)
0000ad 07fa      	CPC  R31,R26
0000ae f4b9      	BRNE _0x12
                 ;            ss_state = ss_state_data_processed;
0000af e0e4      	LDI  R30,LOW(4)
0000b0 d1d3      	RCALL SUBOPT_0x2
                 ;            of_state = of_state_request_ack;
0000b1 e0e2      	LDI  R30,LOW(2)
0000b2 d1ce      	RCALL SUBOPT_0x1
                 ;            if(output_buffer_current < output_buffer_length){
0000b3 91e0 00a8 	LDS  R30,_output_buffer_length_G000
0000b5 91a0 00a9 	LDS  R26,_output_buffer_current_G000
0000b7 17ae      	CP   R26,R30
0000b8 f448      	BRSH _0x13
                 ;                USIDR = output_buffer[output_buffer_current++];
0000b9 91e0 00a9 	LDS  R30,_output_buffer_current_G000
0000bb 5fef      	SUBI R30,-LOW(1)
0000bc 93e0 00a9 	STS  _output_buffer_current_G000,R30
0000be 50e1      	SUBI R30,LOW(1)
0000bf 56e8      	SUBI R30,-LOW(_output_buffer_G000)
0000c0 81e0      	LD   R30,Z
0000c1 c001      	RJMP _0xAB
                 ;            }else{
                 _0x13:
                 ;                USIDR = 0x00; // no more data, but cannot send "nothing" or "nak"
0000c2 e0e0      	LDI  R30,LOW(0)
                 _0xAB:
0000c3 b9ef      	OUT  0xF,R30
                 ;            }
                 ;            set_counter = 0x00;
0000c4 e000      	LDI  R16,LOW(0)
                 ;            set_sda_to_output(); // initiate send data
0000c5 c038      	RJMP _0xAC
                 ;            break;
                 ;        }
                 ;        // data sent to master, request ack (or nack) from master
                 ;        case(of_state_request_ack):{
                 _0x12:
0000c6 30e2      	CPI  R30,LOW(0x2)
0000c7 e0a0      	LDI  R26,HIGH(0x2)
0000c8 07fa      	CPC  R31,R26
0000c9 f431      	BRNE _0x15
                 ;            of_state = of_state_check_ack;
0000ca e0e3      	LDI  R30,LOW(3)
0000cb d1b5      	RCALL SUBOPT_0x1
                 ;            USIDR = 0x00;
0000cc d1bc      	RCALL SUBOPT_0x4
                 ;            set_counter = 0x0e; // receive 1 bit (2 edges)
0000cd e00e      	LDI  R16,LOW(14)
                 ;            set_sda_to_input(); // initiate receive ack
0000ce df77      	RCALL _set_sda_to_input_G000
                 ;            break;
0000cf c02f      	RJMP _0xC
                 ;        }
                 ;        // ack/nack from master received
                 ;        case(of_state_check_ack):{
                 _0x15:
0000d0 30e3      	CPI  R30,LOW(0x3)
0000d1 e0a0      	LDI  R26,HIGH(0x3)
0000d2 07fa      	CPC  R31,R26
0000d3 f459      	BRNE _0x16
                 ;            if(data){ // if NACK, the master does not want more data
0000d4 3010      	CPI  R17,0
0000d5 f029      	BREQ _0x17
                 ;                of_state = of_state_check_address;
0000d6 e0e0      	LDI  R30,LOW(0)
0000d7 d1a9      	RCALL SUBOPT_0x1
                 ;                set_counter = 0x00;
0000d8 e000      	LDI  R16,LOW(0)
                 ;                twi_reset();
0000d9 df81      	RCALL _twi_reset_G000
                 ;            }else{
0000da c003      	RJMP _0x18
                 _0x17:
                 ;                of_state = of_state_send_data;
0000db e0e1      	LDI  R30,LOW(1)
0000dc d1a4      	RCALL SUBOPT_0x1
                 ;                goto again; // from here we just drop straight into state_send_data
0000dd cfa4      	RJMP _0x9
                 ;            } // don't wait for another overflow interrupt
                 _0x18:
                 ;            break;
0000de c020      	RJMP _0xC
                 ;        }
                 ;        // process write request from master
                 ;        case(of_state_receive_data):{
                 _0x16:
0000df 30e4      	CPI  R30,LOW(0x4)
0000e0 e0a0      	LDI  R26,HIGH(0x4)
0000e1 07fa      	CPC  R31,R26
0000e2 f439      	BRNE _0x19
                 ;            ss_state = ss_state_data_processed;
0000e3 e0e4      	LDI  R30,LOW(4)
0000e4 d19f      	RCALL SUBOPT_0x2
                 ;            of_state = of_state_store_data_and_send_ack;
0000e5 e0e5      	LDI  R30,LOW(5)
0000e6 d19a      	RCALL SUBOPT_0x1
                 ;            set_counter = 0x00; // receive 1 bit (2 edges)
0000e7 e000      	LDI  R16,LOW(0)
                 ;            set_sda_to_input(); // initiate receive data
0000e8 df5d      	RCALL _set_sda_to_input_G000
                 ;            break;
0000e9 c015      	RJMP _0xC
                 ;        }
                 ;        // data received from master, store it and wait for more data
                 ;        case(of_state_store_data_and_send_ack):{
                 _0x19:
0000ea 30e5      	CPI  R30,LOW(0x5)
0000eb e0a0      	LDI  R26,HIGH(0x5)
0000ec 07fa      	CPC  R31,R26
0000ed f489      	BRNE _0xC
                 ;            of_state = of_state_receive_data;
0000ee e0e4      	LDI  R30,LOW(4)
0000ef d191      	RCALL SUBOPT_0x1
                 ;            if(input_buffer_length < (USI_TWI_BUFFER_SIZE - 1)){
0000f0 91a0 0097 	LDS  R26,_input_buffer_length_G000
0000f2 30af      	CPI  R26,LOW(0xF)
0000f3 f440      	BRSH _0x1B
                 ;                input_buffer[input_buffer_length++] = data;
0000f4 91e0 0097 	LDS  R30,_input_buffer_length_G000
0000f6 5fef      	SUBI R30,-LOW(1)
0000f7 93e0 0097 	STS  _input_buffer_length_G000,R30
0000f9 50e1      	SUBI R30,LOW(1)
0000fa 57e9      	SUBI R30,-LOW(_input_buffer_G000)
0000fb 8310      	ST   Z,R17
                 ;            }
                 ;            USIDR = 0x00;
                 _0x1B:
0000fc d18c      	RCALL SUBOPT_0x4
                 ;            set_counter = 0x0e; // send 1 bit (2 edges)
0000fd e00e      	LDI  R16,LOW(14)
                 ;            set_sda_to_output(); // initiate send ack
                 _0xAC:
0000fe df49      	RCALL _set_sda_to_output_G000
                 ;            break;
                 ;        }
                 ;    }
                 _0xC:
                 ;    USISR =
                 ;            (0	<< USISIF) | // don't clear start condition flag
                 ;            (1	<< USIOIF) | // clear overflow condition flag
                 ;            (0	<< USIPF) | // don't clear stop condition flag
                 ;            (1	<< USIDC) | // clear arbitration error flag
                 ;            (set_counter << USICNT0); // set counter to 8 or 1 bits
0000ff 2fe0      	MOV  R30,R16
000100 65e0      	ORI  R30,LOW(0x50)
000101 b9ee      	OUT  0xE,R30
                 ;}
000102 d21e      	RCALL __LOADLOCR2P
000103 c0f4      	RJMP _0xAF
                 ;
                 ;void usi_twi_slave(uint8_t slave_address_in, uint8_t use_sleep, void (*data_callback_in)(uint8_t input_buffer_length,
                 ;                    const uint8_t *input_buffer, uint8_t *output_buffer_length, uint8_t *output_buffer),void (*idle_callback_in)(void)){
                 ;    uint8_t	call_datacallback = 0;
                 ;    slave_address = slave_address_in;
                 ;	slave_address_in -> Y+6
                 ;	use_sleep -> Y+5
                 ;	*data_callback_in -> Y+3
                 ;	*idle_callback_in -> Y+1
                 ;	call_datacallback -> R17
                 ;    data_callback = data_callback_in;
                 ;    idle_callback = idle_callback_in;
                 ;    input_buffer_length = 0;
                 ;    output_buffer_length = 0;
                 ;    output_buffer_current = 0;
                 ;    ss_state = ss_state_before_start;
                 ;//    if(use_sleep){
                 ;//        set_sleep_mode(SLEEP_MODE_IDLE);
                 ;//    }
                 ;    twi_init();
                 ;    #asm("sei")
                 ;    for(;;){
                 ;        if(idle_callback){
                 ;            idle_callback();
                 ;        }
                 ;
                 ;        if(use_sleep && (ss_state == ss_state_before_start)){
                 ;            //sleep_mode();
                 ;        }
                 ;
                 ;        if(USISR & _BV(USIPF)){
                 ;            #asm("cli")
                 ;            USISR |= _BV(USIPF); // clear stop condition flag
                 ;            switch(ss_state){
                 ;                case(ss_state_after_start):{
                 ;                    twi_reset();
                 ;                    break;
                 ;                }
                 ;
                 ;                case(ss_state_data_processed):{
                 ;                    call_datacallback = 1;
                 ;                    break;
                 ;                }
                 ;            }
                 ;            ss_state = ss_state_before_start;
                 ;            #asm("sei")
                 ;        }
                 ;        if(call_datacallback){
                 ;            output_buffer_length = 0;
                 ;            output_buffer_current = 0;
                 ;            data_callback(input_buffer_length, input_buffer, &output_buffer_length, output_buffer);
                 ;            input_buffer_length = 0;
                 ;            call_datacallback = 0;
                 ;        }
                 ;    }
                 ;}
                 ;
                 ;#include <configuration.c>
                 ;
                 ;static void configure(void){
                 ; 0000 001E static void configure(void){
                 _configure_G000:
                 ;    // Input/Output Ports initialization
                 ;    // Port A initialization
                 ;    // Func2=In Func1=Out Func0=Out
                 ;    // State2=T State1=0 State0=0
                 ;    PORTA=0x00;
000104 e0e0      	LDI  R30,LOW(0)
000105 bbeb      	OUT  0x1B,R30
                 ;    DDRA=0x03;
000106 e0e3      	LDI  R30,LOW(3)
000107 bbea      	OUT  0x1A,R30
                 ;
                 ;    // Port B initialization
                 ;    // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=Out Func1=In Func0=In
                 ;    // State7=T State6=P State5=T State4=P State3=P State2=0 State1=P State0=P
                 ;    PORTB=0b1011011;
000108 e5eb      	LDI  R30,LOW(91)
000109 bbe8      	OUT  0x18,R30
                 ;    DDRB=0b00000000;
00010a e0e0      	LDI  R30,LOW(0)
00010b bbe7      	OUT  0x17,R30
                 ;    //DDRB=0b00000100;
                 ;
                 ;    // Port D initialization
                 ;    // Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ;    // State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ;    PORTD=0b00000000;
00010c bbe2      	OUT  0x12,R30
                 ;    DDRD=0b01011111;
00010d e5ef      	LDI  R30,LOW(95)
00010e bbe1      	OUT  0x11,R30
                 ;    //DDRD=0b01011111;
                 ;
                 ;    // Timer/Counter 0 initialization
                 ;    // Clock source: System Clock
                 ;    // Clock value: 31.250 kHz
                 ;    // Mode: Fast PWM top=FFh
                 ;    // OC0A output: Non-Inverted PWM
                 ;    // OC0B output: Non-Inverted PWM
                 ;    TCCR0A=0xA3;
00010f eae3      	LDI  R30,LOW(163)
000110 bfe0      	OUT  0x30,R30
                 ;    TCCR0B=0x03;
000111 e0e3      	LDI  R30,LOW(3)
000112 bfe3      	OUT  0x33,R30
                 ;    OCR0B=OCR0A=TCNT0=0x00;
000113 e0e0      	LDI  R30,LOW(0)
000114 bfe2      	OUT  0x32,R30
000115 bfe6      	OUT  0x36,R30
000116 bfec      	OUT  0x3C,R30
                 ;
                 ;    // Clock value: Timer1 Stopped
                 ;    OCR1BL=OCR1BH=OCR1AL=OCR1AH=ICR1L=ICR1H=TCNT1L=TCNT1H=TCCR1B=TCCR1A=0x00;
000117 bdef      	OUT  0x2F,R30
000118 bdee      	OUT  0x2E,R30
000119 bded      	OUT  0x2D,R30
00011a bdec      	OUT  0x2C,R30
00011b bde5      	OUT  0x25,R30
00011c bde4      	OUT  0x24,R30
00011d bdeb      	OUT  0x2B,R30
00011e bdea      	OUT  0x2A,R30
00011f bde9      	OUT  0x29,R30
000120 bde8      	OUT  0x28,R30
                 ;
                 ;    // External Interrupt(s) initialization
                 ;    // INT0: Off
                 ;    // INT1: Off
                 ;    // Interrupt on any change on pins PCINT0-7: On
                 ;    GIMSK=0x20;
000121 e2e0      	LDI  R30,LOW(32)
000122 bfeb      	OUT  0x3B,R30
                 ;    MCUCR=0x00;
000123 e0e0      	LDI  R30,LOW(0)
000124 bfe5      	OUT  0x35,R30
                 ;    PCMSK=0b1011011;
000125 e5eb      	LDI  R30,LOW(91)
000126 bde0      	OUT  0x20,R30
                 ;    EIFR=0x20;
000127 e2e0      	LDI  R30,LOW(32)
000128 bfea      	OUT  0x3A,R30
                 ;
                 ;    // Timer(s)/Counter(s) Interrupt(s) initialization
                 ;    TIMSK=0x00;
000129 e0e0      	LDI  R30,LOW(0)
00012a bfe9      	OUT  0x39,R30
                 ;
                 ;    // Analog Comparator: Off
                 ;    ACSR=0x80;
00012b e8e0      	LDI  R30,LOW(128)
00012c b9e8      	OUT  0x8,R30
                 ;}
00012d 9508      	RET
                 ;
                 ;#include <delay.h>
                 ;
                 ;#define TWI_ADDRESS         0b1000000
                 ;#define LedDelay            50
                 ;eeprom ui16 pwmValues     = 0;
                 ;eeprom ui8  settingTarget = 0;
                 ;
                 ;ui8 outputStates           = 0;
                 ;ui8 lastPortBValue         = 0;
                 ;
                 ;
                 ;void setOut1StateTo(ui8 isOn);
                 ;void setOut2StateTo(ui8 isOn);
                 ;void savePwmValues(void);
                 ;
                 ;static void responde(uint8_t *output_buffer_length, uint8_t *output_buffer){
                 ; 0000 002E static void responde(uint8_t *output_buffer_length, uint8_t *output_buffer){
                 ; 0000 002F     *output_buffer_length = 3;
                 ;	*output_buffer_length -> Y+1
                 ;	*output_buffer -> Y+0
                 ; 0000 0030     output_buffer[0] = OCR0A;
                 ; 0000 0031     output_buffer[1] = OCR0B;
                 ; 0000 0032     output_buffer[2] = outputStates;
                 ; 0000 0033 }
                 ;static void on_twi_receive(uint8_t input_buffer_length, const uint8_t *input_buffer, uint8_t *output_buffer_length, uint8_t *output_buffer){
                 ; 0000 0034 static void on_twi_receive(uint8_t input_buffer_length, const uint8_t *input_buffer, uint8_t *output_buffer_length, uint8_t *output_buffer){
                 ; 0000 0035     if(input_buffer_length != 2){
                 ;	input_buffer_length -> Y+3
                 ;	*input_buffer -> Y+2
                 ;	*output_buffer_length -> Y+1
                 ;	*output_buffer -> Y+0
                 ; 0000 0036         responde(output_buffer_length, output_buffer);
                 ; 0000 0037         return;
                 ; 0000 0038     }
                 ; 0000 0039 
                 ; 0000 003A     if(input_buffer[0] & 1){//zero bit
                 ; 0000 003B         setOut1StateTo(input_buffer[1] & 1);
                 ; 0000 003C     }else if(input_buffer[0] & 2){// first
                 ; 0000 003D         setOut2StateTo(input_buffer[1] & 1);
                 ; 0000 003E     }else if(input_buffer[0] & 4){
                 ; 0000 003F         OCR0A = input_buffer[1];
                 ; 0000 0040         savePwmValues();
                 ; 0000 0041     }else if(input_buffer[0] & 8){
                 ; 0000 0042         OCR0B = input_buffer[1];
                 ; 0000 0043         savePwmValues();
                 ; 0000 0044     }
                 ; 0000 0045     responde(output_buffer_length, output_buffer);
                 ; 0000 0046 }
                 ;
                 ;void restorePwmValues(void){
                 ; 0000 0048 void restorePwmValues(void){
                 _restorePwmValues:
                 ; 0000 0049     OCR0A = (ui8) (pwmValues >> 8);
00012e e0a0      	LDI  R26,LOW(_pwmValues)
00012f e0b0      	LDI  R27,HIGH(_pwmValues)
000130 d1c6      	RCALL __EEPROMRDW
000131 2fef      	MOV  R30,R31
000132 e0f0      	LDI  R31,0
000133 bfe6      	OUT  0x36,R30
                 ; 0000 004A     OCR0B = (ui8) pwmValues;
000134 e0a0      	LDI  R26,LOW(_pwmValues)
000135 e0b0      	LDI  R27,HIGH(_pwmValues)
000136 d1c4      	RCALL __EEPROMRDB
000137 bfec      	OUT  0x3C,R30
                 ; 0000 004B }
000138 9508      	RET
                 ;
                 ;void savePwmValues(void){
                 ; 0000 004D void savePwmValues(void){
                 _savePwmValues:
                 ; 0000 004E     ui16 buffer = 0;
                 ; 0000 004F 
                 ; 0000 0050     buffer = OCR0A;
000139 d1e4      	RCALL __SAVELOCR2
                 ;	buffer -> R16,R17
                +
00013a e000     +LDI R16 , LOW ( 0 )
00013b e010     +LDI R17 , HIGH ( 0 )
                 	__GETWRN 16,17,0
00013c b706      	IN   R16,54
00013d 2711      	CLR  R17
                 ; 0000 0051     buffer = buffer << 8;
00013e 2f10      	MOV  R17,R16
00013f 2700      	CLR  R16
                 ; 0000 0052     buffer |= OCR0B;
000140 b7ec      	IN   R30,0x3C
000141 d145      	RCALL SUBOPT_0x3
                +
000142 2b0e     +OR R16 , R30
000143 2b1f     +OR R17 , R31
                 	__ORWRR 16,17,30,31
                 ; 0000 0053     pwmValues = buffer;
000144 01f8      	MOVW R30,R16
000145 e0a0      	LDI  R26,LOW(_pwmValues)
000146 e0b0      	LDI  R27,HIGH(_pwmValues)
000147 d1be      	RCALL __EEPROMWRW
                 ; 0000 0054 }
000148 d1d8      	RCALL __LOADLOCR2P
000149 9508      	RET
                 ;
                 ;static void increasePwm(void){
                 ; 0000 0056 static void increasePwm(void){
                 _increasePwm_G000:
                 ; 0000 0057     if(!settingTarget){
00014a d141      	RCALL SUBOPT_0x5
00014b f461      	BRNE _0x32
                 ; 0000 0058         if(OCR0A > 0xFD) OCR0A = 0xFF;
00014c b7e6      	IN   R30,0x36
00014d 3fee      	CPI  R30,LOW(0xFE)
00014e f010      	BRLO _0x33
00014f efef      	LDI  R30,LOW(255)
000150 bfe6      	OUT  0x36,R30
                 ; 0000 0059         if(OCR0A < 0xFF){
                 _0x33:
000151 b7e6      	IN   R30,0x36
000152 3fef      	CPI  R30,LOW(0xFF)
000153 f418      	BRSH _0x34
                 ; 0000 005A             OCR0A += 2;
000154 b7e6      	IN   R30,0x36
000155 5fee      	SUBI R30,-LOW(2)
000156 bfe6      	OUT  0x36,R30
                 ; 0000 005B         }
                 ; 0000 005C     }else{
                 _0x34:
000157 c00b      	RJMP _0x35
                 _0x32:
                 ; 0000 005D         if(OCR0B > 0xFD) OCR0B = 0xFF;
000158 b7ec      	IN   R30,0x3C
000159 3fee      	CPI  R30,LOW(0xFE)
00015a f010      	BRLO _0x36
00015b efef      	LDI  R30,LOW(255)
00015c bfec      	OUT  0x3C,R30
                 ; 0000 005E         if(OCR0B < 0xFF){
                 _0x36:
00015d b7ec      	IN   R30,0x3C
00015e 3fef      	CPI  R30,LOW(0xFF)
00015f f418      	BRSH _0x37
                 ; 0000 005F             OCR0B += 2;
000160 b7ec      	IN   R30,0x3C
000161 5fee      	SUBI R30,-LOW(2)
000162 bfec      	OUT  0x3C,R30
                 ; 0000 0060         }
                 ; 0000 0061     }
                 _0x37:
                 _0x35:
                 ; 0000 0062     savePwmValues();
000163 c01b      	RJMP _0x2000003
                 ; 0000 0063 }
                 ;
                 ;static void decreasePwm(void){
                 ; 0000 0065 static void decreasePwm(void){
                 _decreasePwm_G000:
                 ; 0000 0066     if(!settingTarget){
000164 d127      	RCALL SUBOPT_0x5
000165 f469      	BRNE _0x38
                 ; 0000 0067         if(OCR0A == 1) OCR0A = 0;
000166 b7e6      	IN   R30,0x36
000167 30e1      	CPI  R30,LOW(0x1)
000168 f411      	BRNE _0x39
000169 e0e0      	LDI  R30,LOW(0)
00016a bfe6      	OUT  0x36,R30
                 ; 0000 0068         if(OCR0A > 0)
                 _0x39:
00016b b7e6      	IN   R30,0x36
00016c 30e1      	CPI  R30,LOW(0x1)
00016d f020      	BRLO _0x3A
                 ; 0000 0069             OCR0A -= 2;
00016e b7e6      	IN   R30,0x36
00016f d117      	RCALL SUBOPT_0x3
000170 9732      	SBIW R30,2
000171 bfe6      	OUT  0x36,R30
                 ; 0000 006A     }else{
                 _0x3A:
000172 c00c      	RJMP _0x3B
                 _0x38:
                 ; 0000 006B         if(OCR0B == 1) OCR0B = 0;
000173 b7ec      	IN   R30,0x3C
000174 30e1      	CPI  R30,LOW(0x1)
000175 f411      	BRNE _0x3C
000176 e0e0      	LDI  R30,LOW(0)
000177 bfec      	OUT  0x3C,R30
                 ; 0000 006C         if(OCR0B > 0)
                 _0x3C:
000178 b7ec      	IN   R30,0x3C
000179 30e1      	CPI  R30,LOW(0x1)
00017a f020      	BRLO _0x3D
                 ; 0000 006D             OCR0B -= 2;
00017b b7ec      	IN   R30,0x3C
00017c d10a      	RCALL SUBOPT_0x3
00017d 9732      	SBIW R30,2
00017e bfec      	OUT  0x3C,R30
                 ; 0000 006E     }
                 _0x3D:
                 _0x3B:
                 ; 0000 006F     savePwmValues();
                 _0x2000003:
00017f dfb9      	RCALL _savePwmValues
                 ; 0000 0070 }
000180 9508      	RET
                 ;
                 ;void toggleTarget(void){
                 ; 0000 0072 void toggleTarget(void){
                 _toggleTarget:
                 ; 0000 0073     settingTarget = !settingTarget;
000181 e0a2      	LDI  R26,LOW(_settingTarget)
000182 e0b0      	LDI  R27,HIGH(_settingTarget)
000183 d177      	RCALL __EEPROMRDB
000184 d147      	RCALL __LNEGB1
000185 e0a2      	LDI  R26,LOW(_settingTarget)
000186 e0b0      	LDI  R27,HIGH(_settingTarget)
000187 d186      	RCALL __EEPROMWRB
                 ; 0000 0074 }
000188 9508      	RET
                 ;
                 ;void turnOut1On(void){
                 ; 0000 0076 void turnOut1On(void){
                 _turnOut1On:
                 ; 0000 0077     DDRB |= 0b00000100;
000189 9aba      	SBI  0x17,2
                 ; 0000 0078     outputStates |= 0b00000001;
00018a e0e1      	LDI  R30,LOW(1)
00018b 2a5e      	OR   R5,R30
                 ; 0000 0079 }
00018c 9508      	RET
                 ;void turnOut1Off(void){
                 ; 0000 007A void turnOut1Off(void){
                 _turnOut1Off:
                 ; 0000 007B     DDRB &= 0b11111011; //To disable output just configuring it as an input
00018d 98ba      	CBI  0x17,2
                 ; 0000 007C     outputStates &= 0b11111110;
00018e efee      	LDI  R30,LOW(254)
00018f c013      	RJMP _0x2000002
                 ; 0000 007D }
                 ;void setOut1StateTo(ui8 isOn){
                 ; 0000 007E void setOut1StateTo(ui8 isOn){
                 _setOut1StateTo:
                 ; 0000 007F     if(isOn)
                 ;	isOn -> Y+0
000190 81e8      	LD   R30,Y
000191 30e0      	CPI  R30,0
000192 f011      	BREQ _0x3E
                 ; 0000 0080         turnOut1On();
000193 dff5      	RCALL _turnOut1On
                 ; 0000 0081     else
000194 c001      	RJMP _0x3F
                 _0x3E:
                 ; 0000 0082         turnOut1Off();
000195 dff7      	RCALL _turnOut1Off
                 ; 0000 0083 }
                 _0x3F:
000196 c014      	RJMP _0x2000001
                 ;void toggleOut1State(void){
                 ; 0000 0084 void toggleOut1State(void){
                 _toggleOut1State:
                 ; 0000 0085     setOut1StateTo(!(outputStates & 1));
000197 2de5      	MOV  R30,R5
000198 70e1      	ANDI R30,LOW(0x1)
000199 d132      	RCALL __LNEGB1
00019a 93ea      	ST   -Y,R30
00019b dff4      	RCALL _setOut1StateTo
                 ; 0000 0086 }
00019c 9508      	RET
                 ;
                 ;void turnOut2On(void){
                 ; 0000 0088 void turnOut2On(void){
                 _turnOut2On:
                 ; 0000 0089     outputStates |= 0b00000010;
00019d e0e2      	LDI  R30,LOW(2)
00019e 2a5e      	OR   R5,R30
                 ; 0000 008A     DDRD |= 0b00100000;
00019f 9a8d      	SBI  0x11,5
                 ; 0000 008B }
0001a0 9508      	RET
                 ;void turnOut2Off(void){
                 ; 0000 008C void turnOut2Off(void){
                 _turnOut2Off:
                 ; 0000 008D      DDRD &= 0b11011111;
0001a1 988d      	CBI  0x11,5
                 ; 0000 008E      outputStates &= 0b11111101;
0001a2 efed      	LDI  R30,LOW(253)
                 _0x2000002:
0001a3 225e      	AND  R5,R30
                 ; 0000 008F }
0001a4 9508      	RET
                 ;void setOut2StateTo(ui8 isOn){
                 ; 0000 0090 void setOut2StateTo(ui8 isOn){
                 _setOut2StateTo:
                 ; 0000 0091     if(isOn)
                 ;	isOn -> Y+0
0001a5 81e8      	LD   R30,Y
0001a6 30e0      	CPI  R30,0
0001a7 f011      	BREQ _0x40
                 ; 0000 0092         turnOut2On();
0001a8 dff4      	RCALL _turnOut2On
                 ; 0000 0093     else
0001a9 c001      	RJMP _0x41
                 _0x40:
                 ; 0000 0094         turnOut2Off();
0001aa dff6      	RCALL _turnOut2Off
                 ; 0000 0095 }
                 _0x41:
                 _0x2000001:
0001ab 9621      	ADIW R28,1
0001ac 9508      	RET
                 ;void toggleOut2State(void){
                 ; 0000 0096 void toggleOut2State(void){
                 _toggleOut2State:
                 ; 0000 0097     setOut2StateTo(!(outputStates & 2));
0001ad 2de5      	MOV  R30,R5
0001ae 70e2      	ANDI R30,LOW(0x2)
0001af d11c      	RCALL __LNEGB1
0001b0 93ea      	ST   -Y,R30
0001b1 dff3      	RCALL _setOut2StateTo
                 ; 0000 0098 }
0001b2 9508      	RET
                 ;
                 ;
                 ;// Pin change 0-7 interrupt service routine
                 ;interrupt [PC_INT] void pin_change_isr0(void){
                 ; 0000 009C interrupt [12] void pin_change_isr0(void){
                 _pin_change_isr0:
0001b3 d0bf      	RCALL SUBOPT_0x0
                 ; 0000 009D     if(BV(lastPortBValue,4) != BV(PINB,4)){
0001b4 2de4      	MOV  R30,R4
0001b5 d0db      	RCALL SUBOPT_0x6
0001b6 d0de      	RCALL SUBOPT_0x7
0001b7 d0d9      	RCALL SUBOPT_0x6
0001b8 17ea      	CP   R30,R26
0001b9 f079      	BREQ _0x42
                 ; 0000 009E         if(!BV(PINB, 4)){
0001ba b3e6      	IN   R30,0x16
0001bb d0d5      	RCALL SUBOPT_0x6
0001bc f431      	BRNE _0x43
                 ; 0000 009F             if(BV(PINB, 3))
0001bd d0da      	RCALL SUBOPT_0x8
0001be f011      	BREQ _0x44
                 ; 0000 00A0                 decreasePwm();//1
0001bf dfa4      	RCALL _decreasePwm_G000
                 ; 0000 00A1             else
0001c0 c001      	RJMP _0x45
                 _0x44:
                 ; 0000 00A2                 increasePwm();//2
0001c1 df88      	RCALL _increasePwm_G000
                 ; 0000 00A3         }else{
                 _0x45:
0001c2 c005      	RJMP _0x46
                 _0x43:
                 ; 0000 00A4             if(BV(PINB, 3))
0001c3 d0d4      	RCALL SUBOPT_0x8
0001c4 f011      	BREQ _0x47
                 ; 0000 00A5                 increasePwm();
0001c5 df84      	RCALL _increasePwm_G000
                 ; 0000 00A6             else
0001c6 c001      	RJMP _0x48
                 _0x47:
                 ; 0000 00A7                 decreasePwm();
0001c7 df9c      	RCALL _decreasePwm_G000
                 ; 0000 00A8         }
                 _0x48:
                 _0x46:
                 ; 0000 00A9     }else if(BV(lastPortBValue,3) != BV(PINB,3)){
0001c8 c02e      	RJMP _0x49
                 _0x42:
0001c9 2de4      	MOV  R30,R4
0001ca d0bc      	RCALL SUBOPT_0x3
0001cb d0f9      	RCALL __ASRW3
0001cc 70e1      	ANDI R30,LOW(0x1)
0001cd d0c7      	RCALL SUBOPT_0x7
0001ce d0b8      	RCALL SUBOPT_0x3
0001cf d0f5      	RCALL __ASRW3
0001d0 70e1      	ANDI R30,LOW(0x1)
0001d1 17ea      	CP   R30,R26
0001d2 f521      	BRNE _0x4B
                 ; 0000 00AA 
                 ; 0000 00AB     }else if((BV(lastPortBValue, 6) != BV(PINB,6)) && BV(PINB, 6)){
0001d3 2da4      	MOV  R26,R4
0001d4 e0b0      	LDI  R27,0
0001d5 e0e6      	LDI  R30,LOW(6)
0001d6 d0e3      	RCALL __ASRW12
0001d7 70e1      	ANDI R30,LOW(0x1)
0001d8 d0bc      	RCALL SUBOPT_0x7
0001d9 d0c3      	RCALL SUBOPT_0x9
0001da 17ea      	CP   R30,R26
0001db f019      	BREQ _0x4D
0001dc b3e6      	IN   R30,0x16
0001dd d0bf      	RCALL SUBOPT_0x9
0001de f409      	BRNE _0x4E
                 _0x4D:
0001df c002      	RJMP _0x4C
                 _0x4E:
                 ; 0000 00AC         toggleTarget();
0001e0 dfa0      	RCALL _toggleTarget
                 ; 0000 00AD     }else if(((lastPortBValue & (1<<1)) != (PINB & (1<<1))) && !PINB.1){
0001e1 c015      	RJMP _0x4F
                 _0x4C:
0001e2 2de4      	MOV  R30,R4
0001e3 70e2      	ANDI R30,LOW(0x2)
0001e4 d0b0      	RCALL SUBOPT_0x7
0001e5 70e2      	ANDI R30,LOW(0x2)
0001e6 17ea      	CP   R30,R26
0001e7 f011      	BREQ _0x51
0001e8 9bb1      	SBIS 0x16,1
0001e9 c001      	RJMP _0x52
                 _0x51:
0001ea c002      	RJMP _0x50
                 _0x52:
                 ; 0000 00AE         toggleOut1State();
0001eb dfab      	RCALL _toggleOut1State
                 ; 0000 00AF     }else if(((lastPortBValue & 1) != (PINB & 1)) && !PINB.0){
0001ec c00a      	RJMP _0x53
                 _0x50:
0001ed 2de4      	MOV  R30,R4
0001ee 70e1      	ANDI R30,LOW(0x1)
0001ef d0a5      	RCALL SUBOPT_0x7
0001f0 70e1      	ANDI R30,LOW(0x1)
0001f1 17ea      	CP   R30,R26
0001f2 f011      	BREQ _0x55
0001f3 9bb0      	SBIS 0x16,0
0001f4 c001      	RJMP _0x56
                 _0x55:
0001f5 c001      	RJMP _0x54
                 _0x56:
                 ; 0000 00B0         toggleOut2State();
0001f6 dfb6      	RCALL _toggleOut2State
                 ; 0000 00B1     }
                 ; 0000 00B2     lastPortBValue = PINB;
                 _0x54:
                 _0x53:
                 _0x4F:
                 _0x4B:
                 _0x49:
0001f7 b246      	IN   R4,22
                 ; 0000 00B3 }
                 _0xAF:
0001f8 91e9      	LD   R30,Y+
0001f9 bfef      	OUT  SREG,R30
0001fa 91f9      	LD   R31,Y+
0001fb 91e9      	LD   R30,Y+
0001fc 91b9      	LD   R27,Y+
0001fd 91a9      	LD   R26,Y+
0001fe 9199      	LD   R25,Y+
0001ff 9189      	LD   R24,Y+
000200 9179      	LD   R23,Y+
000201 9169      	LD   R22,Y+
000202 90f9      	LD   R15,Y+
000203 9019      	LD   R1,Y+
000204 9009      	LD   R0,Y+
000205 9518      	RETI
                 ;
                 ;void displayVal(ui8 val){
                 ; 0000 00B5 void displayVal(ui8 val){
                 _displayVal:
                 ; 0000 00B6     ui8 value;
                 ; 0000 00B7     PORTD.0 = 0;
000206 931a      	ST   -Y,R17
                 ;	val -> Y+1
                 ;	value -> R17
000207 9890      	CBI  0x12,0
                 ; 0000 00B8     PORTD.1 = 0;
000208 d099      	RCALL SUBOPT_0xA
                 ; 0000 00B9     PORTA.1 = 0;
                 ; 0000 00BA     PORTA.0 = 0;
                 ; 0000 00BB     PORTD.2 = 0;
                 ; 0000 00BC     if(val > 85){
000209 81a9      	LDD  R26,Y+1
00020a 35a6      	CPI  R26,LOW(0x56)
00020b f1a8      	BRLO _0x61
                 ; 0000 00BD         value = (val - 85) / 34;
00020c 81e9      	LDD  R30,Y+1
00020d d079      	RCALL SUBOPT_0x3
00020e 55e5      	SUBI R30,LOW(85)
00020f 40f0      	SBCI R31,HIGH(85)
000210 01df      	MOVW R26,R30
000211 e2e2      	LDI  R30,LOW(34)
000212 e0f0      	LDI  R31,HIGH(34)
000213 d0d0      	RCALL __DIVW21
000214 2f1e      	MOV  R17,R30
                 ; 0000 00BE         switch(value){
000215 2fe1      	MOV  R30,R17
000216 d070      	RCALL SUBOPT_0x3
                 ; 0000 00BF             case(1):{
000217 30e1      	CPI  R30,LOW(0x1)
000218 e0a0      	LDI  R26,HIGH(0x1)
000219 07fa      	CPC  R31,R26
00021a f419      	BRNE _0x65
                 ; 0000 00C0                 PORTD.0 = 1;
00021b 9a90      	SBI  0x12,0
                 ; 0000 00C1                 PORTD.1 = 0;
00021c d085      	RCALL SUBOPT_0xA
                 ; 0000 00C2                 PORTA.1 = 0;
                 ; 0000 00C3                 PORTA.0 = 0;
                 ; 0000 00C4                 PORTD.2 = 0;
                 ; 0000 00C5                 break;
00021d c023      	RJMP _0x64
                 ; 0000 00C6             }
                 ; 0000 00C7             case(2):{
                 _0x65:
00021e 30e2      	CPI  R30,LOW(0x2)
00021f e0a0      	LDI  R26,HIGH(0x2)
000220 07fa      	CPC  R31,R26
000221 f429      	BRNE _0x70
                 ; 0000 00C8                 PORTD.0 = 1;
000222 d084      	RCALL SUBOPT_0xB
                 ; 0000 00C9                 PORTD.1 = 1;
                 ; 0000 00CA                 PORTA.1 = 0;
000223 98d9      	CBI  0x1B,1
                 ; 0000 00CB                 PORTA.0 = 0;
000224 98d8      	CBI  0x1B,0
                 ; 0000 00CC                 PORTD.2 = 0;
000225 9892      	CBI  0x12,2
                 ; 0000 00CD                 break;
000226 c01a      	RJMP _0x64
                 ; 0000 00CE             }
                 ; 0000 00CF             case(3):{
                 _0x70:
000227 30e3      	CPI  R30,LOW(0x3)
000228 e0a0      	LDI  R26,HIGH(0x3)
000229 07fa      	CPC  R31,R26
00022a f429      	BRNE _0x7B
                 ; 0000 00D0                 PORTD.0 = 1;
00022b d07b      	RCALL SUBOPT_0xB
                 ; 0000 00D1                 PORTD.1 = 1;
                 ; 0000 00D2                 PORTA.1 = 1;
00022c 9ad9      	SBI  0x1B,1
                 ; 0000 00D3                 PORTA.0 = 0;
00022d 98d8      	CBI  0x1B,0
                 ; 0000 00D4                 PORTD.2 = 0;
00022e 9892      	CBI  0x12,2
                 ; 0000 00D5                 break;
00022f c011      	RJMP _0x64
                 ; 0000 00D6             }
                 ; 0000 00D7             case(4):{
                 _0x7B:
000230 30e4      	CPI  R30,LOW(0x4)
000231 e0a0      	LDI  R26,HIGH(0x4)
000232 07fa      	CPC  R31,R26
000233 f429      	BRNE _0x86
                 ; 0000 00D8                 PORTD.0 = 1;
000234 d072      	RCALL SUBOPT_0xB
                 ; 0000 00D9                 PORTD.1 = 1;
                 ; 0000 00DA                 PORTA.1 = 1;
000235 9ad9      	SBI  0x1B,1
                 ; 0000 00DB                 PORTA.0 = 1;
000236 9ad8      	SBI  0x1B,0
                 ; 0000 00DC                 PORTD.2 = 0;
000237 9892      	CBI  0x12,2
                 ; 0000 00DD                 break;
000238 c008      	RJMP _0x64
                 ; 0000 00DE             }
                 ; 0000 00DF             case(5):{
                 _0x86:
000239 30e5      	CPI  R30,LOW(0x5)
00023a e0a0      	LDI  R26,HIGH(0x5)
00023b 07fa      	CPC  R31,R26
00023c f421      	BRNE _0x64
                 ; 0000 00E0                 PORTD.0 = 1;
00023d d069      	RCALL SUBOPT_0xB
                 ; 0000 00E1                 PORTD.1 = 1;
                 ; 0000 00E2                 PORTA.1 = 1;
00023e 9ad9      	SBI  0x1B,1
                 ; 0000 00E3                 PORTA.0 = 1;
00023f 9ad8      	SBI  0x1B,0
                 ; 0000 00E4                 PORTD.2 = 1;
000240 9a92      	SBI  0x12,2
                 ; 0000 00E5                 break;
                 ; 0000 00E6             }
                 ; 0000 00E7         }
                 _0x64:
                 ; 0000 00E8     }
                 ; 0000 00E9     PORTD.6 = !!val;//first led
                 _0x61:
000241 81e9      	LDD  R30,Y+1
000242 30e0      	CPI  R30,0
000243 f411      	BRNE _0x9C
000244 9896      	CBI  0x12,6
000245 c001      	RJMP _0x9D
                 _0x9C:
000246 9a96      	SBI  0x12,6
                 _0x9D:
                 ; 0000 00EA }
000247 8118      	LDD  R17,Y+0
000248 9622      	ADIW R28,2
000249 9508      	RET
                 ;
                 ;void main(void){
                 ; 0000 00EC void main(void){
                 _main:
                 ; 0000 00ED ui8 toggler = 0;
                 ; 0000 00EE     // Crystal Oscillator division factor: 1
                 ; 0000 00EF #pragma optsize-
                 ; 0000 00F0 CLKPR=0x80;
                 ;	toggler -> R17
00024a e010      	LDI  R17,0
00024b e8e0      	LDI  R30,LOW(128)
00024c bde6      	OUT  0x26,R30
                 ; 0000 00F1 CLKPR=0x00;
00024d e0e0      	LDI  R30,LOW(0)
00024e bde6      	OUT  0x26,R30
                 ; 0000 00F2 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 00F3 #pragma optsize+
                 ; 0000 00F4 #endif
                 ; 0000 00F5 
                 ; 0000 00F6     configure();
00024f deb4      	RCALL _configure_G000
                 ; 0000 00F7 
                 ; 0000 00F8     restorePwmValues();
000250 dedd      	RCALL _restorePwmValues
                 ; 0000 00F9 
                 ; 0000 00FA    // OCR0A = 255;
                 ; 0000 00FB   //  OCR0B = 255;
                 ; 0000 00FC 
                 ; 0000 00FD    // usi_twi_slave(TWI_ADDRESS, 0, on_twi_receive, NULL);
                 ; 0000 00FE     #asm("sei")
000251 9478      	sei
                 ; 0000 00FF 
                 ; 0000 0100     while (1){
                 _0x9E:
                 ; 0000 0101 
                 ; 0000 0102         PORTD.3 = !!(outputStates & 1);//0
000252 fc50      	SBRC R5,0
000253 c002      	RJMP _0xA1
000254 9893      	CBI  0x12,3
000255 c001      	RJMP _0xA2
                 _0xA1:
000256 9a93      	SBI  0x12,3
                 _0xA2:
                 ; 0000 0103         PORTD.4 = !!(outputStates & 2);//1
000257 fc51      	SBRC R5,1
000258 c002      	RJMP _0xA3
000259 9894      	CBI  0x12,4
00025a c001      	RJMP _0xA4
                 _0xA3:
00025b 9a94      	SBI  0x12,4
                 _0xA4:
                 ; 0000 0104         if(!settingTarget){
00025c d02f      	RCALL SUBOPT_0x5
00025d f421      	BRNE _0xA5
                 ; 0000 0105             displayVal(OCR0A);
00025e b7e6      	IN   R30,0x36
00025f 93ea      	ST   -Y,R30
000260 dfa5      	RCALL _displayVal
                 ; 0000 0106         }else{
000261 c00f      	RJMP _0xA6
                 _0xA5:
                 ; 0000 0107             if(toggler)
000262 3010      	CPI  R17,0
000263 f011      	BREQ _0xA7
                 ; 0000 0108                 displayVal(OCR0B);
000264 b7ec      	IN   R30,0x3C
000265 c001      	RJMP _0xAE
                 ; 0000 0109             else
                 _0xA7:
                 ; 0000 010A                 displayVal(0);
000266 e0e0      	LDI  R30,LOW(0)
                 _0xAE:
000267 93ea      	ST   -Y,R30
000268 df9d      	RCALL _displayVal
                 ; 0000 010B             toggler = !toggler;
000269 2fe1      	MOV  R30,R17
00026a d061      	RCALL __LNEGB1
00026b 2f1e      	MOV  R17,R30
                 ; 0000 010C             delay_ms(LedDelay);
00026c e3e2      	LDI  R30,LOW(50)
00026d e0f0      	LDI  R31,HIGH(50)
00026e 93fa      	ST   -Y,R31
00026f 93ea      	ST   -Y,R30
000270 d039      	RCALL _delay_ms
                 ; 0000 010D         }
                 _0xA6:
                 ; 0000 010E     };
000271 cfe0      	RJMP _0x9E
                 ; 0000 010F }
                 _0xA9:
000272 cfff      	RJMP _0xA9
                 
                 	.DSEG
                 _idle_callback_G000:
000080           	.BYTE 0x2
                 _data_callback_G000:
000082           	.BYTE 0x2
                 _of_state_G000:
000084           	.BYTE 0x1
                 _ss_state_G000:
000085           	.BYTE 0x1
                 _slave_address_G000:
000086           	.BYTE 0x1
                 _input_buffer_G000:
000087           	.BYTE 0x10
                 _input_buffer_length_G000:
000097           	.BYTE 0x1
                 _output_buffer_G000:
000098           	.BYTE 0x10
                 _output_buffer_length_G000:
0000a8           	.BYTE 0x1
                 _output_buffer_current_G000:
0000a9           	.BYTE 0x1
                 
                 	.ESEG
                 _pwmValues:
000000 00 00     	.DW  0x0
                 _settingTarget:
000002 00        	.DB  0x0
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:22 WORDS
                 SUBOPT_0x0:
000273 920a      	ST   -Y,R0
000274 921a      	ST   -Y,R1
000275 92fa      	ST   -Y,R15
000276 936a      	ST   -Y,R22
000277 937a      	ST   -Y,R23
000278 938a      	ST   -Y,R24
000279 939a      	ST   -Y,R25
00027a 93aa      	ST   -Y,R26
00027b 93ba      	ST   -Y,R27
00027c 93ea      	ST   -Y,R30
00027d 93fa      	ST   -Y,R31
00027e b7ef      	IN   R30,SREG
00027f 93ea      	ST   -Y,R30
000280 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x1:
000281 93e0 0084 	STS  _of_state_G000,R30
000283 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x2:
000284 93e0 0085 	STS  _ss_state_G000,R30
000286 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 16 TIMES, CODE SIZE REDUCTION:28 WORDS
                 SUBOPT_0x3:
000287 e0f0      	LDI  R31,0
000288 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
000289 e0e0      	LDI  R30,LOW(0)
00028a b9ef      	OUT  0xF,R30
00028b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x5:
00028c e0a2      	LDI  R26,LOW(_settingTarget)
00028d e0b0      	LDI  R27,HIGH(_settingTarget)
00028e d06c      	RCALL __EEPROMRDB
00028f 30e0      	CPI  R30,0
000290 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x6:
000291 dff5      	RCALL SUBOPT_0x3
000292 d030      	RCALL __ASRW4
000293 70e1      	ANDI R30,LOW(0x1)
000294 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x7:
000295 2fae      	MOV  R26,R30
000296 b3e6      	IN   R30,0x16
000297 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x8:
000298 b3e6      	IN   R30,0x16
000299 dfed      	RCALL SUBOPT_0x3
00029a d02a      	RCALL __ASRW3
00029b 70e1      	ANDI R30,LOW(0x1)
00029c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x9:
00029d dfe9      	RCALL SUBOPT_0x3
00029e d028      	RCALL __ASRW2
00029f d023      	RCALL __ASRW4
0002a0 70e1      	ANDI R30,LOW(0x1)
0002a1 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xA:
0002a2 9891      	CBI  0x12,1
0002a3 98d9      	CBI  0x1B,1
0002a4 98d8      	CBI  0x1B,0
0002a5 9892      	CBI  0x12,2
0002a6 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xB:
0002a7 9a90      	SBI  0x12,0
0002a8 9a91      	SBI  0x12,1
0002a9 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0002aa 91e9      	ld   r30,y+
0002ab 91f9      	ld   r31,y+
0002ac 9630      	adiw r30,0
0002ad f039      	breq __delay_ms1
                 __delay_ms0:
                +
0002ae ed80     +LDI R24 , LOW ( 0x7D0 )
0002af e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
0002b0 9701     +SBIW R24 , 1
0002b1 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
0002b2 95a8      	wdr
0002b3 9731      	sbiw r30,1
0002b4 f7c9      	brne __delay_ms0
                 __delay_ms1:
0002b5 9508      	ret
                 
                 __ANEGW1:
0002b6 95f1      	NEG  R31
0002b7 95e1      	NEG  R30
0002b8 40f0      	SBCI R31,0
0002b9 9508      	RET
                 
                 __ASRW12:
0002ba 23ee      	TST  R30
0002bb 2e0e      	MOV  R0,R30
0002bc 01fd      	MOVW R30,R26
0002bd f021      	BREQ __ASRW12R
                 __ASRW12L:
0002be 95f5      	ASR  R31
0002bf 95e7      	ROR  R30
0002c0 940a      	DEC  R0
0002c1 f7e1      	BRNE __ASRW12L
                 __ASRW12R:
0002c2 9508      	RET
                 
                 __ASRW4:
0002c3 95f5      	ASR  R31
0002c4 95e7      	ROR  R30
                 __ASRW3:
0002c5 95f5      	ASR  R31
0002c6 95e7      	ROR  R30
                 __ASRW2:
0002c7 95f5      	ASR  R31
0002c8 95e7      	ROR  R30
0002c9 95f5      	ASR  R31
0002ca 95e7      	ROR  R30
0002cb 9508      	RET
                 
                 __LNEGB1:
0002cc 23ee      	TST  R30
0002cd e0e1      	LDI  R30,1
0002ce f009      	BREQ __LNEGB1F
0002cf 27ee      	CLR  R30
                 __LNEGB1F:
0002d0 9508      	RET
                 
                 __DIVW21U:
0002d1 2400      	CLR  R0
0002d2 2411      	CLR  R1
0002d3 e190      	LDI  R25,16
                 __DIVW21U1:
0002d4 0faa      	LSL  R26
0002d5 1fbb      	ROL  R27
0002d6 1c00      	ROL  R0
0002d7 1c11      	ROL  R1
0002d8 1a0e      	SUB  R0,R30
0002d9 0a1f      	SBC  R1,R31
0002da f418      	BRCC __DIVW21U2
0002db 0e0e      	ADD  R0,R30
0002dc 1e1f      	ADC  R1,R31
0002dd c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0002de 60a1      	SBR  R26,1
                 __DIVW21U3:
0002df 959a      	DEC  R25
0002e0 f799      	BRNE __DIVW21U1
0002e1 01fd      	MOVW R30,R26
0002e2 01d0      	MOVW R26,R0
0002e3 9508      	RET
                 
                 __DIVW21:
0002e4 d004      	RCALL __CHKSIGNW
0002e5 dfeb      	RCALL __DIVW21U
0002e6 f40e      	BRTC __DIVW211
0002e7 dfce      	RCALL __ANEGW1
                 __DIVW211:
0002e8 9508      	RET
                 
                 __CHKSIGNW:
0002e9 94e8      	CLT
0002ea fff7      	SBRS R31,7
0002eb c002      	RJMP __CHKSW1
0002ec dfc9      	RCALL __ANEGW1
0002ed 9468      	SET
                 __CHKSW1:
0002ee ffb7      	SBRS R27,7
0002ef c006      	RJMP __CHKSW2
0002f0 95a0      	COM  R26
0002f1 95b0      	COM  R27
0002f2 9611      	ADIW R26,1
0002f3 f800      	BLD  R0,0
0002f4 9403      	INC  R0
0002f5 fa00      	BST  R0,0
                 __CHKSW2:
0002f6 9508      	RET
                 
                 __EEPROMRDW:
0002f7 9611      	ADIW R26,1
0002f8 d002      	RCALL __EEPROMRDB
0002f9 2ffe      	MOV  R31,R30
0002fa 9711      	SBIW R26,1
                 
                 __EEPROMRDB:
0002fb 99e1      	SBIC EECR,EEWE
0002fc cffe      	RJMP __EEPROMRDB
0002fd 93ff      	PUSH R31
0002fe b7ff      	IN   R31,SREG
0002ff 94f8      	CLI
000300 bbae      	OUT  EEARL,R26
000301 9ae0      	SBI  EECR,EERE
000302 b3ed      	IN   R30,EEDR
000303 bfff      	OUT  SREG,R31
000304 91ff      	POP  R31
000305 9508      	RET
                 
                 __EEPROMWRW:
000306 d007      	RCALL __EEPROMWRB
000307 9611      	ADIW R26,1
000308 93ef      	PUSH R30
000309 2fef      	MOV  R30,R31
00030a d003      	RCALL __EEPROMWRB
00030b 91ef      	POP  R30
00030c 9711      	SBIW R26,1
00030d 9508      	RET
                 
                 __EEPROMWRB:
00030e 9be1      	SBIS EECR,EEWE
00030f c002      	RJMP __EEPROMWRB1
000310 95a8      	WDR
000311 cffc      	RJMP __EEPROMWRB
                 __EEPROMWRB1:
000312 b79f      	IN   R25,SREG
000313 94f8      	CLI
000314 bbae      	OUT  EEARL,R26
000315 9ae0      	SBI  EECR,EERE
000316 b38d      	IN   R24,EEDR
000317 17e8      	CP   R30,R24
000318 f019      	BREQ __EEPROMWRB0
000319 bbed      	OUT  EEDR,R30
00031a 9ae2      	SBI  EECR,EEMWE
00031b 9ae1      	SBI  EECR,EEWE
                 __EEPROMWRB0:
00031c bf9f      	OUT  SREG,R25
00031d 9508      	RET
                 
                 __SAVELOCR2:
00031e 931a      	ST   -Y,R17
00031f 930a      	ST   -Y,R16
000320 9508      	RET
                 
                 __LOADLOCR2P:
000321 9109      	LD   R16,Y+
000322 9119      	LD   R17,Y+
000323 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATtiny2313 register use summary:
r0 :  16 r1 :   7 r2 :   0 r3 :   0 r4 :   6 r5 :   7 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:  17 r17:  19 r18:   0 r19:   0 r20:   0 r21:   0 r22:   4 r23:   2 
r24:  13 r25:   8 r26:  63 r27:  13 r28:   5 r29:   0 r30: 264 r31:  41 
x  :   3 y  :  47 z  :   9 
Registers used: 19 out of 35 (54.3%)

ATtiny2313 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   1 
adiw  :   7 and   :   1 andi  :  14 asr   :   6 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  16 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 
brlt  :   0 brmi  :   0 brne  :  28 brpl  :   0 brsh  :   4 brtc  :   1 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 cbi   :  20 
cbr   :   1 clc   :   0 clh   :   0 cli   :   3 cln   :   0 clr   :   6 
cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   2 cp    :   8 
cpc   :  10 cpi   :  27 cpse  :   0 dec   :   4 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :  28 
inc   :   1 ld    :  20 ldd   :   5 ldi   : 101 lds   :   7 lpm   :   7 
lsl   :   1 lsr   :   0 mov   :  20 movw  :   8 mul   :   0 muls  :   0 
mulsu :   0 neg   :   2 nop   :   0 or    :   4 ori   :   1 out   :  62 
pop   :   2 push  :   2 rcall : 119 ret   :  47 reti  :   1 rjmp  :  76 
rol   :   3 ror   :   6 sbc   :   1 sbci  :   2 sbi   :  22 sbic  :   3 
sbis  :   4 sbiw  :  10 sbr   :   1 sbrc  :   2 sbrs  :   2 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   1 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  26 std   :   1 
sts   :   5 sub   :   1 subi  :   9 swap  :   0 tst   :   2 wdr   :   2 

Instructions used: 64 out of 114 (56.1%)

ATtiny2313 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000648   1598     10   1608    2048  78.5%
[.dseg] 0x000060 0x0000aa      0     42     42     128  32.8%
[.eseg] 0x000000 0x000003      0      3      3     128   2.3%

Assembly complete, 0 errors, 4 warnings
