

module Logic_Gates(
input a,
input b,
output reg xor1,xnor1,and1,or1,nand1,nor1,not1

    );
        always @(a,b)
        
        begin
        
       
       and1<= a&b;       // AND gate
       or1 <= a|b;       //  OR gate
       xor1 <= ~(a^b);   //  Xnor gate
       xnor1 <= a^b;     // xor gate
       nand1<= ~(a&b);   //nand gate
       nor1 <= ~(a|b);   //nor gate
       not1 <= ~a; 
        end    
    
    
endmodule
