
lora_st.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000021f0  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08002388  08002388  00012388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080023b4  080023b4  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  080023b4  080023b4  000123b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080023bc  080023bc  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080023bc  080023bc  000123bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080023c0  080023c0  000123c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080023c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  20000014  080023d8  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000188  080023d8  00020188  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c53  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001617  00000000  00000000  00028c97  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007f8  00000000  00000000  0002a2b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000730  00000000  00000000  0002aaa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014b9b  00000000  00000000  0002b1d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006500  00000000  00000000  0003fd73  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00085c87  00000000  00000000  00046273  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cbefa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f7c  00000000  00000000  000cbf78  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000014 	.word	0x20000014
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08002370 	.word	0x08002370

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000018 	.word	0x20000018
 80001d4:	08002370 	.word	0x08002370

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_uldivmod>:
 80001e8:	b953      	cbnz	r3, 8000200 <__aeabi_uldivmod+0x18>
 80001ea:	b94a      	cbnz	r2, 8000200 <__aeabi_uldivmod+0x18>
 80001ec:	2900      	cmp	r1, #0
 80001ee:	bf08      	it	eq
 80001f0:	2800      	cmpeq	r0, #0
 80001f2:	bf1c      	itt	ne
 80001f4:	f04f 31ff 	movne.w	r1, #4294967295
 80001f8:	f04f 30ff 	movne.w	r0, #4294967295
 80001fc:	f000 b972 	b.w	80004e4 <__aeabi_idiv0>
 8000200:	f1ad 0c08 	sub.w	ip, sp, #8
 8000204:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000208:	f000 f806 	bl	8000218 <__udivmoddi4>
 800020c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000210:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000214:	b004      	add	sp, #16
 8000216:	4770      	bx	lr

08000218 <__udivmoddi4>:
 8000218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800021c:	9e08      	ldr	r6, [sp, #32]
 800021e:	4604      	mov	r4, r0
 8000220:	4688      	mov	r8, r1
 8000222:	2b00      	cmp	r3, #0
 8000224:	d14b      	bne.n	80002be <__udivmoddi4+0xa6>
 8000226:	428a      	cmp	r2, r1
 8000228:	4615      	mov	r5, r2
 800022a:	d967      	bls.n	80002fc <__udivmoddi4+0xe4>
 800022c:	fab2 f282 	clz	r2, r2
 8000230:	b14a      	cbz	r2, 8000246 <__udivmoddi4+0x2e>
 8000232:	f1c2 0720 	rsb	r7, r2, #32
 8000236:	fa01 f302 	lsl.w	r3, r1, r2
 800023a:	fa20 f707 	lsr.w	r7, r0, r7
 800023e:	4095      	lsls	r5, r2
 8000240:	ea47 0803 	orr.w	r8, r7, r3
 8000244:	4094      	lsls	r4, r2
 8000246:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800024a:	0c23      	lsrs	r3, r4, #16
 800024c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000250:	fa1f fc85 	uxth.w	ip, r5
 8000254:	fb0e 8817 	mls	r8, lr, r7, r8
 8000258:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800025c:	fb07 f10c 	mul.w	r1, r7, ip
 8000260:	4299      	cmp	r1, r3
 8000262:	d909      	bls.n	8000278 <__udivmoddi4+0x60>
 8000264:	18eb      	adds	r3, r5, r3
 8000266:	f107 30ff 	add.w	r0, r7, #4294967295
 800026a:	f080 811b 	bcs.w	80004a4 <__udivmoddi4+0x28c>
 800026e:	4299      	cmp	r1, r3
 8000270:	f240 8118 	bls.w	80004a4 <__udivmoddi4+0x28c>
 8000274:	3f02      	subs	r7, #2
 8000276:	442b      	add	r3, r5
 8000278:	1a5b      	subs	r3, r3, r1
 800027a:	b2a4      	uxth	r4, r4
 800027c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000280:	fb0e 3310 	mls	r3, lr, r0, r3
 8000284:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000288:	fb00 fc0c 	mul.w	ip, r0, ip
 800028c:	45a4      	cmp	ip, r4
 800028e:	d909      	bls.n	80002a4 <__udivmoddi4+0x8c>
 8000290:	192c      	adds	r4, r5, r4
 8000292:	f100 33ff 	add.w	r3, r0, #4294967295
 8000296:	f080 8107 	bcs.w	80004a8 <__udivmoddi4+0x290>
 800029a:	45a4      	cmp	ip, r4
 800029c:	f240 8104 	bls.w	80004a8 <__udivmoddi4+0x290>
 80002a0:	3802      	subs	r0, #2
 80002a2:	442c      	add	r4, r5
 80002a4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a8:	eba4 040c 	sub.w	r4, r4, ip
 80002ac:	2700      	movs	r7, #0
 80002ae:	b11e      	cbz	r6, 80002b8 <__udivmoddi4+0xa0>
 80002b0:	40d4      	lsrs	r4, r2
 80002b2:	2300      	movs	r3, #0
 80002b4:	e9c6 4300 	strd	r4, r3, [r6]
 80002b8:	4639      	mov	r1, r7
 80002ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002be:	428b      	cmp	r3, r1
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0xbe>
 80002c2:	2e00      	cmp	r6, #0
 80002c4:	f000 80eb 	beq.w	800049e <__udivmoddi4+0x286>
 80002c8:	2700      	movs	r7, #0
 80002ca:	e9c6 0100 	strd	r0, r1, [r6]
 80002ce:	4638      	mov	r0, r7
 80002d0:	4639      	mov	r1, r7
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	fab3 f783 	clz	r7, r3
 80002da:	2f00      	cmp	r7, #0
 80002dc:	d147      	bne.n	800036e <__udivmoddi4+0x156>
 80002de:	428b      	cmp	r3, r1
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xd0>
 80002e2:	4282      	cmp	r2, r0
 80002e4:	f200 80fa 	bhi.w	80004dc <__udivmoddi4+0x2c4>
 80002e8:	1a84      	subs	r4, r0, r2
 80002ea:	eb61 0303 	sbc.w	r3, r1, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	4698      	mov	r8, r3
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	d0e0      	beq.n	80002b8 <__udivmoddi4+0xa0>
 80002f6:	e9c6 4800 	strd	r4, r8, [r6]
 80002fa:	e7dd      	b.n	80002b8 <__udivmoddi4+0xa0>
 80002fc:	b902      	cbnz	r2, 8000300 <__udivmoddi4+0xe8>
 80002fe:	deff      	udf	#255	; 0xff
 8000300:	fab2 f282 	clz	r2, r2
 8000304:	2a00      	cmp	r2, #0
 8000306:	f040 808f 	bne.w	8000428 <__udivmoddi4+0x210>
 800030a:	1b49      	subs	r1, r1, r5
 800030c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000310:	fa1f f885 	uxth.w	r8, r5
 8000314:	2701      	movs	r7, #1
 8000316:	fbb1 fcfe 	udiv	ip, r1, lr
 800031a:	0c23      	lsrs	r3, r4, #16
 800031c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb08 f10c 	mul.w	r1, r8, ip
 8000328:	4299      	cmp	r1, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x124>
 800032c:	18eb      	adds	r3, r5, r3
 800032e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x122>
 8000334:	4299      	cmp	r1, r3
 8000336:	f200 80cd 	bhi.w	80004d4 <__udivmoddi4+0x2bc>
 800033a:	4684      	mov	ip, r0
 800033c:	1a59      	subs	r1, r3, r1
 800033e:	b2a3      	uxth	r3, r4
 8000340:	fbb1 f0fe 	udiv	r0, r1, lr
 8000344:	fb0e 1410 	mls	r4, lr, r0, r1
 8000348:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800034c:	fb08 f800 	mul.w	r8, r8, r0
 8000350:	45a0      	cmp	r8, r4
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x14c>
 8000354:	192c      	adds	r4, r5, r4
 8000356:	f100 33ff 	add.w	r3, r0, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x14a>
 800035c:	45a0      	cmp	r8, r4
 800035e:	f200 80b6 	bhi.w	80004ce <__udivmoddi4+0x2b6>
 8000362:	4618      	mov	r0, r3
 8000364:	eba4 0408 	sub.w	r4, r4, r8
 8000368:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800036c:	e79f      	b.n	80002ae <__udivmoddi4+0x96>
 800036e:	f1c7 0c20 	rsb	ip, r7, #32
 8000372:	40bb      	lsls	r3, r7
 8000374:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000378:	ea4e 0e03 	orr.w	lr, lr, r3
 800037c:	fa01 f407 	lsl.w	r4, r1, r7
 8000380:	fa20 f50c 	lsr.w	r5, r0, ip
 8000384:	fa21 f30c 	lsr.w	r3, r1, ip
 8000388:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800038c:	4325      	orrs	r5, r4
 800038e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000392:	0c2c      	lsrs	r4, r5, #16
 8000394:	fb08 3319 	mls	r3, r8, r9, r3
 8000398:	fa1f fa8e 	uxth.w	sl, lr
 800039c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003a0:	fb09 f40a 	mul.w	r4, r9, sl
 80003a4:	429c      	cmp	r4, r3
 80003a6:	fa02 f207 	lsl.w	r2, r2, r7
 80003aa:	fa00 f107 	lsl.w	r1, r0, r7
 80003ae:	d90b      	bls.n	80003c8 <__udivmoddi4+0x1b0>
 80003b0:	eb1e 0303 	adds.w	r3, lr, r3
 80003b4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003b8:	f080 8087 	bcs.w	80004ca <__udivmoddi4+0x2b2>
 80003bc:	429c      	cmp	r4, r3
 80003be:	f240 8084 	bls.w	80004ca <__udivmoddi4+0x2b2>
 80003c2:	f1a9 0902 	sub.w	r9, r9, #2
 80003c6:	4473      	add	r3, lr
 80003c8:	1b1b      	subs	r3, r3, r4
 80003ca:	b2ad      	uxth	r5, r5
 80003cc:	fbb3 f0f8 	udiv	r0, r3, r8
 80003d0:	fb08 3310 	mls	r3, r8, r0, r3
 80003d4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003dc:	45a2      	cmp	sl, r4
 80003de:	d908      	bls.n	80003f2 <__udivmoddi4+0x1da>
 80003e0:	eb1e 0404 	adds.w	r4, lr, r4
 80003e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e8:	d26b      	bcs.n	80004c2 <__udivmoddi4+0x2aa>
 80003ea:	45a2      	cmp	sl, r4
 80003ec:	d969      	bls.n	80004c2 <__udivmoddi4+0x2aa>
 80003ee:	3802      	subs	r0, #2
 80003f0:	4474      	add	r4, lr
 80003f2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003f6:	fba0 8902 	umull	r8, r9, r0, r2
 80003fa:	eba4 040a 	sub.w	r4, r4, sl
 80003fe:	454c      	cmp	r4, r9
 8000400:	46c2      	mov	sl, r8
 8000402:	464b      	mov	r3, r9
 8000404:	d354      	bcc.n	80004b0 <__udivmoddi4+0x298>
 8000406:	d051      	beq.n	80004ac <__udivmoddi4+0x294>
 8000408:	2e00      	cmp	r6, #0
 800040a:	d069      	beq.n	80004e0 <__udivmoddi4+0x2c8>
 800040c:	ebb1 050a 	subs.w	r5, r1, sl
 8000410:	eb64 0403 	sbc.w	r4, r4, r3
 8000414:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000418:	40fd      	lsrs	r5, r7
 800041a:	40fc      	lsrs	r4, r7
 800041c:	ea4c 0505 	orr.w	r5, ip, r5
 8000420:	e9c6 5400 	strd	r5, r4, [r6]
 8000424:	2700      	movs	r7, #0
 8000426:	e747      	b.n	80002b8 <__udivmoddi4+0xa0>
 8000428:	f1c2 0320 	rsb	r3, r2, #32
 800042c:	fa20 f703 	lsr.w	r7, r0, r3
 8000430:	4095      	lsls	r5, r2
 8000432:	fa01 f002 	lsl.w	r0, r1, r2
 8000436:	fa21 f303 	lsr.w	r3, r1, r3
 800043a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800043e:	4338      	orrs	r0, r7
 8000440:	0c01      	lsrs	r1, r0, #16
 8000442:	fbb3 f7fe 	udiv	r7, r3, lr
 8000446:	fa1f f885 	uxth.w	r8, r5
 800044a:	fb0e 3317 	mls	r3, lr, r7, r3
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb07 f308 	mul.w	r3, r7, r8
 8000456:	428b      	cmp	r3, r1
 8000458:	fa04 f402 	lsl.w	r4, r4, r2
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x256>
 800045e:	1869      	adds	r1, r5, r1
 8000460:	f107 3cff 	add.w	ip, r7, #4294967295
 8000464:	d22f      	bcs.n	80004c6 <__udivmoddi4+0x2ae>
 8000466:	428b      	cmp	r3, r1
 8000468:	d92d      	bls.n	80004c6 <__udivmoddi4+0x2ae>
 800046a:	3f02      	subs	r7, #2
 800046c:	4429      	add	r1, r5
 800046e:	1acb      	subs	r3, r1, r3
 8000470:	b281      	uxth	r1, r0
 8000472:	fbb3 f0fe 	udiv	r0, r3, lr
 8000476:	fb0e 3310 	mls	r3, lr, r0, r3
 800047a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047e:	fb00 f308 	mul.w	r3, r0, r8
 8000482:	428b      	cmp	r3, r1
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x27e>
 8000486:	1869      	adds	r1, r5, r1
 8000488:	f100 3cff 	add.w	ip, r0, #4294967295
 800048c:	d217      	bcs.n	80004be <__udivmoddi4+0x2a6>
 800048e:	428b      	cmp	r3, r1
 8000490:	d915      	bls.n	80004be <__udivmoddi4+0x2a6>
 8000492:	3802      	subs	r0, #2
 8000494:	4429      	add	r1, r5
 8000496:	1ac9      	subs	r1, r1, r3
 8000498:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800049c:	e73b      	b.n	8000316 <__udivmoddi4+0xfe>
 800049e:	4637      	mov	r7, r6
 80004a0:	4630      	mov	r0, r6
 80004a2:	e709      	b.n	80002b8 <__udivmoddi4+0xa0>
 80004a4:	4607      	mov	r7, r0
 80004a6:	e6e7      	b.n	8000278 <__udivmoddi4+0x60>
 80004a8:	4618      	mov	r0, r3
 80004aa:	e6fb      	b.n	80002a4 <__udivmoddi4+0x8c>
 80004ac:	4541      	cmp	r1, r8
 80004ae:	d2ab      	bcs.n	8000408 <__udivmoddi4+0x1f0>
 80004b0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004b4:	eb69 020e 	sbc.w	r2, r9, lr
 80004b8:	3801      	subs	r0, #1
 80004ba:	4613      	mov	r3, r2
 80004bc:	e7a4      	b.n	8000408 <__udivmoddi4+0x1f0>
 80004be:	4660      	mov	r0, ip
 80004c0:	e7e9      	b.n	8000496 <__udivmoddi4+0x27e>
 80004c2:	4618      	mov	r0, r3
 80004c4:	e795      	b.n	80003f2 <__udivmoddi4+0x1da>
 80004c6:	4667      	mov	r7, ip
 80004c8:	e7d1      	b.n	800046e <__udivmoddi4+0x256>
 80004ca:	4681      	mov	r9, r0
 80004cc:	e77c      	b.n	80003c8 <__udivmoddi4+0x1b0>
 80004ce:	3802      	subs	r0, #2
 80004d0:	442c      	add	r4, r5
 80004d2:	e747      	b.n	8000364 <__udivmoddi4+0x14c>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	442b      	add	r3, r5
 80004da:	e72f      	b.n	800033c <__udivmoddi4+0x124>
 80004dc:	4638      	mov	r0, r7
 80004de:	e708      	b.n	80002f2 <__udivmoddi4+0xda>
 80004e0:	4637      	mov	r7, r6
 80004e2:	e6e9      	b.n	80002b8 <__udivmoddi4+0xa0>

080004e4 <__aeabi_idiv0>:
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop

080004e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004ec:	4b0e      	ldr	r3, [pc, #56]	; (8000528 <HAL_Init+0x40>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	4a0d      	ldr	r2, [pc, #52]	; (8000528 <HAL_Init+0x40>)
 80004f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004f8:	4b0b      	ldr	r3, [pc, #44]	; (8000528 <HAL_Init+0x40>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a0a      	ldr	r2, [pc, #40]	; (8000528 <HAL_Init+0x40>)
 80004fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000502:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000504:	4b08      	ldr	r3, [pc, #32]	; (8000528 <HAL_Init+0x40>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a07      	ldr	r2, [pc, #28]	; (8000528 <HAL_Init+0x40>)
 800050a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800050e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000510:	2003      	movs	r0, #3
 8000512:	f000 f90d 	bl	8000730 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000516:	2000      	movs	r0, #0
 8000518:	f000 f808 	bl	800052c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800051c:	f001 fe40 	bl	80021a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000520:	2300      	movs	r3, #0
}
 8000522:	4618      	mov	r0, r3
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	40023c00 	.word	0x40023c00

0800052c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000534:	4b12      	ldr	r3, [pc, #72]	; (8000580 <HAL_InitTick+0x54>)
 8000536:	681a      	ldr	r2, [r3, #0]
 8000538:	4b12      	ldr	r3, [pc, #72]	; (8000584 <HAL_InitTick+0x58>)
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	4619      	mov	r1, r3
 800053e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000542:	fbb3 f3f1 	udiv	r3, r3, r1
 8000546:	fbb2 f3f3 	udiv	r3, r2, r3
 800054a:	4618      	mov	r0, r3
 800054c:	f000 f917 	bl	800077e <HAL_SYSTICK_Config>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d001      	beq.n	800055a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000556:	2301      	movs	r3, #1
 8000558:	e00e      	b.n	8000578 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2b0f      	cmp	r3, #15
 800055e:	d80a      	bhi.n	8000576 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000560:	2200      	movs	r2, #0
 8000562:	6879      	ldr	r1, [r7, #4]
 8000564:	f04f 30ff 	mov.w	r0, #4294967295
 8000568:	f000 f8ed 	bl	8000746 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800056c:	4a06      	ldr	r2, [pc, #24]	; (8000588 <HAL_InitTick+0x5c>)
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000572:	2300      	movs	r3, #0
 8000574:	e000      	b.n	8000578 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000576:	2301      	movs	r3, #1
}
 8000578:	4618      	mov	r0, r3
 800057a:	3708      	adds	r7, #8
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	20000010 	.word	0x20000010
 8000584:	20000004 	.word	0x20000004
 8000588:	20000000 	.word	0x20000000

0800058c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000590:	4b06      	ldr	r3, [pc, #24]	; (80005ac <HAL_IncTick+0x20>)
 8000592:	781b      	ldrb	r3, [r3, #0]
 8000594:	461a      	mov	r2, r3
 8000596:	4b06      	ldr	r3, [pc, #24]	; (80005b0 <HAL_IncTick+0x24>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4413      	add	r3, r2
 800059c:	4a04      	ldr	r2, [pc, #16]	; (80005b0 <HAL_IncTick+0x24>)
 800059e:	6013      	str	r3, [r2, #0]
}
 80005a0:	bf00      	nop
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	20000004 	.word	0x20000004
 80005b0:	20000030 	.word	0x20000030

080005b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  return uwTick;
 80005b8:	4b03      	ldr	r3, [pc, #12]	; (80005c8 <HAL_GetTick+0x14>)
 80005ba:	681b      	ldr	r3, [r3, #0]
}
 80005bc:	4618      	mov	r0, r3
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	20000030 	.word	0x20000030

080005cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	f003 0307 	and.w	r3, r3, #7
 80005da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005dc:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <__NVIC_SetPriorityGrouping+0x44>)
 80005de:	68db      	ldr	r3, [r3, #12]
 80005e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005e2:	68ba      	ldr	r2, [r7, #8]
 80005e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005e8:	4013      	ands	r3, r2
 80005ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005fe:	4a04      	ldr	r2, [pc, #16]	; (8000610 <__NVIC_SetPriorityGrouping+0x44>)
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	60d3      	str	r3, [r2, #12]
}
 8000604:	bf00      	nop
 8000606:	3714      	adds	r7, #20
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000618:	4b04      	ldr	r3, [pc, #16]	; (800062c <__NVIC_GetPriorityGrouping+0x18>)
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	0a1b      	lsrs	r3, r3, #8
 800061e:	f003 0307 	and.w	r3, r3, #7
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	6039      	str	r1, [r7, #0]
 800063a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800063c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000640:	2b00      	cmp	r3, #0
 8000642:	db0a      	blt.n	800065a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	b2da      	uxtb	r2, r3
 8000648:	490c      	ldr	r1, [pc, #48]	; (800067c <__NVIC_SetPriority+0x4c>)
 800064a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064e:	0112      	lsls	r2, r2, #4
 8000650:	b2d2      	uxtb	r2, r2
 8000652:	440b      	add	r3, r1
 8000654:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000658:	e00a      	b.n	8000670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	b2da      	uxtb	r2, r3
 800065e:	4908      	ldr	r1, [pc, #32]	; (8000680 <__NVIC_SetPriority+0x50>)
 8000660:	79fb      	ldrb	r3, [r7, #7]
 8000662:	f003 030f 	and.w	r3, r3, #15
 8000666:	3b04      	subs	r3, #4
 8000668:	0112      	lsls	r2, r2, #4
 800066a:	b2d2      	uxtb	r2, r2
 800066c:	440b      	add	r3, r1
 800066e:	761a      	strb	r2, [r3, #24]
}
 8000670:	bf00      	nop
 8000672:	370c      	adds	r7, #12
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr
 800067c:	e000e100 	.word	0xe000e100
 8000680:	e000ed00 	.word	0xe000ed00

08000684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000684:	b480      	push	{r7}
 8000686:	b089      	sub	sp, #36	; 0x24
 8000688:	af00      	add	r7, sp, #0
 800068a:	60f8      	str	r0, [r7, #12]
 800068c:	60b9      	str	r1, [r7, #8]
 800068e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	f003 0307 	and.w	r3, r3, #7
 8000696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000698:	69fb      	ldr	r3, [r7, #28]
 800069a:	f1c3 0307 	rsb	r3, r3, #7
 800069e:	2b04      	cmp	r3, #4
 80006a0:	bf28      	it	cs
 80006a2:	2304      	movcs	r3, #4
 80006a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006a6:	69fb      	ldr	r3, [r7, #28]
 80006a8:	3304      	adds	r3, #4
 80006aa:	2b06      	cmp	r3, #6
 80006ac:	d902      	bls.n	80006b4 <NVIC_EncodePriority+0x30>
 80006ae:	69fb      	ldr	r3, [r7, #28]
 80006b0:	3b03      	subs	r3, #3
 80006b2:	e000      	b.n	80006b6 <NVIC_EncodePriority+0x32>
 80006b4:	2300      	movs	r3, #0
 80006b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b8:	f04f 32ff 	mov.w	r2, #4294967295
 80006bc:	69bb      	ldr	r3, [r7, #24]
 80006be:	fa02 f303 	lsl.w	r3, r2, r3
 80006c2:	43da      	mvns	r2, r3
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	401a      	ands	r2, r3
 80006c8:	697b      	ldr	r3, [r7, #20]
 80006ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006cc:	f04f 31ff 	mov.w	r1, #4294967295
 80006d0:	697b      	ldr	r3, [r7, #20]
 80006d2:	fa01 f303 	lsl.w	r3, r1, r3
 80006d6:	43d9      	mvns	r1, r3
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006dc:	4313      	orrs	r3, r2
         );
}
 80006de:	4618      	mov	r0, r3
 80006e0:	3724      	adds	r7, #36	; 0x24
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
	...

080006ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	3b01      	subs	r3, #1
 80006f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006fc:	d301      	bcc.n	8000702 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006fe:	2301      	movs	r3, #1
 8000700:	e00f      	b.n	8000722 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000702:	4a0a      	ldr	r2, [pc, #40]	; (800072c <SysTick_Config+0x40>)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	3b01      	subs	r3, #1
 8000708:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800070a:	210f      	movs	r1, #15
 800070c:	f04f 30ff 	mov.w	r0, #4294967295
 8000710:	f7ff ff8e 	bl	8000630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000714:	4b05      	ldr	r3, [pc, #20]	; (800072c <SysTick_Config+0x40>)
 8000716:	2200      	movs	r2, #0
 8000718:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800071a:	4b04      	ldr	r3, [pc, #16]	; (800072c <SysTick_Config+0x40>)
 800071c:	2207      	movs	r2, #7
 800071e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000720:	2300      	movs	r3, #0
}
 8000722:	4618      	mov	r0, r3
 8000724:	3708      	adds	r7, #8
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	e000e010 	.word	0xe000e010

08000730 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000738:	6878      	ldr	r0, [r7, #4]
 800073a:	f7ff ff47 	bl	80005cc <__NVIC_SetPriorityGrouping>
}
 800073e:	bf00      	nop
 8000740:	3708      	adds	r7, #8
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}

08000746 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000746:	b580      	push	{r7, lr}
 8000748:	b086      	sub	sp, #24
 800074a:	af00      	add	r7, sp, #0
 800074c:	4603      	mov	r3, r0
 800074e:	60b9      	str	r1, [r7, #8]
 8000750:	607a      	str	r2, [r7, #4]
 8000752:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000754:	2300      	movs	r3, #0
 8000756:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000758:	f7ff ff5c 	bl	8000614 <__NVIC_GetPriorityGrouping>
 800075c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800075e:	687a      	ldr	r2, [r7, #4]
 8000760:	68b9      	ldr	r1, [r7, #8]
 8000762:	6978      	ldr	r0, [r7, #20]
 8000764:	f7ff ff8e 	bl	8000684 <NVIC_EncodePriority>
 8000768:	4602      	mov	r2, r0
 800076a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800076e:	4611      	mov	r1, r2
 8000770:	4618      	mov	r0, r3
 8000772:	f7ff ff5d 	bl	8000630 <__NVIC_SetPriority>
}
 8000776:	bf00      	nop
 8000778:	3718      	adds	r7, #24
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}

0800077e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800077e:	b580      	push	{r7, lr}
 8000780:	b082      	sub	sp, #8
 8000782:	af00      	add	r7, sp, #0
 8000784:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000786:	6878      	ldr	r0, [r7, #4]
 8000788:	f7ff ffb0 	bl	80006ec <SysTick_Config>
 800078c:	4603      	mov	r3, r0
}
 800078e:	4618      	mov	r0, r3
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
	...

08000798 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000798:	b480      	push	{r7}
 800079a:	b089      	sub	sp, #36	; 0x24
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
 80007a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80007a2:	2300      	movs	r3, #0
 80007a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80007a6:	2300      	movs	r3, #0
 80007a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80007aa:	2300      	movs	r3, #0
 80007ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80007ae:	2300      	movs	r3, #0
 80007b0:	61fb      	str	r3, [r7, #28]
 80007b2:	e159      	b.n	8000a68 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80007b4:	2201      	movs	r2, #1
 80007b6:	69fb      	ldr	r3, [r7, #28]
 80007b8:	fa02 f303 	lsl.w	r3, r2, r3
 80007bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	697a      	ldr	r2, [r7, #20]
 80007c4:	4013      	ands	r3, r2
 80007c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80007c8:	693a      	ldr	r2, [r7, #16]
 80007ca:	697b      	ldr	r3, [r7, #20]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	f040 8148 	bne.w	8000a62 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	685b      	ldr	r3, [r3, #4]
 80007d6:	2b02      	cmp	r3, #2
 80007d8:	d003      	beq.n	80007e2 <HAL_GPIO_Init+0x4a>
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	2b12      	cmp	r3, #18
 80007e0:	d123      	bne.n	800082a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	08da      	lsrs	r2, r3, #3
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	3208      	adds	r2, #8
 80007ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007f0:	69fb      	ldr	r3, [r7, #28]
 80007f2:	f003 0307 	and.w	r3, r3, #7
 80007f6:	009b      	lsls	r3, r3, #2
 80007f8:	220f      	movs	r2, #15
 80007fa:	fa02 f303 	lsl.w	r3, r2, r3
 80007fe:	43db      	mvns	r3, r3
 8000800:	69ba      	ldr	r2, [r7, #24]
 8000802:	4013      	ands	r3, r2
 8000804:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	691a      	ldr	r2, [r3, #16]
 800080a:	69fb      	ldr	r3, [r7, #28]
 800080c:	f003 0307 	and.w	r3, r3, #7
 8000810:	009b      	lsls	r3, r3, #2
 8000812:	fa02 f303 	lsl.w	r3, r2, r3
 8000816:	69ba      	ldr	r2, [r7, #24]
 8000818:	4313      	orrs	r3, r2
 800081a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800081c:	69fb      	ldr	r3, [r7, #28]
 800081e:	08da      	lsrs	r2, r3, #3
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3208      	adds	r2, #8
 8000824:	69b9      	ldr	r1, [r7, #24]
 8000826:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000830:	69fb      	ldr	r3, [r7, #28]
 8000832:	005b      	lsls	r3, r3, #1
 8000834:	2203      	movs	r2, #3
 8000836:	fa02 f303 	lsl.w	r3, r2, r3
 800083a:	43db      	mvns	r3, r3
 800083c:	69ba      	ldr	r2, [r7, #24]
 800083e:	4013      	ands	r3, r2
 8000840:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	685b      	ldr	r3, [r3, #4]
 8000846:	f003 0203 	and.w	r2, r3, #3
 800084a:	69fb      	ldr	r3, [r7, #28]
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	fa02 f303 	lsl.w	r3, r2, r3
 8000852:	69ba      	ldr	r2, [r7, #24]
 8000854:	4313      	orrs	r3, r2
 8000856:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	69ba      	ldr	r2, [r7, #24]
 800085c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	685b      	ldr	r3, [r3, #4]
 8000862:	2b01      	cmp	r3, #1
 8000864:	d00b      	beq.n	800087e <HAL_GPIO_Init+0xe6>
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	685b      	ldr	r3, [r3, #4]
 800086a:	2b02      	cmp	r3, #2
 800086c:	d007      	beq.n	800087e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000872:	2b11      	cmp	r3, #17
 8000874:	d003      	beq.n	800087e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	685b      	ldr	r3, [r3, #4]
 800087a:	2b12      	cmp	r3, #18
 800087c:	d130      	bne.n	80008e0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	689b      	ldr	r3, [r3, #8]
 8000882:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000884:	69fb      	ldr	r3, [r7, #28]
 8000886:	005b      	lsls	r3, r3, #1
 8000888:	2203      	movs	r2, #3
 800088a:	fa02 f303 	lsl.w	r3, r2, r3
 800088e:	43db      	mvns	r3, r3
 8000890:	69ba      	ldr	r2, [r7, #24]
 8000892:	4013      	ands	r3, r2
 8000894:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	68da      	ldr	r2, [r3, #12]
 800089a:	69fb      	ldr	r3, [r7, #28]
 800089c:	005b      	lsls	r3, r3, #1
 800089e:	fa02 f303 	lsl.w	r3, r2, r3
 80008a2:	69ba      	ldr	r2, [r7, #24]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	69ba      	ldr	r2, [r7, #24]
 80008ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	685b      	ldr	r3, [r3, #4]
 80008b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008b4:	2201      	movs	r2, #1
 80008b6:	69fb      	ldr	r3, [r7, #28]
 80008b8:	fa02 f303 	lsl.w	r3, r2, r3
 80008bc:	43db      	mvns	r3, r3
 80008be:	69ba      	ldr	r2, [r7, #24]
 80008c0:	4013      	ands	r3, r2
 80008c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	091b      	lsrs	r3, r3, #4
 80008ca:	f003 0201 	and.w	r2, r3, #1
 80008ce:	69fb      	ldr	r3, [r7, #28]
 80008d0:	fa02 f303 	lsl.w	r3, r2, r3
 80008d4:	69ba      	ldr	r2, [r7, #24]
 80008d6:	4313      	orrs	r3, r2
 80008d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	69ba      	ldr	r2, [r7, #24]
 80008de:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	68db      	ldr	r3, [r3, #12]
 80008e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80008e6:	69fb      	ldr	r3, [r7, #28]
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	2203      	movs	r2, #3
 80008ec:	fa02 f303 	lsl.w	r3, r2, r3
 80008f0:	43db      	mvns	r3, r3
 80008f2:	69ba      	ldr	r2, [r7, #24]
 80008f4:	4013      	ands	r3, r2
 80008f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	689a      	ldr	r2, [r3, #8]
 80008fc:	69fb      	ldr	r3, [r7, #28]
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	fa02 f303 	lsl.w	r3, r2, r3
 8000904:	69ba      	ldr	r2, [r7, #24]
 8000906:	4313      	orrs	r3, r2
 8000908:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	69ba      	ldr	r2, [r7, #24]
 800090e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000918:	2b00      	cmp	r3, #0
 800091a:	f000 80a2 	beq.w	8000a62 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	4b56      	ldr	r3, [pc, #344]	; (8000a7c <HAL_GPIO_Init+0x2e4>)
 8000924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000926:	4a55      	ldr	r2, [pc, #340]	; (8000a7c <HAL_GPIO_Init+0x2e4>)
 8000928:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800092c:	6453      	str	r3, [r2, #68]	; 0x44
 800092e:	4b53      	ldr	r3, [pc, #332]	; (8000a7c <HAL_GPIO_Init+0x2e4>)
 8000930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000932:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800093a:	4a51      	ldr	r2, [pc, #324]	; (8000a80 <HAL_GPIO_Init+0x2e8>)
 800093c:	69fb      	ldr	r3, [r7, #28]
 800093e:	089b      	lsrs	r3, r3, #2
 8000940:	3302      	adds	r3, #2
 8000942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000946:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000948:	69fb      	ldr	r3, [r7, #28]
 800094a:	f003 0303 	and.w	r3, r3, #3
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	220f      	movs	r2, #15
 8000952:	fa02 f303 	lsl.w	r3, r2, r3
 8000956:	43db      	mvns	r3, r3
 8000958:	69ba      	ldr	r2, [r7, #24]
 800095a:	4013      	ands	r3, r2
 800095c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	4a48      	ldr	r2, [pc, #288]	; (8000a84 <HAL_GPIO_Init+0x2ec>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d019      	beq.n	800099a <HAL_GPIO_Init+0x202>
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	4a47      	ldr	r2, [pc, #284]	; (8000a88 <HAL_GPIO_Init+0x2f0>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d013      	beq.n	8000996 <HAL_GPIO_Init+0x1fe>
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4a46      	ldr	r2, [pc, #280]	; (8000a8c <HAL_GPIO_Init+0x2f4>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d00d      	beq.n	8000992 <HAL_GPIO_Init+0x1fa>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4a45      	ldr	r2, [pc, #276]	; (8000a90 <HAL_GPIO_Init+0x2f8>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d007      	beq.n	800098e <HAL_GPIO_Init+0x1f6>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	4a44      	ldr	r2, [pc, #272]	; (8000a94 <HAL_GPIO_Init+0x2fc>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d101      	bne.n	800098a <HAL_GPIO_Init+0x1f2>
 8000986:	2304      	movs	r3, #4
 8000988:	e008      	b.n	800099c <HAL_GPIO_Init+0x204>
 800098a:	2307      	movs	r3, #7
 800098c:	e006      	b.n	800099c <HAL_GPIO_Init+0x204>
 800098e:	2303      	movs	r3, #3
 8000990:	e004      	b.n	800099c <HAL_GPIO_Init+0x204>
 8000992:	2302      	movs	r3, #2
 8000994:	e002      	b.n	800099c <HAL_GPIO_Init+0x204>
 8000996:	2301      	movs	r3, #1
 8000998:	e000      	b.n	800099c <HAL_GPIO_Init+0x204>
 800099a:	2300      	movs	r3, #0
 800099c:	69fa      	ldr	r2, [r7, #28]
 800099e:	f002 0203 	and.w	r2, r2, #3
 80009a2:	0092      	lsls	r2, r2, #2
 80009a4:	4093      	lsls	r3, r2
 80009a6:	69ba      	ldr	r2, [r7, #24]
 80009a8:	4313      	orrs	r3, r2
 80009aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80009ac:	4934      	ldr	r1, [pc, #208]	; (8000a80 <HAL_GPIO_Init+0x2e8>)
 80009ae:	69fb      	ldr	r3, [r7, #28]
 80009b0:	089b      	lsrs	r3, r3, #2
 80009b2:	3302      	adds	r3, #2
 80009b4:	69ba      	ldr	r2, [r7, #24]
 80009b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80009ba:	4b37      	ldr	r3, [pc, #220]	; (8000a98 <HAL_GPIO_Init+0x300>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80009c0:	693b      	ldr	r3, [r7, #16]
 80009c2:	43db      	mvns	r3, r3
 80009c4:	69ba      	ldr	r2, [r7, #24]
 80009c6:	4013      	ands	r3, r2
 80009c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d003      	beq.n	80009de <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80009d6:	69ba      	ldr	r2, [r7, #24]
 80009d8:	693b      	ldr	r3, [r7, #16]
 80009da:	4313      	orrs	r3, r2
 80009dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80009de:	4a2e      	ldr	r2, [pc, #184]	; (8000a98 <HAL_GPIO_Init+0x300>)
 80009e0:	69bb      	ldr	r3, [r7, #24]
 80009e2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80009e4:	4b2c      	ldr	r3, [pc, #176]	; (8000a98 <HAL_GPIO_Init+0x300>)
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80009ea:	693b      	ldr	r3, [r7, #16]
 80009ec:	43db      	mvns	r3, r3
 80009ee:	69ba      	ldr	r2, [r7, #24]
 80009f0:	4013      	ands	r3, r2
 80009f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	685b      	ldr	r3, [r3, #4]
 80009f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d003      	beq.n	8000a08 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000a00:	69ba      	ldr	r2, [r7, #24]
 8000a02:	693b      	ldr	r3, [r7, #16]
 8000a04:	4313      	orrs	r3, r2
 8000a06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000a08:	4a23      	ldr	r2, [pc, #140]	; (8000a98 <HAL_GPIO_Init+0x300>)
 8000a0a:	69bb      	ldr	r3, [r7, #24]
 8000a0c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a0e:	4b22      	ldr	r3, [pc, #136]	; (8000a98 <HAL_GPIO_Init+0x300>)
 8000a10:	689b      	ldr	r3, [r3, #8]
 8000a12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a14:	693b      	ldr	r3, [r7, #16]
 8000a16:	43db      	mvns	r3, r3
 8000a18:	69ba      	ldr	r2, [r7, #24]
 8000a1a:	4013      	ands	r3, r2
 8000a1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d003      	beq.n	8000a32 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000a2a:	69ba      	ldr	r2, [r7, #24]
 8000a2c:	693b      	ldr	r3, [r7, #16]
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000a32:	4a19      	ldr	r2, [pc, #100]	; (8000a98 <HAL_GPIO_Init+0x300>)
 8000a34:	69bb      	ldr	r3, [r7, #24]
 8000a36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000a38:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <HAL_GPIO_Init+0x300>)
 8000a3a:	68db      	ldr	r3, [r3, #12]
 8000a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a3e:	693b      	ldr	r3, [r7, #16]
 8000a40:	43db      	mvns	r3, r3
 8000a42:	69ba      	ldr	r2, [r7, #24]
 8000a44:	4013      	ands	r3, r2
 8000a46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d003      	beq.n	8000a5c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000a54:	69ba      	ldr	r2, [r7, #24]
 8000a56:	693b      	ldr	r3, [r7, #16]
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000a5c:	4a0e      	ldr	r2, [pc, #56]	; (8000a98 <HAL_GPIO_Init+0x300>)
 8000a5e:	69bb      	ldr	r3, [r7, #24]
 8000a60:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a62:	69fb      	ldr	r3, [r7, #28]
 8000a64:	3301      	adds	r3, #1
 8000a66:	61fb      	str	r3, [r7, #28]
 8000a68:	69fb      	ldr	r3, [r7, #28]
 8000a6a:	2b0f      	cmp	r3, #15
 8000a6c:	f67f aea2 	bls.w	80007b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000a70:	bf00      	nop
 8000a72:	3724      	adds	r7, #36	; 0x24
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	40013800 	.word	0x40013800
 8000a84:	40020000 	.word	0x40020000
 8000a88:	40020400 	.word	0x40020400
 8000a8c:	40020800 	.word	0x40020800
 8000a90:	40020c00 	.word	0x40020c00
 8000a94:	40021000 	.word	0x40021000
 8000a98:	40013c00 	.word	0x40013c00

08000a9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b086      	sub	sp, #24
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d101      	bne.n	8000aae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	e22d      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f003 0301 	and.w	r3, r3, #1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d075      	beq.n	8000ba6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000aba:	4ba3      	ldr	r3, [pc, #652]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000abc:	689b      	ldr	r3, [r3, #8]
 8000abe:	f003 030c 	and.w	r3, r3, #12
 8000ac2:	2b04      	cmp	r3, #4
 8000ac4:	d00c      	beq.n	8000ae0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ac6:	4ba0      	ldr	r3, [pc, #640]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000ac8:	689b      	ldr	r3, [r3, #8]
 8000aca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000ace:	2b08      	cmp	r3, #8
 8000ad0:	d112      	bne.n	8000af8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ad2:	4b9d      	ldr	r3, [pc, #628]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ada:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000ade:	d10b      	bne.n	8000af8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ae0:	4b99      	ldr	r3, [pc, #612]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d05b      	beq.n	8000ba4 <HAL_RCC_OscConfig+0x108>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d157      	bne.n	8000ba4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000af4:	2301      	movs	r3, #1
 8000af6:	e208      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b00:	d106      	bne.n	8000b10 <HAL_RCC_OscConfig+0x74>
 8000b02:	4b91      	ldr	r3, [pc, #580]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a90      	ldr	r2, [pc, #576]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000b08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b0c:	6013      	str	r3, [r2, #0]
 8000b0e:	e01d      	b.n	8000b4c <HAL_RCC_OscConfig+0xb0>
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b18:	d10c      	bne.n	8000b34 <HAL_RCC_OscConfig+0x98>
 8000b1a:	4b8b      	ldr	r3, [pc, #556]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4a8a      	ldr	r2, [pc, #552]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000b20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b24:	6013      	str	r3, [r2, #0]
 8000b26:	4b88      	ldr	r3, [pc, #544]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a87      	ldr	r2, [pc, #540]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000b2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b30:	6013      	str	r3, [r2, #0]
 8000b32:	e00b      	b.n	8000b4c <HAL_RCC_OscConfig+0xb0>
 8000b34:	4b84      	ldr	r3, [pc, #528]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a83      	ldr	r2, [pc, #524]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000b3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b3e:	6013      	str	r3, [r2, #0]
 8000b40:	4b81      	ldr	r3, [pc, #516]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a80      	ldr	r2, [pc, #512]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000b46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d013      	beq.n	8000b7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b54:	f7ff fd2e 	bl	80005b4 <HAL_GetTick>
 8000b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b5a:	e008      	b.n	8000b6e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b5c:	f7ff fd2a 	bl	80005b4 <HAL_GetTick>
 8000b60:	4602      	mov	r2, r0
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	1ad3      	subs	r3, r2, r3
 8000b66:	2b64      	cmp	r3, #100	; 0x64
 8000b68:	d901      	bls.n	8000b6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	e1cd      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b6e:	4b76      	ldr	r3, [pc, #472]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d0f0      	beq.n	8000b5c <HAL_RCC_OscConfig+0xc0>
 8000b7a:	e014      	b.n	8000ba6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b7c:	f7ff fd1a 	bl	80005b4 <HAL_GetTick>
 8000b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b82:	e008      	b.n	8000b96 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b84:	f7ff fd16 	bl	80005b4 <HAL_GetTick>
 8000b88:	4602      	mov	r2, r0
 8000b8a:	693b      	ldr	r3, [r7, #16]
 8000b8c:	1ad3      	subs	r3, r2, r3
 8000b8e:	2b64      	cmp	r3, #100	; 0x64
 8000b90:	d901      	bls.n	8000b96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000b92:	2303      	movs	r3, #3
 8000b94:	e1b9      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b96:	4b6c      	ldr	r3, [pc, #432]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d1f0      	bne.n	8000b84 <HAL_RCC_OscConfig+0xe8>
 8000ba2:	e000      	b.n	8000ba6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ba4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f003 0302 	and.w	r3, r3, #2
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d063      	beq.n	8000c7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000bb2:	4b65      	ldr	r3, [pc, #404]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000bb4:	689b      	ldr	r3, [r3, #8]
 8000bb6:	f003 030c 	and.w	r3, r3, #12
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d00b      	beq.n	8000bd6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000bbe:	4b62      	ldr	r3, [pc, #392]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000bc6:	2b08      	cmp	r3, #8
 8000bc8:	d11c      	bne.n	8000c04 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000bca:	4b5f      	ldr	r3, [pc, #380]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d116      	bne.n	8000c04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bd6:	4b5c      	ldr	r3, [pc, #368]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	f003 0302 	and.w	r3, r3, #2
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d005      	beq.n	8000bee <HAL_RCC_OscConfig+0x152>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	68db      	ldr	r3, [r3, #12]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d001      	beq.n	8000bee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000bea:	2301      	movs	r3, #1
 8000bec:	e18d      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bee:	4b56      	ldr	r3, [pc, #344]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	691b      	ldr	r3, [r3, #16]
 8000bfa:	00db      	lsls	r3, r3, #3
 8000bfc:	4952      	ldr	r1, [pc, #328]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c02:	e03a      	b.n	8000c7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d020      	beq.n	8000c4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c0c:	4b4f      	ldr	r3, [pc, #316]	; (8000d4c <HAL_RCC_OscConfig+0x2b0>)
 8000c0e:	2201      	movs	r2, #1
 8000c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c12:	f7ff fccf 	bl	80005b4 <HAL_GetTick>
 8000c16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c18:	e008      	b.n	8000c2c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c1a:	f7ff fccb 	bl	80005b4 <HAL_GetTick>
 8000c1e:	4602      	mov	r2, r0
 8000c20:	693b      	ldr	r3, [r7, #16]
 8000c22:	1ad3      	subs	r3, r2, r3
 8000c24:	2b02      	cmp	r3, #2
 8000c26:	d901      	bls.n	8000c2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	e16e      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c2c:	4b46      	ldr	r3, [pc, #280]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f003 0302 	and.w	r3, r3, #2
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d0f0      	beq.n	8000c1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c38:	4b43      	ldr	r3, [pc, #268]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	691b      	ldr	r3, [r3, #16]
 8000c44:	00db      	lsls	r3, r3, #3
 8000c46:	4940      	ldr	r1, [pc, #256]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	600b      	str	r3, [r1, #0]
 8000c4c:	e015      	b.n	8000c7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c4e:	4b3f      	ldr	r3, [pc, #252]	; (8000d4c <HAL_RCC_OscConfig+0x2b0>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c54:	f7ff fcae 	bl	80005b4 <HAL_GetTick>
 8000c58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c5a:	e008      	b.n	8000c6e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c5c:	f7ff fcaa 	bl	80005b4 <HAL_GetTick>
 8000c60:	4602      	mov	r2, r0
 8000c62:	693b      	ldr	r3, [r7, #16]
 8000c64:	1ad3      	subs	r3, r2, r3
 8000c66:	2b02      	cmp	r3, #2
 8000c68:	d901      	bls.n	8000c6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000c6a:	2303      	movs	r3, #3
 8000c6c:	e14d      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c6e:	4b36      	ldr	r3, [pc, #216]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	f003 0302 	and.w	r3, r3, #2
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d1f0      	bne.n	8000c5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f003 0308 	and.w	r3, r3, #8
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d030      	beq.n	8000ce8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	695b      	ldr	r3, [r3, #20]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d016      	beq.n	8000cbc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c8e:	4b30      	ldr	r3, [pc, #192]	; (8000d50 <HAL_RCC_OscConfig+0x2b4>)
 8000c90:	2201      	movs	r2, #1
 8000c92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c94:	f7ff fc8e 	bl	80005b4 <HAL_GetTick>
 8000c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c9a:	e008      	b.n	8000cae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c9c:	f7ff fc8a 	bl	80005b4 <HAL_GetTick>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	693b      	ldr	r3, [r7, #16]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	2b02      	cmp	r3, #2
 8000ca8:	d901      	bls.n	8000cae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000caa:	2303      	movs	r3, #3
 8000cac:	e12d      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cae:	4b26      	ldr	r3, [pc, #152]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000cb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000cb2:	f003 0302 	and.w	r3, r3, #2
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d0f0      	beq.n	8000c9c <HAL_RCC_OscConfig+0x200>
 8000cba:	e015      	b.n	8000ce8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000cbc:	4b24      	ldr	r3, [pc, #144]	; (8000d50 <HAL_RCC_OscConfig+0x2b4>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cc2:	f7ff fc77 	bl	80005b4 <HAL_GetTick>
 8000cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cc8:	e008      	b.n	8000cdc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000cca:	f7ff fc73 	bl	80005b4 <HAL_GetTick>
 8000cce:	4602      	mov	r2, r0
 8000cd0:	693b      	ldr	r3, [r7, #16]
 8000cd2:	1ad3      	subs	r3, r2, r3
 8000cd4:	2b02      	cmp	r3, #2
 8000cd6:	d901      	bls.n	8000cdc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000cd8:	2303      	movs	r3, #3
 8000cda:	e116      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cdc:	4b1a      	ldr	r3, [pc, #104]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000cde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000ce0:	f003 0302 	and.w	r3, r3, #2
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d1f0      	bne.n	8000cca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f003 0304 	and.w	r3, r3, #4
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	f000 80a0 	beq.w	8000e36 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cfa:	4b13      	ldr	r3, [pc, #76]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d10f      	bne.n	8000d26 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	60fb      	str	r3, [r7, #12]
 8000d0a:	4b0f      	ldr	r3, [pc, #60]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d0e:	4a0e      	ldr	r2, [pc, #56]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000d10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d14:	6413      	str	r3, [r2, #64]	; 0x40
 8000d16:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <HAL_RCC_OscConfig+0x2ac>)
 8000d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d1e:	60fb      	str	r3, [r7, #12]
 8000d20:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000d22:	2301      	movs	r3, #1
 8000d24:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d26:	4b0b      	ldr	r3, [pc, #44]	; (8000d54 <HAL_RCC_OscConfig+0x2b8>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d121      	bne.n	8000d76 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d32:	4b08      	ldr	r3, [pc, #32]	; (8000d54 <HAL_RCC_OscConfig+0x2b8>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4a07      	ldr	r2, [pc, #28]	; (8000d54 <HAL_RCC_OscConfig+0x2b8>)
 8000d38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d3e:	f7ff fc39 	bl	80005b4 <HAL_GetTick>
 8000d42:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d44:	e011      	b.n	8000d6a <HAL_RCC_OscConfig+0x2ce>
 8000d46:	bf00      	nop
 8000d48:	40023800 	.word	0x40023800
 8000d4c:	42470000 	.word	0x42470000
 8000d50:	42470e80 	.word	0x42470e80
 8000d54:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d58:	f7ff fc2c 	bl	80005b4 <HAL_GetTick>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	2b02      	cmp	r3, #2
 8000d64:	d901      	bls.n	8000d6a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8000d66:	2303      	movs	r3, #3
 8000d68:	e0cf      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d6a:	4b6a      	ldr	r3, [pc, #424]	; (8000f14 <HAL_RCC_OscConfig+0x478>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d0f0      	beq.n	8000d58 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d106      	bne.n	8000d8c <HAL_RCC_OscConfig+0x2f0>
 8000d7e:	4b66      	ldr	r3, [pc, #408]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d82:	4a65      	ldr	r2, [pc, #404]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000d84:	f043 0301 	orr.w	r3, r3, #1
 8000d88:	6713      	str	r3, [r2, #112]	; 0x70
 8000d8a:	e01c      	b.n	8000dc6 <HAL_RCC_OscConfig+0x32a>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	2b05      	cmp	r3, #5
 8000d92:	d10c      	bne.n	8000dae <HAL_RCC_OscConfig+0x312>
 8000d94:	4b60      	ldr	r3, [pc, #384]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d98:	4a5f      	ldr	r2, [pc, #380]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000d9a:	f043 0304 	orr.w	r3, r3, #4
 8000d9e:	6713      	str	r3, [r2, #112]	; 0x70
 8000da0:	4b5d      	ldr	r3, [pc, #372]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000da2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000da4:	4a5c      	ldr	r2, [pc, #368]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000da6:	f043 0301 	orr.w	r3, r3, #1
 8000daa:	6713      	str	r3, [r2, #112]	; 0x70
 8000dac:	e00b      	b.n	8000dc6 <HAL_RCC_OscConfig+0x32a>
 8000dae:	4b5a      	ldr	r3, [pc, #360]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000db0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000db2:	4a59      	ldr	r2, [pc, #356]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000db4:	f023 0301 	bic.w	r3, r3, #1
 8000db8:	6713      	str	r3, [r2, #112]	; 0x70
 8000dba:	4b57      	ldr	r3, [pc, #348]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000dbe:	4a56      	ldr	r2, [pc, #344]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000dc0:	f023 0304 	bic.w	r3, r3, #4
 8000dc4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d015      	beq.n	8000dfa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000dce:	f7ff fbf1 	bl	80005b4 <HAL_GetTick>
 8000dd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dd4:	e00a      	b.n	8000dec <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dd6:	f7ff fbed 	bl	80005b4 <HAL_GetTick>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000de4:	4293      	cmp	r3, r2
 8000de6:	d901      	bls.n	8000dec <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8000de8:	2303      	movs	r3, #3
 8000dea:	e08e      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dec:	4b4a      	ldr	r3, [pc, #296]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000df0:	f003 0302 	and.w	r3, r3, #2
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d0ee      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x33a>
 8000df8:	e014      	b.n	8000e24 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dfa:	f7ff fbdb 	bl	80005b4 <HAL_GetTick>
 8000dfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e00:	e00a      	b.n	8000e18 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e02:	f7ff fbd7 	bl	80005b4 <HAL_GetTick>
 8000e06:	4602      	mov	r2, r0
 8000e08:	693b      	ldr	r3, [r7, #16]
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d901      	bls.n	8000e18 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8000e14:	2303      	movs	r3, #3
 8000e16:	e078      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e18:	4b3f      	ldr	r3, [pc, #252]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000e1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e1c:	f003 0302 	and.w	r3, r3, #2
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d1ee      	bne.n	8000e02 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000e24:	7dfb      	ldrb	r3, [r7, #23]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d105      	bne.n	8000e36 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e2a:	4b3b      	ldr	r3, [pc, #236]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2e:	4a3a      	ldr	r2, [pc, #232]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000e30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e34:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	699b      	ldr	r3, [r3, #24]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d064      	beq.n	8000f08 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000e3e:	4b36      	ldr	r3, [pc, #216]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000e40:	689b      	ldr	r3, [r3, #8]
 8000e42:	f003 030c 	and.w	r3, r3, #12
 8000e46:	2b08      	cmp	r3, #8
 8000e48:	d05c      	beq.n	8000f04 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	699b      	ldr	r3, [r3, #24]
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	d141      	bne.n	8000ed6 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e52:	4b32      	ldr	r3, [pc, #200]	; (8000f1c <HAL_RCC_OscConfig+0x480>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e58:	f7ff fbac 	bl	80005b4 <HAL_GetTick>
 8000e5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e5e:	e008      	b.n	8000e72 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e60:	f7ff fba8 	bl	80005b4 <HAL_GetTick>
 8000e64:	4602      	mov	r2, r0
 8000e66:	693b      	ldr	r3, [r7, #16]
 8000e68:	1ad3      	subs	r3, r2, r3
 8000e6a:	2b02      	cmp	r3, #2
 8000e6c:	d901      	bls.n	8000e72 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8000e6e:	2303      	movs	r3, #3
 8000e70:	e04b      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e72:	4b29      	ldr	r3, [pc, #164]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d1f0      	bne.n	8000e60 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	69da      	ldr	r2, [r3, #28]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6a1b      	ldr	r3, [r3, #32]
 8000e86:	431a      	orrs	r2, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e8c:	019b      	lsls	r3, r3, #6
 8000e8e:	431a      	orrs	r2, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e94:	085b      	lsrs	r3, r3, #1
 8000e96:	3b01      	subs	r3, #1
 8000e98:	041b      	lsls	r3, r3, #16
 8000e9a:	431a      	orrs	r2, r3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ea0:	061b      	lsls	r3, r3, #24
 8000ea2:	491d      	ldr	r1, [pc, #116]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ea8:	4b1c      	ldr	r3, [pc, #112]	; (8000f1c <HAL_RCC_OscConfig+0x480>)
 8000eaa:	2201      	movs	r2, #1
 8000eac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eae:	f7ff fb81 	bl	80005b4 <HAL_GetTick>
 8000eb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000eb4:	e008      	b.n	8000ec8 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000eb6:	f7ff fb7d 	bl	80005b4 <HAL_GetTick>
 8000eba:	4602      	mov	r2, r0
 8000ebc:	693b      	ldr	r3, [r7, #16]
 8000ebe:	1ad3      	subs	r3, r2, r3
 8000ec0:	2b02      	cmp	r3, #2
 8000ec2:	d901      	bls.n	8000ec8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	e020      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ec8:	4b13      	ldr	r3, [pc, #76]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d0f0      	beq.n	8000eb6 <HAL_RCC_OscConfig+0x41a>
 8000ed4:	e018      	b.n	8000f08 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ed6:	4b11      	ldr	r3, [pc, #68]	; (8000f1c <HAL_RCC_OscConfig+0x480>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000edc:	f7ff fb6a 	bl	80005b4 <HAL_GetTick>
 8000ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ee2:	e008      	b.n	8000ef6 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ee4:	f7ff fb66 	bl	80005b4 <HAL_GetTick>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	2b02      	cmp	r3, #2
 8000ef0:	d901      	bls.n	8000ef6 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	e009      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ef6:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <HAL_RCC_OscConfig+0x47c>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d1f0      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x448>
 8000f02:	e001      	b.n	8000f08 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000f04:	2301      	movs	r3, #1
 8000f06:	e000      	b.n	8000f0a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8000f08:	2300      	movs	r3, #0
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	40007000 	.word	0x40007000
 8000f18:	40023800 	.word	0x40023800
 8000f1c:	42470060 	.word	0x42470060

08000f20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d101      	bne.n	8000f34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000f30:	2301      	movs	r3, #1
 8000f32:	e0ca      	b.n	80010ca <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000f34:	4b67      	ldr	r3, [pc, #412]	; (80010d4 <HAL_RCC_ClockConfig+0x1b4>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f003 030f 	and.w	r3, r3, #15
 8000f3c:	683a      	ldr	r2, [r7, #0]
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	d90c      	bls.n	8000f5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f42:	4b64      	ldr	r3, [pc, #400]	; (80010d4 <HAL_RCC_ClockConfig+0x1b4>)
 8000f44:	683a      	ldr	r2, [r7, #0]
 8000f46:	b2d2      	uxtb	r2, r2
 8000f48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f4a:	4b62      	ldr	r3, [pc, #392]	; (80010d4 <HAL_RCC_ClockConfig+0x1b4>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f003 030f 	and.w	r3, r3, #15
 8000f52:	683a      	ldr	r2, [r7, #0]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d001      	beq.n	8000f5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	e0b6      	b.n	80010ca <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f003 0302 	and.w	r3, r3, #2
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d020      	beq.n	8000faa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f003 0304 	and.w	r3, r3, #4
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d005      	beq.n	8000f80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f74:	4b58      	ldr	r3, [pc, #352]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 8000f76:	689b      	ldr	r3, [r3, #8]
 8000f78:	4a57      	ldr	r2, [pc, #348]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 8000f7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000f7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f003 0308 	and.w	r3, r3, #8
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d005      	beq.n	8000f98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f8c:	4b52      	ldr	r3, [pc, #328]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	4a51      	ldr	r2, [pc, #324]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 8000f92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000f96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f98:	4b4f      	ldr	r3, [pc, #316]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 8000f9a:	689b      	ldr	r3, [r3, #8]
 8000f9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	689b      	ldr	r3, [r3, #8]
 8000fa4:	494c      	ldr	r1, [pc, #304]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d044      	beq.n	8001040 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d107      	bne.n	8000fce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fbe:	4b46      	ldr	r3, [pc, #280]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d119      	bne.n	8000ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e07d      	b.n	80010ca <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	2b02      	cmp	r3, #2
 8000fd4:	d003      	beq.n	8000fde <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000fda:	2b03      	cmp	r3, #3
 8000fdc:	d107      	bne.n	8000fee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fde:	4b3e      	ldr	r3, [pc, #248]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d109      	bne.n	8000ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	e06d      	b.n	80010ca <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fee:	4b3a      	ldr	r3, [pc, #232]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f003 0302 	and.w	r3, r3, #2
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d101      	bne.n	8000ffe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e065      	b.n	80010ca <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ffe:	4b36      	ldr	r3, [pc, #216]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001000:	689b      	ldr	r3, [r3, #8]
 8001002:	f023 0203 	bic.w	r2, r3, #3
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	4933      	ldr	r1, [pc, #204]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 800100c:	4313      	orrs	r3, r2
 800100e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001010:	f7ff fad0 	bl	80005b4 <HAL_GetTick>
 8001014:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001016:	e00a      	b.n	800102e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001018:	f7ff facc 	bl	80005b4 <HAL_GetTick>
 800101c:	4602      	mov	r2, r0
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	f241 3288 	movw	r2, #5000	; 0x1388
 8001026:	4293      	cmp	r3, r2
 8001028:	d901      	bls.n	800102e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800102a:	2303      	movs	r3, #3
 800102c:	e04d      	b.n	80010ca <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800102e:	4b2a      	ldr	r3, [pc, #168]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	f003 020c 	and.w	r2, r3, #12
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	429a      	cmp	r2, r3
 800103e:	d1eb      	bne.n	8001018 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001040:	4b24      	ldr	r3, [pc, #144]	; (80010d4 <HAL_RCC_ClockConfig+0x1b4>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f003 030f 	and.w	r3, r3, #15
 8001048:	683a      	ldr	r2, [r7, #0]
 800104a:	429a      	cmp	r2, r3
 800104c:	d20c      	bcs.n	8001068 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800104e:	4b21      	ldr	r3, [pc, #132]	; (80010d4 <HAL_RCC_ClockConfig+0x1b4>)
 8001050:	683a      	ldr	r2, [r7, #0]
 8001052:	b2d2      	uxtb	r2, r2
 8001054:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001056:	4b1f      	ldr	r3, [pc, #124]	; (80010d4 <HAL_RCC_ClockConfig+0x1b4>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f003 030f 	and.w	r3, r3, #15
 800105e:	683a      	ldr	r2, [r7, #0]
 8001060:	429a      	cmp	r2, r3
 8001062:	d001      	beq.n	8001068 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001064:	2301      	movs	r3, #1
 8001066:	e030      	b.n	80010ca <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f003 0304 	and.w	r3, r3, #4
 8001070:	2b00      	cmp	r3, #0
 8001072:	d008      	beq.n	8001086 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001074:	4b18      	ldr	r3, [pc, #96]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	4915      	ldr	r1, [pc, #84]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001082:	4313      	orrs	r3, r2
 8001084:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f003 0308 	and.w	r3, r3, #8
 800108e:	2b00      	cmp	r3, #0
 8001090:	d009      	beq.n	80010a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001092:	4b11      	ldr	r3, [pc, #68]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	691b      	ldr	r3, [r3, #16]
 800109e:	00db      	lsls	r3, r3, #3
 80010a0:	490d      	ldr	r1, [pc, #52]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 80010a2:	4313      	orrs	r3, r2
 80010a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010a6:	f000 f81d 	bl	80010e4 <HAL_RCC_GetSysClockFreq>
 80010aa:	4601      	mov	r1, r0
 80010ac:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <HAL_RCC_ClockConfig+0x1b8>)
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	091b      	lsrs	r3, r3, #4
 80010b2:	f003 030f 	and.w	r3, r3, #15
 80010b6:	4a09      	ldr	r2, [pc, #36]	; (80010dc <HAL_RCC_ClockConfig+0x1bc>)
 80010b8:	5cd3      	ldrb	r3, [r2, r3]
 80010ba:	fa21 f303 	lsr.w	r3, r1, r3
 80010be:	4a08      	ldr	r2, [pc, #32]	; (80010e0 <HAL_RCC_ClockConfig+0x1c0>)
 80010c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80010c2:	2000      	movs	r0, #0
 80010c4:	f7ff fa32 	bl	800052c <HAL_InitTick>

  return HAL_OK;
 80010c8:	2300      	movs	r3, #0
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3710      	adds	r7, #16
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40023c00 	.word	0x40023c00
 80010d8:	40023800 	.word	0x40023800
 80010dc:	0800239c 	.word	0x0800239c
 80010e0:	20000010 	.word	0x20000010

080010e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010e6:	b085      	sub	sp, #20
 80010e8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80010ea:	2300      	movs	r3, #0
 80010ec:	607b      	str	r3, [r7, #4]
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	2300      	movs	r3, #0
 80010f4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80010fa:	4b50      	ldr	r3, [pc, #320]	; (800123c <HAL_RCC_GetSysClockFreq+0x158>)
 80010fc:	689b      	ldr	r3, [r3, #8]
 80010fe:	f003 030c 	and.w	r3, r3, #12
 8001102:	2b04      	cmp	r3, #4
 8001104:	d007      	beq.n	8001116 <HAL_RCC_GetSysClockFreq+0x32>
 8001106:	2b08      	cmp	r3, #8
 8001108:	d008      	beq.n	800111c <HAL_RCC_GetSysClockFreq+0x38>
 800110a:	2b00      	cmp	r3, #0
 800110c:	f040 808d 	bne.w	800122a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001110:	4b4b      	ldr	r3, [pc, #300]	; (8001240 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001112:	60bb      	str	r3, [r7, #8]
       break;
 8001114:	e08c      	b.n	8001230 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001116:	4b4b      	ldr	r3, [pc, #300]	; (8001244 <HAL_RCC_GetSysClockFreq+0x160>)
 8001118:	60bb      	str	r3, [r7, #8]
      break;
 800111a:	e089      	b.n	8001230 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800111c:	4b47      	ldr	r3, [pc, #284]	; (800123c <HAL_RCC_GetSysClockFreq+0x158>)
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001124:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001126:	4b45      	ldr	r3, [pc, #276]	; (800123c <HAL_RCC_GetSysClockFreq+0x158>)
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d023      	beq.n	800117a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001132:	4b42      	ldr	r3, [pc, #264]	; (800123c <HAL_RCC_GetSysClockFreq+0x158>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	099b      	lsrs	r3, r3, #6
 8001138:	f04f 0400 	mov.w	r4, #0
 800113c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001140:	f04f 0200 	mov.w	r2, #0
 8001144:	ea03 0501 	and.w	r5, r3, r1
 8001148:	ea04 0602 	and.w	r6, r4, r2
 800114c:	4a3d      	ldr	r2, [pc, #244]	; (8001244 <HAL_RCC_GetSysClockFreq+0x160>)
 800114e:	fb02 f106 	mul.w	r1, r2, r6
 8001152:	2200      	movs	r2, #0
 8001154:	fb02 f205 	mul.w	r2, r2, r5
 8001158:	440a      	add	r2, r1
 800115a:	493a      	ldr	r1, [pc, #232]	; (8001244 <HAL_RCC_GetSysClockFreq+0x160>)
 800115c:	fba5 0101 	umull	r0, r1, r5, r1
 8001160:	1853      	adds	r3, r2, r1
 8001162:	4619      	mov	r1, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f04f 0400 	mov.w	r4, #0
 800116a:	461a      	mov	r2, r3
 800116c:	4623      	mov	r3, r4
 800116e:	f7ff f83b 	bl	80001e8 <__aeabi_uldivmod>
 8001172:	4603      	mov	r3, r0
 8001174:	460c      	mov	r4, r1
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	e049      	b.n	800120e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800117a:	4b30      	ldr	r3, [pc, #192]	; (800123c <HAL_RCC_GetSysClockFreq+0x158>)
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	099b      	lsrs	r3, r3, #6
 8001180:	f04f 0400 	mov.w	r4, #0
 8001184:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001188:	f04f 0200 	mov.w	r2, #0
 800118c:	ea03 0501 	and.w	r5, r3, r1
 8001190:	ea04 0602 	and.w	r6, r4, r2
 8001194:	4629      	mov	r1, r5
 8001196:	4632      	mov	r2, r6
 8001198:	f04f 0300 	mov.w	r3, #0
 800119c:	f04f 0400 	mov.w	r4, #0
 80011a0:	0154      	lsls	r4, r2, #5
 80011a2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80011a6:	014b      	lsls	r3, r1, #5
 80011a8:	4619      	mov	r1, r3
 80011aa:	4622      	mov	r2, r4
 80011ac:	1b49      	subs	r1, r1, r5
 80011ae:	eb62 0206 	sbc.w	r2, r2, r6
 80011b2:	f04f 0300 	mov.w	r3, #0
 80011b6:	f04f 0400 	mov.w	r4, #0
 80011ba:	0194      	lsls	r4, r2, #6
 80011bc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80011c0:	018b      	lsls	r3, r1, #6
 80011c2:	1a5b      	subs	r3, r3, r1
 80011c4:	eb64 0402 	sbc.w	r4, r4, r2
 80011c8:	f04f 0100 	mov.w	r1, #0
 80011cc:	f04f 0200 	mov.w	r2, #0
 80011d0:	00e2      	lsls	r2, r4, #3
 80011d2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80011d6:	00d9      	lsls	r1, r3, #3
 80011d8:	460b      	mov	r3, r1
 80011da:	4614      	mov	r4, r2
 80011dc:	195b      	adds	r3, r3, r5
 80011de:	eb44 0406 	adc.w	r4, r4, r6
 80011e2:	f04f 0100 	mov.w	r1, #0
 80011e6:	f04f 0200 	mov.w	r2, #0
 80011ea:	02a2      	lsls	r2, r4, #10
 80011ec:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80011f0:	0299      	lsls	r1, r3, #10
 80011f2:	460b      	mov	r3, r1
 80011f4:	4614      	mov	r4, r2
 80011f6:	4618      	mov	r0, r3
 80011f8:	4621      	mov	r1, r4
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f04f 0400 	mov.w	r4, #0
 8001200:	461a      	mov	r2, r3
 8001202:	4623      	mov	r3, r4
 8001204:	f7fe fff0 	bl	80001e8 <__aeabi_uldivmod>
 8001208:	4603      	mov	r3, r0
 800120a:	460c      	mov	r4, r1
 800120c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800120e:	4b0b      	ldr	r3, [pc, #44]	; (800123c <HAL_RCC_GetSysClockFreq+0x158>)
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	0c1b      	lsrs	r3, r3, #16
 8001214:	f003 0303 	and.w	r3, r3, #3
 8001218:	3301      	adds	r3, #1
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800121e:	68fa      	ldr	r2, [r7, #12]
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	fbb2 f3f3 	udiv	r3, r2, r3
 8001226:	60bb      	str	r3, [r7, #8]
      break;
 8001228:	e002      	b.n	8001230 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800122a:	4b05      	ldr	r3, [pc, #20]	; (8001240 <HAL_RCC_GetSysClockFreq+0x15c>)
 800122c:	60bb      	str	r3, [r7, #8]
      break;
 800122e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001230:	68bb      	ldr	r3, [r7, #8]
}
 8001232:	4618      	mov	r0, r3
 8001234:	3714      	adds	r7, #20
 8001236:	46bd      	mov	sp, r7
 8001238:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800123a:	bf00      	nop
 800123c:	40023800 	.word	0x40023800
 8001240:	00f42400 	.word	0x00f42400
 8001244:	017d7840 	.word	0x017d7840

08001248 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800124c:	4b03      	ldr	r3, [pc, #12]	; (800125c <HAL_RCC_GetHCLKFreq+0x14>)
 800124e:	681b      	ldr	r3, [r3, #0]
}
 8001250:	4618      	mov	r0, r3
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	20000010 	.word	0x20000010

08001260 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001264:	f7ff fff0 	bl	8001248 <HAL_RCC_GetHCLKFreq>
 8001268:	4601      	mov	r1, r0
 800126a:	4b05      	ldr	r3, [pc, #20]	; (8001280 <HAL_RCC_GetPCLK1Freq+0x20>)
 800126c:	689b      	ldr	r3, [r3, #8]
 800126e:	0a9b      	lsrs	r3, r3, #10
 8001270:	f003 0307 	and.w	r3, r3, #7
 8001274:	4a03      	ldr	r2, [pc, #12]	; (8001284 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001276:	5cd3      	ldrb	r3, [r2, r3]
 8001278:	fa21 f303 	lsr.w	r3, r1, r3
}
 800127c:	4618      	mov	r0, r3
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40023800 	.word	0x40023800
 8001284:	080023ac 	.word	0x080023ac

08001288 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800128c:	f7ff ffdc 	bl	8001248 <HAL_RCC_GetHCLKFreq>
 8001290:	4601      	mov	r1, r0
 8001292:	4b05      	ldr	r3, [pc, #20]	; (80012a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	0b5b      	lsrs	r3, r3, #13
 8001298:	f003 0307 	and.w	r3, r3, #7
 800129c:	4a03      	ldr	r2, [pc, #12]	; (80012ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800129e:	5cd3      	ldrb	r3, [r2, r3]
 80012a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40023800 	.word	0x40023800
 80012ac:	080023ac 	.word	0x080023ac

080012b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d101      	bne.n	80012c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e056      	b.n	8001370 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2200      	movs	r2, #0
 80012c6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d106      	bne.n	80012e2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2200      	movs	r2, #0
 80012d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f000 f84b 	bl	8001378 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2202      	movs	r2, #2
 80012e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80012f8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	685a      	ldr	r2, [r3, #4]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	431a      	orrs	r2, r3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	68db      	ldr	r3, [r3, #12]
 8001308:	431a      	orrs	r2, r3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	691b      	ldr	r3, [r3, #16]
 800130e:	431a      	orrs	r2, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	695b      	ldr	r3, [r3, #20]
 8001314:	431a      	orrs	r2, r3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	699b      	ldr	r3, [r3, #24]
 800131a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800131e:	431a      	orrs	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	69db      	ldr	r3, [r3, #28]
 8001324:	431a      	orrs	r2, r3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a1b      	ldr	r3, [r3, #32]
 800132a:	ea42 0103 	orr.w	r1, r2, r3
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	430a      	orrs	r2, r1
 8001338:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	0c1b      	lsrs	r3, r3, #16
 8001340:	f003 0104 	and.w	r1, r3, #4
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	430a      	orrs	r2, r1
 800134e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	69da      	ldr	r2, [r3, #28]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800135e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2200      	movs	r2, #0
 8001364:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2201      	movs	r2, #1
 800136a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800136e:	2300      	movs	r3, #0
}
 8001370:	4618      	mov	r0, r3
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8001380:	bf00      	nop
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b08c      	sub	sp, #48	; 0x30
 8001390:	af00      	add	r7, sp, #0
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	607a      	str	r2, [r7, #4]
 8001398:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800139a:	2301      	movs	r3, #1
 800139c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800139e:	2300      	movs	r3, #0
 80013a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d101      	bne.n	80013b2 <HAL_SPI_TransmitReceive+0x26>
 80013ae:	2302      	movs	r3, #2
 80013b0:	e18a      	b.n	80016c8 <HAL_SPI_TransmitReceive+0x33c>
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	2201      	movs	r2, #1
 80013b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80013ba:	f7ff f8fb 	bl	80005b4 <HAL_GetTick>
 80013be:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80013c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80013d0:	887b      	ldrh	r3, [r7, #2]
 80013d2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80013d4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d00f      	beq.n	80013fc <HAL_SPI_TransmitReceive+0x70>
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80013e2:	d107      	bne.n	80013f4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d103      	bne.n	80013f4 <HAL_SPI_TransmitReceive+0x68>
 80013ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80013f0:	2b04      	cmp	r3, #4
 80013f2:	d003      	beq.n	80013fc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80013f4:	2302      	movs	r3, #2
 80013f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80013fa:	e15b      	b.n	80016b4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d005      	beq.n	800140e <HAL_SPI_TransmitReceive+0x82>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d002      	beq.n	800140e <HAL_SPI_TransmitReceive+0x82>
 8001408:	887b      	ldrh	r3, [r7, #2]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d103      	bne.n	8001416 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001414:	e14e      	b.n	80016b4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800141c:	b2db      	uxtb	r3, r3
 800141e:	2b04      	cmp	r3, #4
 8001420:	d003      	beq.n	800142a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	2205      	movs	r2, #5
 8001426:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	2200      	movs	r2, #0
 800142e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	887a      	ldrh	r2, [r7, #2]
 800143a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	887a      	ldrh	r2, [r7, #2]
 8001440:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	68ba      	ldr	r2, [r7, #8]
 8001446:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	887a      	ldrh	r2, [r7, #2]
 800144c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	887a      	ldrh	r2, [r7, #2]
 8001452:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	2200      	movs	r2, #0
 8001458:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	2200      	movs	r2, #0
 800145e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800146a:	2b40      	cmp	r3, #64	; 0x40
 800146c:	d007      	beq.n	800147e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800147c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001486:	d178      	bne.n	800157a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d002      	beq.n	8001496 <HAL_SPI_TransmitReceive+0x10a>
 8001490:	8b7b      	ldrh	r3, [r7, #26]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d166      	bne.n	8001564 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149a:	881a      	ldrh	r2, [r3, #0]
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	1c9a      	adds	r2, r3, #2
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80014b0:	b29b      	uxth	r3, r3
 80014b2:	3b01      	subs	r3, #1
 80014b4:	b29a      	uxth	r2, r3
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80014ba:	e053      	b.n	8001564 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d11b      	bne.n	8001502 <HAL_SPI_TransmitReceive+0x176>
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80014ce:	b29b      	uxth	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d016      	beq.n	8001502 <HAL_SPI_TransmitReceive+0x176>
 80014d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d113      	bne.n	8001502 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014de:	881a      	ldrh	r2, [r3, #0]
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	1c9a      	adds	r2, r3, #2
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	3b01      	subs	r3, #1
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80014fe:	2300      	movs	r3, #0
 8001500:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	f003 0301 	and.w	r3, r3, #1
 800150c:	2b01      	cmp	r3, #1
 800150e:	d119      	bne.n	8001544 <HAL_SPI_TransmitReceive+0x1b8>
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001514:	b29b      	uxth	r3, r3
 8001516:	2b00      	cmp	r3, #0
 8001518:	d014      	beq.n	8001544 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	68da      	ldr	r2, [r3, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001524:	b292      	uxth	r2, r2
 8001526:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800152c:	1c9a      	adds	r2, r3, #2
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001536:	b29b      	uxth	r3, r3
 8001538:	3b01      	subs	r3, #1
 800153a:	b29a      	uxth	r2, r3
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001540:	2301      	movs	r3, #1
 8001542:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001544:	f7ff f836 	bl	80005b4 <HAL_GetTick>
 8001548:	4602      	mov	r2, r0
 800154a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001550:	429a      	cmp	r2, r3
 8001552:	d807      	bhi.n	8001564 <HAL_SPI_TransmitReceive+0x1d8>
 8001554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800155a:	d003      	beq.n	8001564 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8001562:	e0a7      	b.n	80016b4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001568:	b29b      	uxth	r3, r3
 800156a:	2b00      	cmp	r3, #0
 800156c:	d1a6      	bne.n	80014bc <HAL_SPI_TransmitReceive+0x130>
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001572:	b29b      	uxth	r3, r3
 8001574:	2b00      	cmp	r3, #0
 8001576:	d1a1      	bne.n	80014bc <HAL_SPI_TransmitReceive+0x130>
 8001578:	e07c      	b.n	8001674 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d002      	beq.n	8001588 <HAL_SPI_TransmitReceive+0x1fc>
 8001582:	8b7b      	ldrh	r3, [r7, #26]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d16b      	bne.n	8001660 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	330c      	adds	r3, #12
 8001592:	7812      	ldrb	r2, [r2, #0]
 8001594:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159a:	1c5a      	adds	r2, r3, #1
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	3b01      	subs	r3, #1
 80015a8:	b29a      	uxth	r2, r3
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80015ae:	e057      	b.n	8001660 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d11c      	bne.n	80015f8 <HAL_SPI_TransmitReceive+0x26c>
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d017      	beq.n	80015f8 <HAL_SPI_TransmitReceive+0x26c>
 80015c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d114      	bne.n	80015f8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	330c      	adds	r3, #12
 80015d8:	7812      	ldrb	r2, [r2, #0]
 80015da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e0:	1c5a      	adds	r2, r3, #1
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	3b01      	subs	r3, #1
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80015f4:	2300      	movs	r3, #0
 80015f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	2b01      	cmp	r3, #1
 8001604:	d119      	bne.n	800163a <HAL_SPI_TransmitReceive+0x2ae>
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800160a:	b29b      	uxth	r3, r3
 800160c:	2b00      	cmp	r3, #0
 800160e:	d014      	beq.n	800163a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	68da      	ldr	r2, [r3, #12]
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800161a:	b2d2      	uxtb	r2, r2
 800161c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001622:	1c5a      	adds	r2, r3, #1
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800162c:	b29b      	uxth	r3, r3
 800162e:	3b01      	subs	r3, #1
 8001630:	b29a      	uxth	r2, r3
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001636:	2301      	movs	r3, #1
 8001638:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800163a:	f7fe ffbb 	bl	80005b4 <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001646:	429a      	cmp	r2, r3
 8001648:	d803      	bhi.n	8001652 <HAL_SPI_TransmitReceive+0x2c6>
 800164a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800164c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001650:	d102      	bne.n	8001658 <HAL_SPI_TransmitReceive+0x2cc>
 8001652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001654:	2b00      	cmp	r3, #0
 8001656:	d103      	bne.n	8001660 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800165e:	e029      	b.n	80016b4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001664:	b29b      	uxth	r3, r3
 8001666:	2b00      	cmp	r3, #0
 8001668:	d1a2      	bne.n	80015b0 <HAL_SPI_TransmitReceive+0x224>
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800166e:	b29b      	uxth	r3, r3
 8001670:	2b00      	cmp	r3, #0
 8001672:	d19d      	bne.n	80015b0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001676:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001678:	68f8      	ldr	r0, [r7, #12]
 800167a:	f000 f8a1 	bl	80017c0 <SPI_EndRxTxTransaction>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d006      	beq.n	8001692 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	2220      	movs	r2, #32
 800168e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8001690:	e010      	b.n	80016b4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d10b      	bne.n	80016b2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800169a:	2300      	movs	r3, #0
 800169c:	617b      	str	r3, [r7, #20]
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	617b      	str	r3, [r7, #20]
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	617b      	str	r3, [r7, #20]
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	e000      	b.n	80016b4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80016b2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	2201      	movs	r2, #1
 80016b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	2200      	movs	r2, #0
 80016c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80016c4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3730      	adds	r7, #48	; 0x30
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80016de:	b2db      	uxtb	r3, r3
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	60f8      	str	r0, [r7, #12]
 80016f4:	60b9      	str	r1, [r7, #8]
 80016f6:	603b      	str	r3, [r7, #0]
 80016f8:	4613      	mov	r3, r2
 80016fa:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80016fc:	e04c      	b.n	8001798 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001704:	d048      	beq.n	8001798 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001706:	f7fe ff55 	bl	80005b4 <HAL_GetTick>
 800170a:	4602      	mov	r2, r0
 800170c:	69bb      	ldr	r3, [r7, #24]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	683a      	ldr	r2, [r7, #0]
 8001712:	429a      	cmp	r2, r3
 8001714:	d902      	bls.n	800171c <SPI_WaitFlagStateUntilTimeout+0x30>
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d13d      	bne.n	8001798 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	685a      	ldr	r2, [r3, #4]
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800172a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001734:	d111      	bne.n	800175a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800173e:	d004      	beq.n	800174a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001748:	d107      	bne.n	800175a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001758:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800175e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001762:	d10f      	bne.n	8001784 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001782:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2201      	movs	r2, #1
 8001788:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	2200      	movs	r2, #0
 8001790:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001794:	2303      	movs	r3, #3
 8001796:	e00f      	b.n	80017b8 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	689a      	ldr	r2, [r3, #8]
 800179e:	68bb      	ldr	r3, [r7, #8]
 80017a0:	4013      	ands	r3, r2
 80017a2:	68ba      	ldr	r2, [r7, #8]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	bf0c      	ite	eq
 80017a8:	2301      	moveq	r3, #1
 80017aa:	2300      	movne	r3, #0
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	461a      	mov	r2, r3
 80017b0:	79fb      	ldrb	r3, [r7, #7]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d1a3      	bne.n	80016fe <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80017b6:	2300      	movs	r3, #0
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3710      	adds	r7, #16
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b088      	sub	sp, #32
 80017c4:	af02      	add	r7, sp, #8
 80017c6:	60f8      	str	r0, [r7, #12]
 80017c8:	60b9      	str	r1, [r7, #8]
 80017ca:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80017cc:	4b1b      	ldr	r3, [pc, #108]	; (800183c <SPI_EndRxTxTransaction+0x7c>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a1b      	ldr	r2, [pc, #108]	; (8001840 <SPI_EndRxTxTransaction+0x80>)
 80017d2:	fba2 2303 	umull	r2, r3, r2, r3
 80017d6:	0d5b      	lsrs	r3, r3, #21
 80017d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017dc:	fb02 f303 	mul.w	r3, r2, r3
 80017e0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80017ea:	d112      	bne.n	8001812 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	9300      	str	r3, [sp, #0]
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	2200      	movs	r2, #0
 80017f4:	2180      	movs	r1, #128	; 0x80
 80017f6:	68f8      	ldr	r0, [r7, #12]
 80017f8:	f7ff ff78 	bl	80016ec <SPI_WaitFlagStateUntilTimeout>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d016      	beq.n	8001830 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001806:	f043 0220 	orr.w	r2, r3, #32
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e00f      	b.n	8001832 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d00a      	beq.n	800182e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	3b01      	subs	r3, #1
 800181c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001828:	2b80      	cmp	r3, #128	; 0x80
 800182a:	d0f2      	beq.n	8001812 <SPI_EndRxTxTransaction+0x52>
 800182c:	e000      	b.n	8001830 <SPI_EndRxTxTransaction+0x70>
        break;
 800182e:	bf00      	nop
  }

  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	3718      	adds	r7, #24
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	20000010 	.word	0x20000010
 8001840:	165e9f81 	.word	0x165e9f81

08001844 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d101      	bne.n	8001856 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e03f      	b.n	80018d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800185c:	b2db      	uxtb	r3, r3
 800185e:	2b00      	cmp	r3, #0
 8001860:	d106      	bne.n	8001870 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2200      	movs	r2, #0
 8001866:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f000 f837 	bl	80018de <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2224      	movs	r2, #36	; 0x24
 8001874:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	68da      	ldr	r2, [r3, #12]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001886:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f000 f915 	bl	8001ab8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	691a      	ldr	r2, [r3, #16]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800189c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	695a      	ldr	r2, [r3, #20]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80018ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	68da      	ldr	r2, [r3, #12]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80018bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2220      	movs	r2, #32
 80018c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2220      	movs	r2, #32
 80018d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80018d4:	2300      	movs	r3, #0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80018de:	b480      	push	{r7}
 80018e0:	b083      	sub	sp, #12
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 80018e6:	bf00      	nop
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr

080018f2 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b088      	sub	sp, #32
 80018f6:	af02      	add	r7, sp, #8
 80018f8:	60f8      	str	r0, [r7, #12]
 80018fa:	60b9      	str	r1, [r7, #8]
 80018fc:	603b      	str	r3, [r7, #0]
 80018fe:	4613      	mov	r3, r2
 8001900:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001902:	2300      	movs	r3, #0
 8001904:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b20      	cmp	r3, #32
 8001910:	f040 8083 	bne.w	8001a1a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d002      	beq.n	8001920 <HAL_UART_Transmit+0x2e>
 800191a:	88fb      	ldrh	r3, [r7, #6]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d101      	bne.n	8001924 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	e07b      	b.n	8001a1c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800192a:	2b01      	cmp	r3, #1
 800192c:	d101      	bne.n	8001932 <HAL_UART_Transmit+0x40>
 800192e:	2302      	movs	r3, #2
 8001930:	e074      	b.n	8001a1c <HAL_UART_Transmit+0x12a>
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	2201      	movs	r2, #1
 8001936:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	2200      	movs	r2, #0
 800193e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	2221      	movs	r2, #33	; 0x21
 8001944:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001948:	f7fe fe34 	bl	80005b4 <HAL_GetTick>
 800194c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	88fa      	ldrh	r2, [r7, #6]
 8001952:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	88fa      	ldrh	r2, [r7, #6]
 8001958:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800195a:	e042      	b.n	80019e2 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001960:	b29b      	uxth	r3, r3
 8001962:	3b01      	subs	r3, #1
 8001964:	b29a      	uxth	r2, r3
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001972:	d122      	bne.n	80019ba <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	2200      	movs	r2, #0
 800197c:	2180      	movs	r1, #128	; 0x80
 800197e:	68f8      	ldr	r0, [r7, #12]
 8001980:	f000 f850 	bl	8001a24 <UART_WaitOnFlagUntilTimeout>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e046      	b.n	8001a1c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	881b      	ldrh	r3, [r3, #0]
 8001996:	461a      	mov	r2, r3
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80019a0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	691b      	ldr	r3, [r3, #16]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d103      	bne.n	80019b2 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	3302      	adds	r3, #2
 80019ae:	60bb      	str	r3, [r7, #8]
 80019b0:	e017      	b.n	80019e2 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	3301      	adds	r3, #1
 80019b6:	60bb      	str	r3, [r7, #8]
 80019b8:	e013      	b.n	80019e2 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	9300      	str	r3, [sp, #0]
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	2200      	movs	r2, #0
 80019c2:	2180      	movs	r1, #128	; 0x80
 80019c4:	68f8      	ldr	r0, [r7, #12]
 80019c6:	f000 f82d 	bl	8001a24 <UART_WaitOnFlagUntilTimeout>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80019d0:	2303      	movs	r3, #3
 80019d2:	e023      	b.n	8001a1c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	1c5a      	adds	r2, r3, #1
 80019d8:	60ba      	str	r2, [r7, #8]
 80019da:	781a      	ldrb	r2, [r3, #0]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d1b7      	bne.n	800195c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	2200      	movs	r2, #0
 80019f4:	2140      	movs	r1, #64	; 0x40
 80019f6:	68f8      	ldr	r0, [r7, #12]
 80019f8:	f000 f814 	bl	8001a24 <UART_WaitOnFlagUntilTimeout>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001a02:	2303      	movs	r3, #3
 8001a04:	e00a      	b.n	8001a1c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	2220      	movs	r2, #32
 8001a0a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2200      	movs	r2, #0
 8001a12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001a16:	2300      	movs	r3, #0
 8001a18:	e000      	b.n	8001a1c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001a1a:	2302      	movs	r3, #2
  }
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3718      	adds	r7, #24
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	603b      	str	r3, [r7, #0]
 8001a30:	4613      	mov	r3, r2
 8001a32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001a34:	e02c      	b.n	8001a90 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a3c:	d028      	beq.n	8001a90 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d007      	beq.n	8001a54 <UART_WaitOnFlagUntilTimeout+0x30>
 8001a44:	f7fe fdb6 	bl	80005b4 <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d21d      	bcs.n	8001a90 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	68da      	ldr	r2, [r3, #12]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001a62:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	695a      	ldr	r2, [r3, #20]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f022 0201 	bic.w	r2, r2, #1
 8001a72:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	2220      	movs	r2, #32
 8001a78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	2220      	movs	r2, #32
 8001a80:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2200      	movs	r2, #0
 8001a88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	e00f      	b.n	8001ab0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	68ba      	ldr	r2, [r7, #8]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	bf0c      	ite	eq
 8001aa0:	2301      	moveq	r3, #1
 8001aa2:	2300      	movne	r3, #0
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	79fb      	ldrb	r3, [r7, #7]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d0c3      	beq.n	8001a36 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3710      	adds	r7, #16
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ab8:	b5b0      	push	{r4, r5, r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	691b      	ldr	r3, [r3, #16]
 8001ac6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	68da      	ldr	r2, [r3, #12]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	430a      	orrs	r2, r1
 8001ad4:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	689a      	ldr	r2, [r3, #8]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	691b      	ldr	r3, [r3, #16]
 8001ade:	431a      	orrs	r2, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	695b      	ldr	r3, [r3, #20]
 8001ae4:	431a      	orrs	r2, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	69db      	ldr	r3, [r3, #28]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001af8:	f023 030c 	bic.w	r3, r3, #12
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	6812      	ldr	r2, [r2, #0]
 8001b00:	68f9      	ldr	r1, [r7, #12]
 8001b02:	430b      	orrs	r3, r1
 8001b04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	695b      	ldr	r3, [r3, #20]
 8001b0c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	699a      	ldr	r2, [r3, #24]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	69db      	ldr	r3, [r3, #28]
 8001b20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b24:	f040 80e4 	bne.w	8001cf0 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4aab      	ldr	r2, [pc, #684]	; (8001ddc <UART_SetConfig+0x324>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d004      	beq.n	8001b3c <UART_SetConfig+0x84>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4aaa      	ldr	r2, [pc, #680]	; (8001de0 <UART_SetConfig+0x328>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d16c      	bne.n	8001c16 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001b3c:	f7ff fba4 	bl	8001288 <HAL_RCC_GetPCLK2Freq>
 8001b40:	4602      	mov	r2, r0
 8001b42:	4613      	mov	r3, r2
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	4413      	add	r3, r2
 8001b48:	009a      	lsls	r2, r3, #2
 8001b4a:	441a      	add	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b56:	4aa3      	ldr	r2, [pc, #652]	; (8001de4 <UART_SetConfig+0x32c>)
 8001b58:	fba2 2303 	umull	r2, r3, r2, r3
 8001b5c:	095b      	lsrs	r3, r3, #5
 8001b5e:	011c      	lsls	r4, r3, #4
 8001b60:	f7ff fb92 	bl	8001288 <HAL_RCC_GetPCLK2Freq>
 8001b64:	4602      	mov	r2, r0
 8001b66:	4613      	mov	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4413      	add	r3, r2
 8001b6c:	009a      	lsls	r2, r3, #2
 8001b6e:	441a      	add	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	fbb2 f5f3 	udiv	r5, r2, r3
 8001b7a:	f7ff fb85 	bl	8001288 <HAL_RCC_GetPCLK2Freq>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	4613      	mov	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	009a      	lsls	r2, r3, #2
 8001b88:	441a      	add	r2, r3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b94:	4a93      	ldr	r2, [pc, #588]	; (8001de4 <UART_SetConfig+0x32c>)
 8001b96:	fba2 2303 	umull	r2, r3, r2, r3
 8001b9a:	095b      	lsrs	r3, r3, #5
 8001b9c:	2264      	movs	r2, #100	; 0x64
 8001b9e:	fb02 f303 	mul.w	r3, r2, r3
 8001ba2:	1aeb      	subs	r3, r5, r3
 8001ba4:	00db      	lsls	r3, r3, #3
 8001ba6:	3332      	adds	r3, #50	; 0x32
 8001ba8:	4a8e      	ldr	r2, [pc, #568]	; (8001de4 <UART_SetConfig+0x32c>)
 8001baa:	fba2 2303 	umull	r2, r3, r2, r3
 8001bae:	095b      	lsrs	r3, r3, #5
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001bb6:	441c      	add	r4, r3
 8001bb8:	f7ff fb66 	bl	8001288 <HAL_RCC_GetPCLK2Freq>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	4413      	add	r3, r2
 8001bc4:	009a      	lsls	r2, r3, #2
 8001bc6:	441a      	add	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	fbb2 f5f3 	udiv	r5, r2, r3
 8001bd2:	f7ff fb59 	bl	8001288 <HAL_RCC_GetPCLK2Freq>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	4613      	mov	r3, r2
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	4413      	add	r3, r2
 8001bde:	009a      	lsls	r2, r3, #2
 8001be0:	441a      	add	r2, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bec:	4a7d      	ldr	r2, [pc, #500]	; (8001de4 <UART_SetConfig+0x32c>)
 8001bee:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf2:	095b      	lsrs	r3, r3, #5
 8001bf4:	2264      	movs	r2, #100	; 0x64
 8001bf6:	fb02 f303 	mul.w	r3, r2, r3
 8001bfa:	1aeb      	subs	r3, r5, r3
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	3332      	adds	r3, #50	; 0x32
 8001c00:	4a78      	ldr	r2, [pc, #480]	; (8001de4 <UART_SetConfig+0x32c>)
 8001c02:	fba2 2303 	umull	r2, r3, r2, r3
 8001c06:	095b      	lsrs	r3, r3, #5
 8001c08:	f003 0207 	and.w	r2, r3, #7
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4422      	add	r2, r4
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	e154      	b.n	8001ec0 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001c16:	f7ff fb23 	bl	8001260 <HAL_RCC_GetPCLK1Freq>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	4413      	add	r3, r2
 8001c22:	009a      	lsls	r2, r3, #2
 8001c24:	441a      	add	r2, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c30:	4a6c      	ldr	r2, [pc, #432]	; (8001de4 <UART_SetConfig+0x32c>)
 8001c32:	fba2 2303 	umull	r2, r3, r2, r3
 8001c36:	095b      	lsrs	r3, r3, #5
 8001c38:	011c      	lsls	r4, r3, #4
 8001c3a:	f7ff fb11 	bl	8001260 <HAL_RCC_GetPCLK1Freq>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	4613      	mov	r3, r2
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	4413      	add	r3, r2
 8001c46:	009a      	lsls	r2, r3, #2
 8001c48:	441a      	add	r2, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	fbb2 f5f3 	udiv	r5, r2, r3
 8001c54:	f7ff fb04 	bl	8001260 <HAL_RCC_GetPCLK1Freq>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	4413      	add	r3, r2
 8001c60:	009a      	lsls	r2, r3, #2
 8001c62:	441a      	add	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c6e:	4a5d      	ldr	r2, [pc, #372]	; (8001de4 <UART_SetConfig+0x32c>)
 8001c70:	fba2 2303 	umull	r2, r3, r2, r3
 8001c74:	095b      	lsrs	r3, r3, #5
 8001c76:	2264      	movs	r2, #100	; 0x64
 8001c78:	fb02 f303 	mul.w	r3, r2, r3
 8001c7c:	1aeb      	subs	r3, r5, r3
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	3332      	adds	r3, #50	; 0x32
 8001c82:	4a58      	ldr	r2, [pc, #352]	; (8001de4 <UART_SetConfig+0x32c>)
 8001c84:	fba2 2303 	umull	r2, r3, r2, r3
 8001c88:	095b      	lsrs	r3, r3, #5
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001c90:	441c      	add	r4, r3
 8001c92:	f7ff fae5 	bl	8001260 <HAL_RCC_GetPCLK1Freq>
 8001c96:	4602      	mov	r2, r0
 8001c98:	4613      	mov	r3, r2
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	4413      	add	r3, r2
 8001c9e:	009a      	lsls	r2, r3, #2
 8001ca0:	441a      	add	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	fbb2 f5f3 	udiv	r5, r2, r3
 8001cac:	f7ff fad8 	bl	8001260 <HAL_RCC_GetPCLK1Freq>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	4613      	mov	r3, r2
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	4413      	add	r3, r2
 8001cb8:	009a      	lsls	r2, r3, #2
 8001cba:	441a      	add	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	005b      	lsls	r3, r3, #1
 8001cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc6:	4a47      	ldr	r2, [pc, #284]	; (8001de4 <UART_SetConfig+0x32c>)
 8001cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ccc:	095b      	lsrs	r3, r3, #5
 8001cce:	2264      	movs	r2, #100	; 0x64
 8001cd0:	fb02 f303 	mul.w	r3, r2, r3
 8001cd4:	1aeb      	subs	r3, r5, r3
 8001cd6:	00db      	lsls	r3, r3, #3
 8001cd8:	3332      	adds	r3, #50	; 0x32
 8001cda:	4a42      	ldr	r2, [pc, #264]	; (8001de4 <UART_SetConfig+0x32c>)
 8001cdc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce0:	095b      	lsrs	r3, r3, #5
 8001ce2:	f003 0207 	and.w	r2, r3, #7
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4422      	add	r2, r4
 8001cec:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8001cee:	e0e7      	b.n	8001ec0 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a39      	ldr	r2, [pc, #228]	; (8001ddc <UART_SetConfig+0x324>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d004      	beq.n	8001d04 <UART_SetConfig+0x24c>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a38      	ldr	r2, [pc, #224]	; (8001de0 <UART_SetConfig+0x328>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d171      	bne.n	8001de8 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001d04:	f7ff fac0 	bl	8001288 <HAL_RCC_GetPCLK2Freq>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	4413      	add	r3, r2
 8001d10:	009a      	lsls	r2, r3, #2
 8001d12:	441a      	add	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d1e:	4a31      	ldr	r2, [pc, #196]	; (8001de4 <UART_SetConfig+0x32c>)
 8001d20:	fba2 2303 	umull	r2, r3, r2, r3
 8001d24:	095b      	lsrs	r3, r3, #5
 8001d26:	011c      	lsls	r4, r3, #4
 8001d28:	f7ff faae 	bl	8001288 <HAL_RCC_GetPCLK2Freq>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	4613      	mov	r3, r2
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	4413      	add	r3, r2
 8001d34:	009a      	lsls	r2, r3, #2
 8001d36:	441a      	add	r2, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	fbb2 f5f3 	udiv	r5, r2, r3
 8001d42:	f7ff faa1 	bl	8001288 <HAL_RCC_GetPCLK2Freq>
 8001d46:	4602      	mov	r2, r0
 8001d48:	4613      	mov	r3, r2
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	4413      	add	r3, r2
 8001d4e:	009a      	lsls	r2, r3, #2
 8001d50:	441a      	add	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d5c:	4a21      	ldr	r2, [pc, #132]	; (8001de4 <UART_SetConfig+0x32c>)
 8001d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d62:	095b      	lsrs	r3, r3, #5
 8001d64:	2264      	movs	r2, #100	; 0x64
 8001d66:	fb02 f303 	mul.w	r3, r2, r3
 8001d6a:	1aeb      	subs	r3, r5, r3
 8001d6c:	011b      	lsls	r3, r3, #4
 8001d6e:	3332      	adds	r3, #50	; 0x32
 8001d70:	4a1c      	ldr	r2, [pc, #112]	; (8001de4 <UART_SetConfig+0x32c>)
 8001d72:	fba2 2303 	umull	r2, r3, r2, r3
 8001d76:	095b      	lsrs	r3, r3, #5
 8001d78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d7c:	441c      	add	r4, r3
 8001d7e:	f7ff fa83 	bl	8001288 <HAL_RCC_GetPCLK2Freq>
 8001d82:	4602      	mov	r2, r0
 8001d84:	4613      	mov	r3, r2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4413      	add	r3, r2
 8001d8a:	009a      	lsls	r2, r3, #2
 8001d8c:	441a      	add	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	fbb2 f5f3 	udiv	r5, r2, r3
 8001d98:	f7ff fa76 	bl	8001288 <HAL_RCC_GetPCLK2Freq>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	4613      	mov	r3, r2
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	4413      	add	r3, r2
 8001da4:	009a      	lsls	r2, r3, #2
 8001da6:	441a      	add	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db2:	4a0c      	ldr	r2, [pc, #48]	; (8001de4 <UART_SetConfig+0x32c>)
 8001db4:	fba2 2303 	umull	r2, r3, r2, r3
 8001db8:	095b      	lsrs	r3, r3, #5
 8001dba:	2264      	movs	r2, #100	; 0x64
 8001dbc:	fb02 f303 	mul.w	r3, r2, r3
 8001dc0:	1aeb      	subs	r3, r5, r3
 8001dc2:	011b      	lsls	r3, r3, #4
 8001dc4:	3332      	adds	r3, #50	; 0x32
 8001dc6:	4a07      	ldr	r2, [pc, #28]	; (8001de4 <UART_SetConfig+0x32c>)
 8001dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8001dcc:	095b      	lsrs	r3, r3, #5
 8001dce:	f003 020f 	and.w	r2, r3, #15
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4422      	add	r2, r4
 8001dd8:	609a      	str	r2, [r3, #8]
 8001dda:	e071      	b.n	8001ec0 <UART_SetConfig+0x408>
 8001ddc:	40011000 	.word	0x40011000
 8001de0:	40011400 	.word	0x40011400
 8001de4:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001de8:	f7ff fa3a 	bl	8001260 <HAL_RCC_GetPCLK1Freq>
 8001dec:	4602      	mov	r2, r0
 8001dee:	4613      	mov	r3, r2
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	4413      	add	r3, r2
 8001df4:	009a      	lsls	r2, r3, #2
 8001df6:	441a      	add	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e02:	4a31      	ldr	r2, [pc, #196]	; (8001ec8 <UART_SetConfig+0x410>)
 8001e04:	fba2 2303 	umull	r2, r3, r2, r3
 8001e08:	095b      	lsrs	r3, r3, #5
 8001e0a:	011c      	lsls	r4, r3, #4
 8001e0c:	f7ff fa28 	bl	8001260 <HAL_RCC_GetPCLK1Freq>
 8001e10:	4602      	mov	r2, r0
 8001e12:	4613      	mov	r3, r2
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	4413      	add	r3, r2
 8001e18:	009a      	lsls	r2, r3, #2
 8001e1a:	441a      	add	r2, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	fbb2 f5f3 	udiv	r5, r2, r3
 8001e26:	f7ff fa1b 	bl	8001260 <HAL_RCC_GetPCLK1Freq>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	4413      	add	r3, r2
 8001e32:	009a      	lsls	r2, r3, #2
 8001e34:	441a      	add	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e40:	4a21      	ldr	r2, [pc, #132]	; (8001ec8 <UART_SetConfig+0x410>)
 8001e42:	fba2 2303 	umull	r2, r3, r2, r3
 8001e46:	095b      	lsrs	r3, r3, #5
 8001e48:	2264      	movs	r2, #100	; 0x64
 8001e4a:	fb02 f303 	mul.w	r3, r2, r3
 8001e4e:	1aeb      	subs	r3, r5, r3
 8001e50:	011b      	lsls	r3, r3, #4
 8001e52:	3332      	adds	r3, #50	; 0x32
 8001e54:	4a1c      	ldr	r2, [pc, #112]	; (8001ec8 <UART_SetConfig+0x410>)
 8001e56:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5a:	095b      	lsrs	r3, r3, #5
 8001e5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e60:	441c      	add	r4, r3
 8001e62:	f7ff f9fd 	bl	8001260 <HAL_RCC_GetPCLK1Freq>
 8001e66:	4602      	mov	r2, r0
 8001e68:	4613      	mov	r3, r2
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	4413      	add	r3, r2
 8001e6e:	009a      	lsls	r2, r3, #2
 8001e70:	441a      	add	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	fbb2 f5f3 	udiv	r5, r2, r3
 8001e7c:	f7ff f9f0 	bl	8001260 <HAL_RCC_GetPCLK1Freq>
 8001e80:	4602      	mov	r2, r0
 8001e82:	4613      	mov	r3, r2
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	4413      	add	r3, r2
 8001e88:	009a      	lsls	r2, r3, #2
 8001e8a:	441a      	add	r2, r3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e96:	4a0c      	ldr	r2, [pc, #48]	; (8001ec8 <UART_SetConfig+0x410>)
 8001e98:	fba2 2303 	umull	r2, r3, r2, r3
 8001e9c:	095b      	lsrs	r3, r3, #5
 8001e9e:	2264      	movs	r2, #100	; 0x64
 8001ea0:	fb02 f303 	mul.w	r3, r2, r3
 8001ea4:	1aeb      	subs	r3, r5, r3
 8001ea6:	011b      	lsls	r3, r3, #4
 8001ea8:	3332      	adds	r3, #50	; 0x32
 8001eaa:	4a07      	ldr	r2, [pc, #28]	; (8001ec8 <UART_SetConfig+0x410>)
 8001eac:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb0:	095b      	lsrs	r3, r3, #5
 8001eb2:	f003 020f 	and.w	r2, r3, #15
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4422      	add	r2, r4
 8001ebc:	609a      	str	r2, [r3, #8]
}
 8001ebe:	e7ff      	b.n	8001ec0 <UART_SetConfig+0x408>
 8001ec0:	bf00      	nop
 8001ec2:	3710      	adds	r7, #16
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ec8:	51eb851f 	.word	0x51eb851f

08001ecc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af02      	add	r7, sp, #8
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001ed2:	f7fe fb09 	bl	80004e8 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8001ed6:	f000 f83b 	bl	8001f50 <SystemClock_Config>


	/* Initialize all configured peripherals */
	//GPIO_Init();
	SPI_Init(&hspi2);
 8001eda:	4818      	ldr	r0, [pc, #96]	; (8001f3c <main+0x70>)
 8001edc:	f000 f8a0 	bl	8002020 <SPI_Init>
	SPI2_Init();
 8001ee0:	f000 f92e 	bl	8002140 <SPI2_Init>
	USART2_UART_Init();
 8001ee4:	f000 f9c8 	bl	8002278 <USART2_UART_Init>

	char *msg = "\n\rPROGRAMA SPI\n\r";
 8001ee8:	4b15      	ldr	r3, [pc, #84]	; (8001f40 <main+0x74>)
 8001eea:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), 0xFFFF);
 8001eec:	6878      	ldr	r0, [r7, #4]
 8001eee:	f7fe f973 	bl	80001d8 <strlen>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	b29a      	uxth	r2, r3
 8001ef6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001efa:	6879      	ldr	r1, [r7, #4]
 8001efc:	4811      	ldr	r0, [pc, #68]	; (8001f44 <main+0x78>)
 8001efe:	f7ff fcf8 	bl	80018f2 <HAL_UART_Transmit>

	while (1) {
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
		HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) buffTX, (uint8_t*) buffRX, 10, 1000);
 8001f02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f06:	9300      	str	r3, [sp, #0]
 8001f08:	230a      	movs	r3, #10
 8001f0a:	4a0f      	ldr	r2, [pc, #60]	; (8001f48 <main+0x7c>)
 8001f0c:	490f      	ldr	r1, [pc, #60]	; (8001f4c <main+0x80>)
 8001f0e:	480b      	ldr	r0, [pc, #44]	; (8001f3c <main+0x70>)
 8001f10:	f7ff fa3c 	bl	800138c <HAL_SPI_TransmitReceive>
		while (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 8001f14:	bf00      	nop
 8001f16:	4809      	ldr	r0, [pc, #36]	; (8001f3c <main+0x70>)
 8001f18:	f7ff fbda 	bl	80016d0 <HAL_SPI_GetState>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d1f9      	bne.n	8001f16 <main+0x4a>
		}
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_UART_Transmit(&huart2, (uint8_t*) buffRX, strlen(buffRX), 1000);
 8001f22:	4809      	ldr	r0, [pc, #36]	; (8001f48 <main+0x7c>)
 8001f24:	f7fe f958 	bl	80001d8 <strlen>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f30:	4905      	ldr	r1, [pc, #20]	; (8001f48 <main+0x7c>)
 8001f32:	4804      	ldr	r0, [pc, #16]	; (8001f44 <main+0x78>)
 8001f34:	f7ff fcdd 	bl	80018f2 <HAL_UART_Transmit>
		HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) buffTX, (uint8_t*) buffRX, 10, 1000);
 8001f38:	e7e3      	b.n	8001f02 <main+0x36>
 8001f3a:	bf00      	nop
 8001f3c:	20000040 	.word	0x20000040
 8001f40:	08002388 	.word	0x08002388
 8001f44:	20000148 	.word	0x20000148
 8001f48:	20000034 	.word	0x20000034
 8001f4c:	20000008 	.word	0x20000008

08001f50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b094      	sub	sp, #80	; 0x50
 8001f54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f56:	f107 0320 	add.w	r3, r7, #32
 8001f5a:	2230      	movs	r2, #48	; 0x30
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f000 f9fe 	bl	8002360 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f64:	f107 030c 	add.w	r3, r7, #12
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	60da      	str	r2, [r3, #12]
 8001f72:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f74:	2300      	movs	r3, #0
 8001f76:	60bb      	str	r3, [r7, #8]
 8001f78:	4b23      	ldr	r3, [pc, #140]	; (8002008 <SystemClock_Config+0xb8>)
 8001f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7c:	4a22      	ldr	r2, [pc, #136]	; (8002008 <SystemClock_Config+0xb8>)
 8001f7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f82:	6413      	str	r3, [r2, #64]	; 0x40
 8001f84:	4b20      	ldr	r3, [pc, #128]	; (8002008 <SystemClock_Config+0xb8>)
 8001f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f8c:	60bb      	str	r3, [r7, #8]
 8001f8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f90:	2300      	movs	r3, #0
 8001f92:	607b      	str	r3, [r7, #4]
 8001f94:	4b1d      	ldr	r3, [pc, #116]	; (800200c <SystemClock_Config+0xbc>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001f9c:	4a1b      	ldr	r2, [pc, #108]	; (800200c <SystemClock_Config+0xbc>)
 8001f9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fa2:	6013      	str	r3, [r2, #0]
 8001fa4:	4b19      	ldr	r3, [pc, #100]	; (800200c <SystemClock_Config+0xbc>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001fac:	607b      	str	r3, [r7, #4]
 8001fae:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001fb8:	2310      	movs	r3, #16
 8001fba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fc0:	f107 0320 	add.w	r3, r7, #32
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7fe fd69 	bl	8000a9c <HAL_RCC_OscConfig>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001fd0:	f000 f81e 	bl	8002010 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fd4:	230f      	movs	r3, #15
 8001fd6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001fe8:	f107 030c 	add.w	r3, r7, #12
 8001fec:	2100      	movs	r1, #0
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7fe ff96 	bl	8000f20 <HAL_RCC_ClockConfig>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001ffa:	f000 f809 	bl	8002010 <Error_Handler>
  }
}
 8001ffe:	bf00      	nop
 8002000:	3750      	adds	r7, #80	; 0x50
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40023800 	.word	0x40023800
 800200c:	40007000 	.word	0x40007000

08002010 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
	...

08002020 <SPI_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi4;

void SPI_Init(SPI_HandleTypeDef* hspi)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b08a      	sub	sp, #40	; 0x28
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;

    /* Peripheral clock enable */
    __SPI1_CLK_ENABLE();
 8002028:	2300      	movs	r3, #0
 800202a:	613b      	str	r3, [r7, #16]
 800202c:	4b40      	ldr	r3, [pc, #256]	; (8002130 <SPI_Init+0x110>)
 800202e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002030:	4a3f      	ldr	r2, [pc, #252]	; (8002130 <SPI_Init+0x110>)
 8002032:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002036:	6453      	str	r3, [r2, #68]	; 0x44
 8002038:	4b3d      	ldr	r3, [pc, #244]	; (8002130 <SPI_Init+0x110>)
 800203a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002040:	613b      	str	r3, [r7, #16]
 8002042:	693b      	ldr	r3, [r7, #16]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002044:	2310      	movs	r3, #16
 8002046:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002048:	2300      	movs	r3, #0
 800204a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002050:	f107 0314 	add.w	r3, r7, #20
 8002054:	4619      	mov	r1, r3
 8002056:	4837      	ldr	r0, [pc, #220]	; (8002134 <SPI_Init+0x114>)
 8002058:	f7fe fb9e 	bl	8000798 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800205c:	23e0      	movs	r3, #224	; 0xe0
 800205e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002060:	2302      	movs	r3, #2
 8002062:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002064:	2300      	movs	r3, #0
 8002066:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8002068:	2303      	movs	r3, #3
 800206a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800206c:	2305      	movs	r3, #5
 800206e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002070:	f107 0314 	add.w	r3, r7, #20
 8002074:	4619      	mov	r1, r3
 8002076:	482f      	ldr	r0, [pc, #188]	; (8002134 <SPI_Init+0x114>)
 8002078:	f7fe fb8e 	bl	8000798 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __SPI2_CLK_ENABLE();
 800207c:	2300      	movs	r3, #0
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	4b2b      	ldr	r3, [pc, #172]	; (8002130 <SPI_Init+0x110>)
 8002082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002084:	4a2a      	ldr	r2, [pc, #168]	; (8002130 <SPI_Init+0x110>)
 8002086:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800208a:	6413      	str	r3, [r2, #64]	; 0x40
 800208c:	4b28      	ldr	r3, [pc, #160]	; (8002130 <SPI_Init+0x110>)
 800208e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002090:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002098:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800209c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800209e:	2300      	movs	r3, #0
 80020a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a2:	2300      	movs	r3, #0
 80020a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020a6:	f107 0314 	add.w	r3, r7, #20
 80020aa:	4619      	mov	r1, r3
 80020ac:	4822      	ldr	r0, [pc, #136]	; (8002138 <SPI_Init+0x118>)
 80020ae:	f7fe fb73 	bl	8000798 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80020b2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80020b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b8:	2302      	movs	r3, #2
 80020ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020bc:	2300      	movs	r3, #0
 80020be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80020c0:	2303      	movs	r3, #3
 80020c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020c4:	2305      	movs	r3, #5
 80020c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020c8:	f107 0314 	add.w	r3, r7, #20
 80020cc:	4619      	mov	r1, r3
 80020ce:	481a      	ldr	r0, [pc, #104]	; (8002138 <SPI_Init+0x118>)
 80020d0:	f7fe fb62 	bl	8000798 <HAL_GPIO_Init>


    /* Peripheral clock enable */
    __SPI4_CLK_ENABLE();
 80020d4:	2300      	movs	r3, #0
 80020d6:	60bb      	str	r3, [r7, #8]
 80020d8:	4b15      	ldr	r3, [pc, #84]	; (8002130 <SPI_Init+0x110>)
 80020da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020dc:	4a14      	ldr	r2, [pc, #80]	; (8002130 <SPI_Init+0x110>)
 80020de:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80020e2:	6453      	str	r3, [r2, #68]	; 0x44
 80020e4:	4b12      	ldr	r3, [pc, #72]	; (8002130 <SPI_Init+0x110>)
 80020e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80020ec:	60bb      	str	r3, [r7, #8]
 80020ee:	68bb      	ldr	r3, [r7, #8]
    PE2     ------> SPI4_SCK
    PE4     ------> SPI4_NSS
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80020f0:	2364      	movs	r3, #100	; 0x64
 80020f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f4:	2302      	movs	r3, #2
 80020f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f8:	2300      	movs	r3, #0
 80020fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80020fc:	2303      	movs	r3, #3
 80020fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002100:	2305      	movs	r3, #5
 8002102:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002104:	f107 0314 	add.w	r3, r7, #20
 8002108:	4619      	mov	r1, r3
 800210a:	480c      	ldr	r0, [pc, #48]	; (800213c <SPI_Init+0x11c>)
 800210c:	f7fe fb44 	bl	8000798 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002110:	2310      	movs	r3, #16
 8002112:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002114:	2300      	movs	r3, #0
 8002116:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002118:	2300      	movs	r3, #0
 800211a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800211c:	f107 0314 	add.w	r3, r7, #20
 8002120:	4619      	mov	r1, r3
 8002122:	4806      	ldr	r0, [pc, #24]	; (800213c <SPI_Init+0x11c>)
 8002124:	f7fe fb38 	bl	8000798 <HAL_GPIO_Init>


}
 8002128:	bf00      	nop
 800212a:	3728      	adds	r7, #40	; 0x28
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40023800 	.word	0x40023800
 8002134:	40020000 	.word	0x40020000
 8002138:	40020400 	.word	0x40020400
 800213c:	40021000 	.word	0x40021000

08002140 <SPI2_Init>:

}

/* SPI2 init function */
void SPI2_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8002144:	4b14      	ldr	r3, [pc, #80]	; (8002198 <SPI2_Init+0x58>)
 8002146:	4a15      	ldr	r2, [pc, #84]	; (800219c <SPI2_Init+0x5c>)
 8002148:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 800214a:	4b13      	ldr	r3, [pc, #76]	; (8002198 <SPI2_Init+0x58>)
 800214c:	2200      	movs	r2, #0
 800214e:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002150:	4b11      	ldr	r3, [pc, #68]	; (8002198 <SPI2_Init+0x58>)
 8002152:	2200      	movs	r2, #0
 8002154:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002156:	4b10      	ldr	r3, [pc, #64]	; (8002198 <SPI2_Init+0x58>)
 8002158:	2200      	movs	r2, #0
 800215a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800215c:	4b0e      	ldr	r3, [pc, #56]	; (8002198 <SPI2_Init+0x58>)
 800215e:	2200      	movs	r2, #0
 8002160:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002162:	4b0d      	ldr	r3, [pc, #52]	; (8002198 <SPI2_Init+0x58>)
 8002164:	2200      	movs	r2, #0
 8002166:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT; //SPI_NSS_HARD_INPUT
 8002168:	4b0b      	ldr	r3, [pc, #44]	; (8002198 <SPI2_Init+0x58>)
 800216a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800216e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002170:	4b09      	ldr	r3, [pc, #36]	; (8002198 <SPI2_Init+0x58>)
 8002172:	2238      	movs	r2, #56	; 0x38
 8002174:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002176:	4b08      	ldr	r3, [pc, #32]	; (8002198 <SPI2_Init+0x58>)
 8002178:	2200      	movs	r2, #0
 800217a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLED;
 800217c:	4b06      	ldr	r3, [pc, #24]	; (8002198 <SPI2_Init+0x58>)
 800217e:	2200      	movs	r2, #0
 8002180:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002182:	4b05      	ldr	r3, [pc, #20]	; (8002198 <SPI2_Init+0x58>)
 8002184:	2200      	movs	r2, #0
 8002186:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002188:	4b03      	ldr	r3, [pc, #12]	; (8002198 <SPI2_Init+0x58>)
 800218a:	220a      	movs	r2, #10
 800218c:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_SPI_Init(&hspi2);
 800218e:	4802      	ldr	r0, [pc, #8]	; (8002198 <SPI2_Init+0x58>)
 8002190:	f7ff f88e 	bl	80012b0 <HAL_SPI_Init>

}
 8002194:	bf00      	nop
 8002196:	bd80      	pop	{r7, pc}
 8002198:	20000040 	.word	0x20000040
 800219c:	40003800 	.word	0x40003800

080021a0 <HAL_MspInit>:
#include "main.h"
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0

}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021ae:	b480      	push	{r7}
 80021b0:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80021b2:	bf00      	nop
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021c0:	e7fe      	b.n	80021c0 <HardFault_Handler+0x4>

080021c2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021c2:	b480      	push	{r7}
 80021c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021c6:	e7fe      	b.n	80021c6 <MemManage_Handler+0x4>

080021c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021cc:	e7fe      	b.n	80021cc <BusFault_Handler+0x4>

080021ce <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021ce:	b480      	push	{r7}
 80021d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021d2:	e7fe      	b.n	80021d2 <UsageFault_Handler+0x4>

080021d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021d8:	bf00      	nop
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr

080021e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021e2:	b480      	push	{r7}
 80021e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021e6:	bf00      	nop
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021f4:	bf00      	nop
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr

080021fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021fe:	b580      	push	{r7, lr}
 8002200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002202:	f7fe f9c3 	bl	800058c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002206:	bf00      	nop
 8002208:	bd80      	pop	{r7, pc}
	...

0800220c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002210:	4b16      	ldr	r3, [pc, #88]	; (800226c <SystemInit+0x60>)
 8002212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002216:	4a15      	ldr	r2, [pc, #84]	; (800226c <SystemInit+0x60>)
 8002218:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800221c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002220:	4b13      	ldr	r3, [pc, #76]	; (8002270 <SystemInit+0x64>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a12      	ldr	r2, [pc, #72]	; (8002270 <SystemInit+0x64>)
 8002226:	f043 0301 	orr.w	r3, r3, #1
 800222a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800222c:	4b10      	ldr	r3, [pc, #64]	; (8002270 <SystemInit+0x64>)
 800222e:	2200      	movs	r2, #0
 8002230:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002232:	4b0f      	ldr	r3, [pc, #60]	; (8002270 <SystemInit+0x64>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a0e      	ldr	r2, [pc, #56]	; (8002270 <SystemInit+0x64>)
 8002238:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800223c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002240:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002242:	4b0b      	ldr	r3, [pc, #44]	; (8002270 <SystemInit+0x64>)
 8002244:	4a0b      	ldr	r2, [pc, #44]	; (8002274 <SystemInit+0x68>)
 8002246:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002248:	4b09      	ldr	r3, [pc, #36]	; (8002270 <SystemInit+0x64>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a08      	ldr	r2, [pc, #32]	; (8002270 <SystemInit+0x64>)
 800224e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002252:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002254:	4b06      	ldr	r3, [pc, #24]	; (8002270 <SystemInit+0x64>)
 8002256:	2200      	movs	r2, #0
 8002258:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800225a:	4b04      	ldr	r3, [pc, #16]	; (800226c <SystemInit+0x60>)
 800225c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002260:	609a      	str	r2, [r3, #8]
#endif
}
 8002262:	bf00      	nop
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	e000ed00 	.word	0xe000ed00
 8002270:	40023800 	.word	0x40023800
 8002274:	24003010 	.word	0x24003010

08002278 <USART2_UART_Init>:
  }
}

/* USART2 init function */
void USART2_UART_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800227c:	4b0f      	ldr	r3, [pc, #60]	; (80022bc <USART2_UART_Init+0x44>)
 800227e:	4a10      	ldr	r2, [pc, #64]	; (80022c0 <USART2_UART_Init+0x48>)
 8002280:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002282:	4b0e      	ldr	r3, [pc, #56]	; (80022bc <USART2_UART_Init+0x44>)
 8002284:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002288:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800228a:	4b0c      	ldr	r3, [pc, #48]	; (80022bc <USART2_UART_Init+0x44>)
 800228c:	2200      	movs	r2, #0
 800228e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002290:	4b0a      	ldr	r3, [pc, #40]	; (80022bc <USART2_UART_Init+0x44>)
 8002292:	2200      	movs	r2, #0
 8002294:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002296:	4b09      	ldr	r3, [pc, #36]	; (80022bc <USART2_UART_Init+0x44>)
 8002298:	2200      	movs	r2, #0
 800229a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800229c:	4b07      	ldr	r3, [pc, #28]	; (80022bc <USART2_UART_Init+0x44>)
 800229e:	220c      	movs	r2, #12
 80022a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 80022a2:	4b06      	ldr	r3, [pc, #24]	; (80022bc <USART2_UART_Init+0x44>)
 80022a4:	f44f 7240 	mov.w	r2, #768	; 0x300
 80022a8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022aa:	4b04      	ldr	r3, [pc, #16]	; (80022bc <USART2_UART_Init+0x44>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart2);
 80022b0:	4802      	ldr	r0, [pc, #8]	; (80022bc <USART2_UART_Init+0x44>)
 80022b2:	f7ff fac7 	bl	8001844 <HAL_UART_Init>
}
 80022b6:	bf00      	nop
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20000148 	.word	0x20000148
 80022c0:	40004400 	.word	0x40004400

080022c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80022c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022fc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80022c8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80022ca:	e003      	b.n	80022d4 <LoopCopyDataInit>

080022cc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80022cc:	4b0c      	ldr	r3, [pc, #48]	; (8002300 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80022ce:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80022d0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80022d2:	3104      	adds	r1, #4

080022d4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80022d4:	480b      	ldr	r0, [pc, #44]	; (8002304 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80022d6:	4b0c      	ldr	r3, [pc, #48]	; (8002308 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80022d8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80022da:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80022dc:	d3f6      	bcc.n	80022cc <CopyDataInit>
  ldr  r2, =_sbss
 80022de:	4a0b      	ldr	r2, [pc, #44]	; (800230c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80022e0:	e002      	b.n	80022e8 <LoopFillZerobss>

080022e2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80022e2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80022e4:	f842 3b04 	str.w	r3, [r2], #4

080022e8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80022e8:	4b09      	ldr	r3, [pc, #36]	; (8002310 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80022ea:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80022ec:	d3f9      	bcc.n	80022e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80022ee:	f7ff ff8d 	bl	800220c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022f2:	f000 f811 	bl	8002318 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022f6:	f7ff fde9 	bl	8001ecc <main>
  bx  lr    
 80022fa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80022fc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002300:	080023c4 	.word	0x080023c4
  ldr  r0, =_sdata
 8002304:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002308:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 800230c:	20000014 	.word	0x20000014
  ldr  r3, = _ebss
 8002310:	20000188 	.word	0x20000188

08002314 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002314:	e7fe      	b.n	8002314 <ADC_IRQHandler>
	...

08002318 <__libc_init_array>:
 8002318:	b570      	push	{r4, r5, r6, lr}
 800231a:	4e0d      	ldr	r6, [pc, #52]	; (8002350 <__libc_init_array+0x38>)
 800231c:	4c0d      	ldr	r4, [pc, #52]	; (8002354 <__libc_init_array+0x3c>)
 800231e:	1ba4      	subs	r4, r4, r6
 8002320:	10a4      	asrs	r4, r4, #2
 8002322:	2500      	movs	r5, #0
 8002324:	42a5      	cmp	r5, r4
 8002326:	d109      	bne.n	800233c <__libc_init_array+0x24>
 8002328:	4e0b      	ldr	r6, [pc, #44]	; (8002358 <__libc_init_array+0x40>)
 800232a:	4c0c      	ldr	r4, [pc, #48]	; (800235c <__libc_init_array+0x44>)
 800232c:	f000 f820 	bl	8002370 <_init>
 8002330:	1ba4      	subs	r4, r4, r6
 8002332:	10a4      	asrs	r4, r4, #2
 8002334:	2500      	movs	r5, #0
 8002336:	42a5      	cmp	r5, r4
 8002338:	d105      	bne.n	8002346 <__libc_init_array+0x2e>
 800233a:	bd70      	pop	{r4, r5, r6, pc}
 800233c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002340:	4798      	blx	r3
 8002342:	3501      	adds	r5, #1
 8002344:	e7ee      	b.n	8002324 <__libc_init_array+0xc>
 8002346:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800234a:	4798      	blx	r3
 800234c:	3501      	adds	r5, #1
 800234e:	e7f2      	b.n	8002336 <__libc_init_array+0x1e>
 8002350:	080023bc 	.word	0x080023bc
 8002354:	080023bc 	.word	0x080023bc
 8002358:	080023bc 	.word	0x080023bc
 800235c:	080023c0 	.word	0x080023c0

08002360 <memset>:
 8002360:	4402      	add	r2, r0
 8002362:	4603      	mov	r3, r0
 8002364:	4293      	cmp	r3, r2
 8002366:	d100      	bne.n	800236a <memset+0xa>
 8002368:	4770      	bx	lr
 800236a:	f803 1b01 	strb.w	r1, [r3], #1
 800236e:	e7f9      	b.n	8002364 <memset+0x4>

08002370 <_init>:
 8002370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002372:	bf00      	nop
 8002374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002376:	bc08      	pop	{r3}
 8002378:	469e      	mov	lr, r3
 800237a:	4770      	bx	lr

0800237c <_fini>:
 800237c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800237e:	bf00      	nop
 8002380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002382:	bc08      	pop	{r3}
 8002384:	469e      	mov	lr, r3
 8002386:	4770      	bx	lr
