# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RAM.srcs/sources_1/ip/RAM/sim/RAM.v" \
"../../../../RAM.srcs/sources_1/new/RAM_control.v" \
"../../../../RAM.srcs/sim_1/new/RAM_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
