# TCL File Generated by Component Editor 12.1
# Fri Jan 25 16:26:16 PST 2013
# DO NOT MODIFY


# 
# entropic_ip_top "entropic_ip_top" v1.0
# null 2013.01.25.16:26:16
# 
# 

# 
# request TCL package from ACDS 12.1
# 
package require -exact qsys 12.1


# 
# module entropic_ip_top
# 
set_module_property NAME entropic_ip_top
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property DISPLAY_NAME entropic_ip_top
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL entropic_ip_top
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file entropic_ip_top.v VERILOG PATH entropic_ip/entropic_ip_top.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock_sink
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true

add_interface_port reset reset reset Input 1


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true

add_interface_port clock_sink clk166 clk Input 1


# 
# connection point conduit_end
# 
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock clock_sink
set_interface_property conduit_end associatedReset reset
set_interface_property conduit_end ENABLED true

add_interface_port conduit_end data_36_valid export Input 1
add_interface_port conduit_end data_36 export Input 36
add_interface_port conduit_end fpga_dip_id export Input 4


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock clock_sink
set_interface_property avalon_master associatedReset reset
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true

add_interface_port avalon_master avl_addr address Output 32
add_interface_port avalon_master avl_size burstcount Output 3
add_interface_port avalon_master avl_be byteenable Output 16
add_interface_port avalon_master avl_ready waitrequest_n Input 1
add_interface_port avalon_master avl_wdata writedata Output 128
add_interface_port avalon_master avl_write_req write Output 1


# 
# connection point avalon_master_1
# 
add_interface avalon_master_1 avalon start
set_interface_property avalon_master_1 addressUnits SYMBOLS
set_interface_property avalon_master_1 associatedClock clock_sink
set_interface_property avalon_master_1 associatedReset reset
set_interface_property avalon_master_1 bitsPerSymbol 8
set_interface_property avalon_master_1 burstOnBurstBoundariesOnly false
set_interface_property avalon_master_1 burstcountUnits WORDS
set_interface_property avalon_master_1 doStreamReads false
set_interface_property avalon_master_1 doStreamWrites false
set_interface_property avalon_master_1 holdTime 0
set_interface_property avalon_master_1 linewrapBursts false
set_interface_property avalon_master_1 maximumPendingReadTransactions 0
set_interface_property avalon_master_1 readLatency 0
set_interface_property avalon_master_1 readWaitTime 1
set_interface_property avalon_master_1 setupTime 0
set_interface_property avalon_master_1 timingUnits Cycles
set_interface_property avalon_master_1 writeWaitTime 0
set_interface_property avalon_master_1 ENABLED true

add_interface_port avalon_master_1 avl_read_addr address Output 32
add_interface_port avalon_master_1 avl_read_rdata readdata Input 128
add_interface_port avalon_master_1 avl_read_be byteenable Output 16
add_interface_port avalon_master_1 avl_read_read_req read Output 1
add_interface_port avalon_master_1 avl_read_ready waitrequest_n Input 1


# 
# connection point avalon_streaming_source
# 
add_interface avalon_streaming_source avalon_streaming start
set_interface_property avalon_streaming_source associatedClock clock_sink
set_interface_property avalon_streaming_source associatedReset reset
set_interface_property avalon_streaming_source dataBitsPerSymbol 8
set_interface_property avalon_streaming_source errorDescriptor ""
set_interface_property avalon_streaming_source firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source maxChannel 0
set_interface_property avalon_streaming_source readyLatency 0
set_interface_property avalon_streaming_source ENABLED true

add_interface_port avalon_streaming_source avl_str_sop startofpacket Output 1
add_interface_port avalon_streaming_source avl_str_eop endofpacket Output 1
add_interface_port avalon_streaming_source avl_str_data data Output 32
add_interface_port avalon_streaming_source avl_str_data_valid valid Output 1
add_interface_port avalon_streaming_source avl_str_empty empty Output 2
add_interface_port avalon_streaming_source avl_str_ready ready Input 1
add_interface_port avalon_streaming_source avl_str_error error Output 1


# 
# connection point avalon_streaming_sink
# 
add_interface avalon_streaming_sink avalon_streaming end
set_interface_property avalon_streaming_sink associatedClock clock_sink
set_interface_property avalon_streaming_sink associatedReset reset
set_interface_property avalon_streaming_sink dataBitsPerSymbol 8
set_interface_property avalon_streaming_sink errorDescriptor ""
set_interface_property avalon_streaming_sink firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink maxChannel 0
set_interface_property avalon_streaming_sink readyLatency 0
set_interface_property avalon_streaming_sink ENABLED true

add_interface_port avalon_streaming_sink avl_sink_sop startofpacket Input 1
add_interface_port avalon_streaming_sink avl_sink_eop endofpacket Input 1
add_interface_port avalon_streaming_sink avl_sink_data data Input 32
add_interface_port avalon_streaming_sink avl_sink_data_valid valid Input 1
add_interface_port avalon_streaming_sink avl_sink_empty empty Input 2
add_interface_port avalon_streaming_sink avl_sink_ready ready Output 1
add_interface_port avalon_streaming_sink avl_sink_error error Input 6

