================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2016.4
  Build 1733598 on Wed Dec 14 22:59:20 MST 2016
  Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Thu May 04 21:45:21 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float'

# ****************************************************************************
# 32x32 Matrix
# ****************************************************************************

INFO: [HLS 200-10] Opening project '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float'.
INFO: [HLS 200-10] Adding design file 'minver.h' to the project
INFO: [HLS 200-10] Adding design file 'minver.c' to the project
INFO: [HLS 200-10] Adding design file 'minver_lib.c' to the project
INFO: [HLS 200-10] Adding test bench file 'minver_test.c' to the project
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../minver_test.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Thu May 04 21:45:22 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/708081493927122319806
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../minver_lib.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Thu May 04 21:45:23 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/708621493927123409084
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../minver.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Thu May 04 21:45:25 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/csim/build'
../../../../minver.c:133:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.
../../../../minver.c:133:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/709161493927125173847
INFO: [APCC 202-1] APCC is done.
   Generating csim.exe
Test Passes:
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'minver_lib.c' ... 
INFO: [HLS 200-10] Analyzing design file 'minver.c' ... 
WARNING: [HLS 200-40] minver.c:133:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.
WARNING: [HLS 200-40] 
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'RAM_1P_BRAM' cannot be applied: Variable 'minver_a' is not declared in 'minver_hwa'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 328.273 ; gain = 12.586 ; free physical = 1281 ; free virtual = 15850
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 328.273 ; gain = 12.586 ; free physical = 1279 ; free virtual = 15849
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 328.305 ; gain = 12.617 ; free physical = 1278 ; free virtual = 15848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'minver_fabs' into 'minver_hwa' (minver.c:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 328.305 ; gain = 12.617 ; free physical = 1278 ; free virtual = 15848
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.4' (minver.c:93) in function 'minver_hwa' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (minver.c:116) in function 'minver_hwa' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.4.1' (minver.c:98) in function 'minver_hwa' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' (minver.c:122) in function 'minver_hwa' completely.
INFO: [XFORM 203-602] Inlining function 'minver_fabs' into 'minver_hwa' (minver.c:61) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:59:33) to (minver.c:59:26) in function 'minver_hwa'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:68:5) to (minver.c:70:5) in function 'minver_hwa'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 1255 ; free virtual = 15825
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (minver.c:56:9) in function 'minver_hwa' : 
WARNING: [XFORM 203-542] more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (minver.c:109:9) in function 'minver_hwa' : 
WARNING: [XFORM 203-542] the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 1255 ; free virtual = 15825
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'minver_hwa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'minver_hwa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', minver.c:83) on array 'a' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 4, Depth: 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (minver.c:90) of variable 'tmp_13', minver.c:90 on array 'a' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 20.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (minver.c:99) of variable 'tmp_23_30', minver.c:99 on array 'a' and 'load' operation ('a_load_100', minver.c:99) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (minver.c:99) of variable 'tmp_23_30', minver.c:99 on array 'a' and 'load' operation ('a_load_100', minver.c:99) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (minver.c:99) of variable 'tmp_23_30', minver.c:99 on array 'a' and 'load' operation ('a_load_100', minver.c:99) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (minver.c:99) of variable 'tmp_23_30', minver.c:99 on array 'a' and 'load' operation ('a_load_100', minver.c:99) on array 'a'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_74', minver.c:99) on array 'a' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 98, Depth: 100.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('icmp' operation ('tmp_8')) in the first II cycles (II = 1).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'a_load', minver.c:123 on array 'a' and 'load' operation ('a_load', minver.c:123) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'a_load', minver.c:123 on array 'a' and 'load' operation ('a_load', minver.c:123) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'a_load', minver.c:123 on array 'a' and 'load' operation ('a_load', minver.c:123) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'a_load_25', minver.c:123 on array 'a' and 'load' operation ('a_load', minver.c:123) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'a_load_30', minver.c:123 on array 'a' and 'load' operation ('a_load', minver.c:123) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'a_load_33', minver.c:123 on array 'a' and 'load' operation ('a_load', minver.c:123) on array 'a'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 94, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'a_load_34', minver.c:123 on array 'a' and 'load' operation ('a_load', minver.c:123) on array 'a'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_3', minver.c:124) on array 'a' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 97, Depth: 98.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.62 seconds; current allocated memory: 77.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 80.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'minver_hwa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'minver_hwa/a' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'minver_hwa' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fsub_32ns_32ns_32_5_full_dsp' to 'minver_hwa_fsub_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fmul_32ns_32ns_32_4_max_dsp' to 'minver_hwa_fmul_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fdiv_32ns_32ns_32_16' to 'minver_hwa_fdiv_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fpext_32ns_64_1' to 'minver_hwa_fpext_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fcmp_32ns_32ns_1_1' to 'minver_hwa_fcmp_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_dcmp_64ns_64ns_1_1' to 'minver_hwa_dcmp_6g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_dcmp_6g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fcmp_3fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fdiv_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fpext_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fsub_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'minver_hwa'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 87.861 MB.
INFO: [RTMG 210-278] Implementing memory 'minver_hwa_work_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 462.723 ; gain = 147.035 ; free physical = 1210 ; free virtual = 15792
INFO: [SYSC 207-301] Generating SystemC RTL for minver_hwa.
INFO: [VHDL 208-304] Generating VHDL RTL for minver_hwa.
INFO: [VLOG 209-307] Generating Verilog RTL for minver_hwa.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fdiv_14_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fsub_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_dcmp_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_dcmp_0_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_dcmp_0_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May  4 21:45:58 2017...
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_2b_32x32'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../minver_test.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Thu May 04 21:46:30 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_2b_32x32/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/711661493927190319832
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../minver_lib.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Thu May 04 21:46:31 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_2b_32x32/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/712201493927191380165
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../minver.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Thu May 04 21:46:33 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_2b_32x32/csim/build'
../../../../minver.c:133:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.
../../../../minver.c:133:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/712741493927193218855
INFO: [APCC 202-1] APCC is done.
   Generating csim.exe
Test Passes:
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'minver_lib.c' ... 
INFO: [HLS 200-10] Analyzing design file 'minver.c' ... 
WARNING: [HLS 200-40] minver.c:133:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.
WARNING: [HLS 200-40] 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 462.723 ; gain = 147.035 ; free physical = 1050 ; free virtual = 15777
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 462.723 ; gain = 147.035 ; free physical = 1048 ; free virtual = 15776
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 462.723 ; gain = 147.035 ; free physical = 1048 ; free virtual = 15776
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'minver_fabs' into 'minver_hwa' (minver.c:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 462.723 ; gain = 147.035 ; free physical = 1048 ; free virtual = 15776
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.4' (minver.c:93) in function 'minver_hwa' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (minver.c:116) in function 'minver_hwa' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.4.1' (minver.c:98) in function 'minver_hwa' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' (minver.c:122) in function 'minver_hwa' completely.
INFO: [XFORM 203-101] Partitioning array 'a' (minver.c:35) in dimension 2 with a block factor 2.
INFO: [XFORM 203-602] Inlining function 'minver_fabs' into 'minver_hwa' (minver.c:61) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:59:33) to (minver.c:59:26) in function 'minver_hwa'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:80:35) to (minver.c:83:9) in function 'minver_hwa'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:88:33) to (minver.c:90:2) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:96:9) to (minver.c:97:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:68:5) to (minver.c:70:5) in function 'minver_hwa'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:118:7) to (minver.c:124:9) in function 'minver_hwa'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:123:9) to (minver.c:124:9) in function 'minver_hwa'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 462.723 ; gain = 147.035 ; free physical = 1033 ; free virtual = 15762
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (minver.c:56:9) in function 'minver_hwa' : 
WARNING: [XFORM 203-542] more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (minver.c:109:9) in function 'minver_hwa' : 
WARNING: [XFORM 203-542] the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 462.723 ; gain = 147.035 ; free physical = 1033 ; free virtual = 15763
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'minver_hwa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'minver_hwa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_6', minver.c:83) on array 'a_0' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 4, Depth: 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.3'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 16, offset = 1)
   between 'store' operation (minver.c:90) of variable 'tmp_13', minver.c:90 on array 'a_0' and 'load' operation ('a_0_load_5', minver.c:90) on array 'a_0'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 20.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 16, offset = 1)
   between 'store' operation (minver.c:101) of variable 'tmp_19', minver.c:101 on array 'a_0' and 'load' operation ('a_0_load_8', minver.c:96) on array 'a_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (minver.c:99) of variable 'tmp_23_14', minver.c:99 on array 'a_0' and 'load' operation ('a_0_load_44', minver.c:99) on array 'a_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (minver.c:99) of variable 'tmp_23_14', minver.c:99 on array 'a_0' and 'load' operation ('a_0_load_44', minver.c:99) on array 'a_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (minver.c:99) of variable 'tmp_23_14', minver.c:99 on array 'a_0' and 'load' operation ('a_0_load_44', minver.c:99) on array 'a_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_18', minver.c:99) on array 'a_0' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 50, Depth: 52.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('icmp' operation ('tmp_8')) in the first II cycles (II = 1).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 16, offset = 1)
   between 'store' operation (minver.c:124) of variable 'w_4_10_phi', minver.c:123 on array 'a_0' and 'load' operation ('a_0_load_2', minver.c:123) on array 'a_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 16, offset = 1)
   between 'store' operation (minver.c:124) of variable 'w_4_15_phi', minver.c:123 on array 'a_0' and 'load' operation ('a_0_load_2', minver.c:123) on array 'a_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 16, offset = 1)
   between 'store' operation (minver.c:124) of variable 'w_4_20_phi', minver.c:123 on array 'a_0' and 'load' operation ('a_0_load_2', minver.c:123) on array 'a_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation (minver.c:125) of variable 'w_4_22_phi', minver.c:123 on array 'a_0' and 'load' operation ('a_0_load_3', minver.c:124) on array 'a_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1)
   between 'store' operation (minver.c:125) of variable 'w_4_27_phi', minver.c:123 on array 'a_0' and 'load' operation ('a_0_load_3', minver.c:124) on array 'a_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'store' operation (minver.c:125) of variable 'w_4_30_phi', minver.c:123 on array 'a_0' and 'load' operation ('a_0_load_3', minver.c:124) on array 'a_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 94, distance = 1, offset = 1)
   between 'store' operation (minver.c:125) of variable 'w_4_31_phi', minver.c:123 on array 'a_0' and 'load' operation ('a_0_load_3', minver.c:124) on array 'a_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_2', minver.c:123) on array 'a_0' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 97, Depth: 98.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.58 seconds; current allocated memory: 125.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_26', minver.c:99) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 128.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'minver_hwa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'minver_hwa/a_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minver_hwa/a_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'minver_hwa' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fsub_32ns_32ns_32_5_full_dsp' to 'minver_hwa_fsub_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fmul_32ns_32ns_32_4_max_dsp' to 'minver_hwa_fmul_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fdiv_32ns_32ns_32_16' to 'minver_hwa_fdiv_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fpext_32ns_64_1' to 'minver_hwa_fpext_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fcmp_32ns_32ns_1_1' to 'minver_hwa_fcmp_3lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_dcmp_64ns_64ns_1_1' to 'minver_hwa_dcmp_6mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_dcmp_6mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fcmp_3lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fdiv_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fmul_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fpext_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fsub_3hbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'minver_hwa'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 134.672 MB.
INFO: [RTMG 210-278] Implementing memory 'minver_hwa_work_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 526.723 ; gain = 211.035 ; free physical = 968 ; free virtual = 15716
INFO: [SYSC 207-301] Generating SystemC RTL for minver_hwa.
INFO: [VHDL 208-304] Generating VHDL RTL for minver_hwa.
INFO: [VLOG 209-307] Generating Verilog RTL for minver_hwa.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fdiv_14_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fsub_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_dcmp_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_dcmp_0_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_dcmp_0_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May  4 21:47:04 2017...
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_4b_32x32'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../minver_test.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Thu May 04 21:47:37 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_4b_32x32/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/715271493927257256436
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../minver_lib.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Thu May 04 21:47:38 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_4b_32x32/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/715811493927258260579
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../minver.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Thu May 04 21:47:39 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_4b_32x32/csim/build'
../../../../minver.c:133:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.
../../../../minver.c:133:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/716351493927259989593
INFO: [APCC 202-1] APCC is done.
   Generating csim.exe
Test Passes:
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'minver_lib.c' ... 
INFO: [HLS 200-10] Analyzing design file 'minver.c' ... 
WARNING: [HLS 200-40] minver.c:133:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.
WARNING: [HLS 200-40] 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 526.723 ; gain = 211.035 ; free physical = 815 ; free virtual = 15709
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 526.723 ; gain = 211.035 ; free physical = 814 ; free virtual = 15709
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 526.723 ; gain = 211.035 ; free physical = 814 ; free virtual = 15709
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'minver_fabs' into 'minver_hwa' (minver.c:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 526.723 ; gain = 211.035 ; free physical = 814 ; free virtual = 15709
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.4' (minver.c:93) in function 'minver_hwa' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (minver.c:116) in function 'minver_hwa' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.4.1' (minver.c:98) in function 'minver_hwa' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' (minver.c:122) in function 'minver_hwa' completely.
INFO: [XFORM 203-101] Partitioning array 'a' (minver.c:35) in dimension 2 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'minver_fabs' into 'minver_hwa' (minver.c:61) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:59:33) to (minver.c:59:26) in function 'minver_hwa'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (minver.c:68:5) to (minver.c:70:5) in function 'minver_hwa'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 526.723 ; gain = 211.035 ; free physical = 814 ; free virtual = 15710
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (minver.c:56:9) in function 'minver_hwa' : 
WARNING: [XFORM 203-542] more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (minver.c:109:9) in function 'minver_hwa' : 
WARNING: [XFORM 203-542] the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.4[32 x [8 x float]]P.i32.i64.i64' into aesl_mux_load.4[32 x.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 526.723 ; gain = 211.035 ; free physical = 813 ; free virtual = 15709
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'minver_hwa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'aesl_mux_load_4_32_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'aesl_mux_load_4_32_x'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.6 seconds; current allocated memory: 182.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'minver_hwa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (minver.c:83) of variable 'tmp_76', minver.c:80 on array 'a_0' and 'call' operation ('w', minver.c:80) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (minver.c:83) of variable 'tmp_76', minver.c:80 on array 'a_0' and 'call' operation ('w', minver.c:80) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (minver.c:83) of variable 'tmp_76', minver.c:80 on array 'a_0' and 'call' operation ('w', minver.c:80) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (minver.c:83) of variable 'tmp_76', minver.c:80 on array 'a_0' and 'call' operation ('w', minver.c:80) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation (minver.c:84) of variable 'w', minver.c:80 on array 'a_0' and 'call' operation ('w', minver.c:80) to 'aesl_mux_load_4_32_x'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 6, Depth: 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.3'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (minver.c:90) of variable 'tmp_12', minver.c:90 on array 'a_0' and 'call' operation ('tmp_80', minver.c:88) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (minver.c:90) of variable 'tmp_12', minver.c:90 on array 'a_0' and 'call' operation ('tmp_80', minver.c:88) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (minver.c:90) of variable 'tmp_12', minver.c:90 on array 'a_0' and 'call' operation ('tmp_80', minver.c:88) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (minver.c:90) of variable 'tmp_12', minver.c:90 on array 'a_0' and 'call' operation ('tmp_80', minver.c:88) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation (minver.c:90) of variable 'tmp_12', minver.c:90 on array 'a_0' and 'call' operation ('tmp_80', minver.c:88) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between 'store' operation (minver.c:90) of variable 'tmp_12', minver.c:90 on array 'a_0' and 'call' operation ('tmp_80', minver.c:88) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1)
   between 'store' operation (minver.c:90) of variable 'tmp_12', minver.c:90 on array 'a_0' and 'call' operation ('tmp_80', minver.c:88) to 'aesl_mux_load_4_32_x'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 17, Depth: 18.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.4'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('a_0_load_14', minver.c:99) on array 'a_0' and 'call' operation ('w', minver.c:56) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'load' operation ('a_0_load_14', minver.c:99) on array 'a_0' and 'call' operation ('w', minver.c:56) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'load' operation ('a_0_load_14', minver.c:99) on array 'a_0' and 'call' operation ('w', minver.c:56) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (minver.c:101) of variable 'tmp_18', minver.c:101 on array 'a_0' and 'call' operation ('w', minver.c:56) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_10', minver.c:99) on array 'a_0' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 27, Depth: 28.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
WARNING: [SCHED 204-64] Unable to schedule the loop exit test ('icmp' operation ('tmp_8')) in the first II cycles (II = 1).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'tmp_71', minver.c:114 on array 'a_0' and 'call' operation ('tmp_70', minver.c:129) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'tmp_71', minver.c:114 on array 'a_0' and 'call' operation ('tmp_70', minver.c:129) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'tmp_71', minver.c:114 on array 'a_0' and 'call' operation ('tmp_70', minver.c:129) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'tmp_117', minver.c:129 on array 'a_0' and 'call' operation ('tmp_70', minver.c:129) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'tmp_125', minver.c:129 on array 'a_0' and 'call' operation ('tmp_70', minver.c:129) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'tmp_129', minver.c:129 on array 'a_0' and 'call' operation ('tmp_70', minver.c:129) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 122, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'tmp_131', minver.c:129 on array 'a_0' and 'call' operation ('tmp_70', minver.c:129) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 126, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'tmp_132', minver.c:129 on array 'a_0' and 'call' operation ('tmp_70', minver.c:129) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 128, distance = 1, offset = 1)
   between 'store' operation (minver.c:124) of variable 'tmp_132', minver.c:129 on array 'a_0' and 'call' operation ('tmp_70', minver.c:129) to 'aesl_mux_load_4_32_x'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 129, distance = 1, offset = 1)
   between 'store' operation (minver.c:125) of variable 'tmp_133', minver.c:129 on array 'a_0' and 'call' operation ('tmp_70', minver.c:129) to 'aesl_mux_load_4_32_x'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 130, Depth: 132.
WARNING: [SCHED 204-21] Estimated clock period (11.8ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('tmp_80', minver.c:88) to 'aesl_mux_load_4_32_x' (5.45 ns)
	'fdiv' operation ('tmp_12', minver.c:90) (6.3 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.06 seconds; current allocated memory: 190.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 194.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_4_32_x' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_32_x/empty_9_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_32_x/empty_9_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_32_x/empty_10_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_32_x/empty_10_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_32_x/empty_11_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_32_x/empty_11_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_32_x/empty_12_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'aesl_mux_load_4_32_x/empty_12_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_4_32_x'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 194.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'minver_hwa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'minver_hwa/a_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minver_hwa/a_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minver_hwa/a_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'minver_hwa/a_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'minver_hwa' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fsub_32ns_32ns_32_5_full_dsp' to 'minver_hwa_fsub_3ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fmul_32ns_32ns_32_4_max_dsp' to 'minver_hwa_fmul_3ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fdiv_32ns_32ns_32_16' to 'minver_hwa_fdiv_3pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fpext_32ns_64_1' to 'minver_hwa_fpext_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_fcmp_32ns_32ns_1_1' to 'minver_hwa_fcmp_3rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'minver_hwa_dcmp_64ns_64ns_1_1' to 'minver_hwa_dcmp_6sc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_dcmp_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fcmp_3rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fdiv_3pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fmul_3ocq': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fpext_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'minver_hwa_fsub_3ncg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'minver_hwa'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 201.177 MB.
INFO: [RTMG 210-278] Implementing memory 'minver_hwa_work_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:37 ; elapsed = 00:02:41 . Memory (MB): peak = 654.723 ; gain = 339.035 ; free physical = 695 ; free virtual = 15619
INFO: [SYSC 207-301] Generating SystemC RTL for minver_hwa.
INFO: [VHDL 208-304] Generating VHDL RTL for minver_hwa.
INFO: [VLOG 209-307] Generating Verilog RTL for minver_hwa.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fdiv_14_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fsub_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_dcmp_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_dcmp_0_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_dcmp_0_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'minver_hwa_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'minver_hwa_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'minver_hwa_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May  4 21:48:17 2017...
INFO: [HLS 200-112] Total elapsed time: 208.62 seconds; peak allocated memory: 201.177 MB.
