Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Nov 14 16:03:22 2025

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}

Inferred clocks commands :
-------------------------------------------------------
create_generated_clock -name {sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} -master_clock {sys_clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 40.101010 80.202020} [get_pins {u_pll_0/u_gpll.CLKOUT1}] -add
create_generated_clock -name {sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} -master_clock {sys_clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 -6.632997 -13.265993} [get_pins {u_pll_0/u_gpll.CLKOUT0}] -add
create_generated_clock -name {sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} -master_clock {sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} -source [get_pins {u_pll_0/u_gpll.CLKOUT0}] -edges {1 2 3} -edge_shift {0.000000 -2.693603 -5.387205} [get_pins {u_pll_1/u_gpll.CLKOUT0}] -add


IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME           | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tmds_clk_n         | output            | R17     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_clk_p         | output            | R16     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_n[0]     | output            | T15     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_n[1]     | output            | K15     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_n[2]     | output            | R15     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_p[0]     | output            | T14     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_p[1]     | output            | J14     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_p[2]     | output            | P14     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| sys_clk            | input             | P3      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| CLKOUT0             | u_pll_0/u_gpll      | clkbufg_0         | ntclkbufg_0     | 89         
| CLKOUT0             | u_pll_1/u_gpll      | clkbufg_1         | ntclkbufg_1     | 16         
| CLKOUT1             | u_pll_0/u_gpll      | clkbufg_2         | ntclkbufg_2     | 14         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------------------------------------------------+
| Net_Name                           | Rst_Source_Inst                         | Fanout     
+--------------------------------------------------------------------------------------------+
| N6                                 | N6                                      | 14         
| sync_vg/N0_rnmt                    | sync_vg/N0                              | 13         
| sync_vg/h_count[11:0]_or           | sync_vg/h_count[11:0]_or_inv            | 12         
| sync_vg/x_act[11:0]_or             | sync_vg/x_act[11:0]_or_inv              | 8          
| _$$_GND_$$_                        | _$$_GND_$$_                             | 10         
| u_dvi_transmitter/reset            | u_dvi_transmitter/reset_syn/reset_2     | 24         
| u_dvi_transmitter/reset_syn/N0     | u_dvi_transmitter/reset_syn/N0          | 2          
+--------------------------------------------------------------------------------------------+


CE Signal:
+----------------------------------------------------+
| Net_Name        | CE_Source_Inst     | Fanout     
+----------------------------------------------------+
| sync_vg/N82     | sync_vg/N82_4      | 11         
+----------------------------------------------------+


Other High Fanout Signal:
+---------------------------------------------------------------------------------------------------------------+
| Net_Name                                     | Driver                                           | Fanout     
+---------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                  | clkbufg_0                                        | 89         
| u_dvi_transmitter/encoder_b/de_reg           | u_dvi_transmitter/encoder_b/de_reg               | 43         
| u_dvi_transmitter/reset                      | u_dvi_transmitter/reset_syn/reset_2              | 24         
| _N1479                                       | N47_12                                           | 23         
| _N1477                                       | N47_10                                           | 23         
| _N1478                                       | N47_11                                           | 22         
| ntclkbufg_1                                  | clkbufg_1                                        | 16         
| u_dvi_transmitter/encoder_b/n0q_m [3]        | u_dvi_transmitter/encoder_b/n0q_m[3]             | 14         
| u_dvi_transmitter/encoder_r/n0q_m [3]        | u_dvi_transmitter/encoder_r/n0q_m[3]             | 14         
| ntclkbufg_2                                  | clkbufg_2                                        | 14         
| sync_vg/N0_rnmt                              | sync_vg/N0                                       | 14         
| N6                                           | N6                                               | 14         
| u_dvi_transmitter/encoder_b/n1q_m [3]        | u_dvi_transmitter/encoder_b/n1q_m[3]             | 13         
| u_dvi_transmitter/encoder_r/n1q_m [3]        | u_dvi_transmitter/encoder_r/n1q_m[3]             | 13         
| u_dvi_transmitter/encoder_g/n0q_m [3]        | u_dvi_transmitter/encoder_g/n0q_m[3]             | 13         
| u_dvi_transmitter/encoder_g/n1q_m [3]        | u_dvi_transmitter/encoder_g/n1q_m[3]             | 13         
| sync_vg/h_count[11:0]_or                     | sync_vg/h_count[11:0]_or_inv                     | 12         
| u_dvi_transmitter/encoder_g/cnt [4]          | u_dvi_transmitter/encoder_g/cnt[4]               | 12         
| sync_vg/N82                                  | sync_vg/N82_4                                    | 11         
| sync_vg/h_count [6]                          | sync_vg/h_count[6]                               | 11         
| sync_vg/h_count [7]                          | sync_vg/h_count[7]                               | 10         
| u_dvi_transmitter/encoder_b/cnt [4]          | u_dvi_transmitter/encoder_b/cnt[4]               | 10         
| u_dvi_transmitter/encoder_r/cnt [4]          | u_dvi_transmitter/encoder_r/cnt[4]               | 10         
| sync_vg/x_act[11:0]_or                       | sync_vg/x_act[11:0]_or_inv                       | 8          
| sync_vg/h_count [8]                          | sync_vg/h_count[8]                               | 8          
| sync_vg/h_count [9]                          | sync_vg/h_count[9]                               | 7          
| sync_vg/h_count [10]                         | sync_vg/h_count[10]                              | 7          
| sync_vg/h_count [11]                         | sync_vg/h_count[11]                              | 7          
| sync_vg/v_count [0]                          | sync_vg/v_count[0]                               | 7          
| act_x[8]                                     | sync_vg/x_act[8]                                 | 7          
| act_x[7]                                     | sync_vg/x_act[7]                                 | 7          
| act_x[6]                                     | sync_vg/x_act[6]                                 | 7          
| act_x[5]                                     | sync_vg/x_act[5]                                 | 6          
| u_dvi_transmitter/encoder_r/N171             | u_dvi_transmitter/encoder_r/N171_4               | 6          
| sync_vg/v_count [1]                          | sync_vg/v_count[1]                               | 6          
| act_x[9]                                     | sync_vg/x_act[9]                                 | 6          
| act_x[10]                                    | sync_vg/x_act[10]                                | 5          
| act_x[11]                                    | sync_vg/x_act[11]                                | 5          
| sync_vg/h_count [5]                          | sync_vg/h_count[5]                               | 5          
| sync_vg/v_count [2]                          | sync_vg/v_count[2]                               | 5          
| sync_vg/h_count [4]                          | sync_vg/h_count[4]                               | 5          
| sync_vg/v_count [4]                          | sync_vg/v_count[4]                               | 5          
| u_dvi_transmitter/encoder_r/cnt [3]          | u_dvi_transmitter/encoder_r/cnt[3]               | 5          
| sync_vg/N91_inv                              | sync_vg/N91_inv                                  | 5          
| sync_vg/v_count [5]                          | sync_vg/v_count[5]                               | 5          
| sync_vg/v_count [6]                          | sync_vg/v_count[6]                               | 5          
| sync_vg/v_count [10]                         | sync_vg/v_count[10]                              | 5          
| sync_vg/v_count [3]                          | sync_vg/v_count[3]                               | 5          
| u_dvi_transmitter/blue_10bit [0]             | u_dvi_transmitter/encoder_b/dout[0]              | 5          
| u_dvi_transmitter/green_10bit [0]            | u_dvi_transmitter/encoder_g/dout[0]              | 5          
| u_dvi_transmitter/red_10bit [0]              | u_dvi_transmitter/encoder_r/dout[0]              | 5          
| u_dvi_transmitter/encoder_b/N171             | u_dvi_transmitter/encoder_b/N171_4               | 5          
| u_dvi_transmitter/encoder_b/cnt [3]          | u_dvi_transmitter/encoder_b/cnt[3]               | 5          
| u_dvi_transmitter/encoder_g/cnt [3]          | u_dvi_transmitter/encoder_g/cnt[3]               | 5          
| sync_vg/h_count [0]                          | sync_vg/h_count[0]                               | 5          
| sync_vg/h_count [1]                          | sync_vg/h_count[1]                               | 4          
| sync_vg/h_count [2]                          | sync_vg/h_count[2]                               | 4          
| sync_vg/h_count [3]                          | sync_vg/h_count[3]                               | 4          
| u_dvi_transmitter/encoder_b/cnt [1]          | u_dvi_transmitter/encoder_b/cnt[1]               | 4          
| act_x[4]                                     | sync_vg/x_act[4]                                 | 4          
| de                                           | sync_vg/de_out                                   | 4          
| u_dvi_transmitter/encoder_r/cnt [2]          | u_dvi_transmitter/encoder_r/cnt[2]               | 4          
| u_dvi_transmitter/encoder_b/c0_reg           | u_dvi_transmitter/encoder_b/c0_reg               | 4          
| u_dvi_transmitter/encoder_g/N201             | u_dvi_transmitter/encoder_g/N171_3               | 4          
| rstn_1ms[0]                                  | rstn_1ms[0]                                      | 4          
| sync_vg/v_count [7]                          | sync_vg/v_count[7]                               | 4          
| sync_vg/v_count [8]                          | sync_vg/v_count[8]                               | 4          
| sync_vg/v_count [9]                          | sync_vg/v_count[9]                               | 4          
| u_dvi_transmitter/encoder_g/cnt [2]          | u_dvi_transmitter/encoder_g/cnt[2]               | 4          
| u_dvi_transmitter/encoder_g/cnt [1]          | u_dvi_transmitter/encoder_g/cnt[1]               | 4          
| u_dvi_transmitter/encoder_r/cnt [1]          | u_dvi_transmitter/encoder_r/cnt[1]               | 4          
| u_dvi_transmitter/encoder_b/cnt [2]          | u_dvi_transmitter/encoder_b/cnt[2]               | 4          
| rstn_1ms[9]                                  | rstn_1ms[9]                                      | 3          
| u_dvi_transmitter/blue_10bit [2]             | u_dvi_transmitter/encoder_b/dout[2]              | 3          
| u_dvi_transmitter/green_10bit [2]            | u_dvi_transmitter/encoder_g/dout[2]              | 3          
| u_dvi_transmitter/red_10bit [2]              | u_dvi_transmitter/encoder_r/dout[2]              | 3          
| rstn_1ms[8]                                  | rstn_1ms[8]                                      | 3          
| pattern_vg/N23                               | pattern_vg/N23_mux5                              | 3          
| rstn_1ms[4]                                  | rstn_1ms[4]                                      | 3          
| rstn_1ms[1]                                  | rstn_1ms[1]                                      | 3          
| rstn_1ms[10]                                 | rstn_1ms[10]                                     | 3          
| pix_clk                                      | u_pll_0/u_gpll                                   | 2          
| u_dvi_transmitter/encoder_b/din_q [0]        | u_dvi_transmitter/encoder_b/din_q[0]             | 2          
| u_dvi_transmitter/encoder_b/nb4 [3]          | u_dvi_transmitter/encoder_b/N222_7[3]            | 2          
| pattern_vg/N9                                | pattern_vg/N2_mux3_2                             | 2          
| u_dvi_transmitter/encoder_g/din_q [0]        | u_dvi_transmitter/encoder_g/din_q[0]             | 2          
| u_dvi_transmitter/encoder_b/nb15 [3]         | u_dvi_transmitter/encoder_b/N222_12_sum3_1_3     | 2          
| u_dvi_transmitter/encoder_g/nb3 [3]          | u_dvi_transmitter/encoder_g/N222_5[3]            | 2          
| vs                                           | sync_vg/vs_out                                   | 2          
| u_dvi_transmitter/encoder_g/nb14 [3]         | u_dvi_transmitter/encoder_g/N222_7_sum3_1        | 2          
| u_dvi_transmitter/encoder_b/nb15 [4]         | u_dvi_transmitter/encoder_b/N222_12_sum4_1_3     | 2          
| u_dvi_transmitter/encoder_g/nb14 [4]         | u_dvi_transmitter/encoder_g/N222_7_sum4_6        | 2          
| u_dvi_transmitter/encoder_g/_N1408_1_inv     | u_dvi_transmitter/encoder_g/N222_12_maj1_3       | 2          
| rstn_1ms[13]                                 | rstn_1ms[13]                                     | 2          
| rstn_1ms[12]                                 | rstn_1ms[12]                                     | 2          
| rstn_1ms[11]                                 | rstn_1ms[11]                                     | 2          
| rstn_1ms[7]                                  | rstn_1ms[7]                                      | 2          
| lock2                                        | u_pll_1/u_gpll                                   | 2          
| lock1                                        | u_pll_0/u_gpll                                   | 2          
| u_dvi_transmitter/encoder_r/din_q [0]        | u_dvi_transmitter/encoder_r/din_q[0]             | 2          
+---------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 95       | 35600         | 1                  
| LUT                   | 157      | 17800         | 1                  
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 0        | 55            | 0                  
| IO                    | 9        | 150           | 6                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 3        | 32            | 10                 
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 2        | 3             | 67                 
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.05 sec.


Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                
+----------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/09_hdmi_colorbar/project/synthesize/hdmi_test_syn.adf     
| Output     | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/09_hdmi_colorbar/project/device_map/hdmi_test_map.adf     
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/09_hdmi_colorbar/project/device_map/hdmi_test_dmr.prt     
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/09_hdmi_colorbar/project/device_map/hdmi_test.dmr         
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/09_hdmi_colorbar/project/device_map/dmr.db                
+----------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 297 MB
Total CPU time to dev_map completion : 0h:0m:6s
Process Total CPU time to dev_map completion : 0h:0m:6s
Total real time to dev_map completion : 0h:0m:8s
