
*** Running vivado
    with args -log fir.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fir.tcl -notrace
Command: synth_design -top fir -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10340 
WARNING: [Synth 8-2507] parameter declaration becomes local in fir with formal parameter declaration list [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in fir with formal parameter declaration list [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:120]
WARNING: [Synth 8-2507] parameter declaration becomes local in fir with formal parameter declaration list [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in fir with formal parameter declaration list [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:233]
WARNING: [Synth 8-2507] parameter declaration becomes local in fir with formal parameter declaration list [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:234]
WARNING: [Synth 8-2507] parameter declaration becomes local in fir with formal parameter declaration list [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:334]
WARNING: [Synth 8-2507] parameter declaration becomes local in fir with formal parameter declaration list [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:335]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 994.762 ; gain = 238.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fir' [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:3]
	Parameter pADDR_WIDTH bound to: 12 - type: integer 
	Parameter pDATA_WIDTH bound to: 32 - type: integer 
	Parameter Tape_Num bound to: 11 - type: integer 
	Parameter Data_Num bound to: 600 - type: integer 
	Parameter AP_IDLE bound to: 3'b100 
	Parameter AP_START bound to: 3'b001 
	Parameter AP_DONE bound to: 3'b010 
	Parameter SS_IDLE bound to: 2'b01 
	Parameter SS_DONE bound to: 2'b10 
	Parameter SM_IDLE bound to: 2'b01 
	Parameter SM_DONE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:350]
WARNING: [Synth 8-6014] Unused sequential element m_reg was removed.  [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:445]
WARNING: [Synth 8-6014] Unused sequential element x_val_reg was removed.  [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:449]
WARNING: [Synth 8-6014] Unused sequential element h_val_reg was removed.  [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:450]
WARNING: [Synth 8-5788] Register wvalid_reg_reg in module fir is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:414]
INFO: [Synth 8-6155] done synthesizing module 'fir' (1#1) [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:3]
WARNING: [Synth 8-3917] design fir has port tap_EN driven by constant 1
WARNING: [Synth 8-3917] design fir has port data_A[11] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[10] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[9] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[8] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[7] driven by constant 0
WARNING: [Synth 8-3331] design fir has unconnected port sm_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1046.336 ; gain = 290.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1046.336 ; gain = 290.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1046.336 ; gain = 290.488
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1046.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1167.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1167.633 ; gain = 411.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1167.633 ; gain = 411.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1167.633 ; gain = 411.785
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'wready_reg_reg' into 'awready_reg_reg' [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'sm_tlast_reg_reg' [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:354]
WARNING: [Synth 8-327] inferring latch for variable 'sm_ns_reg' [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:355]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1167.633 ; gain = 411.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 26    
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 47    
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	   3 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 26    
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 47    
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	   3 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v:451]
DSP Report: Generating DSP y_acc1, operation Mode is: A*B.
DSP Report: operator y_acc1 is absorbed into DSP y_acc1.
DSP Report: operator y_acc1 is absorbed into DSP y_acc1.
DSP Report: Generating DSP y_acc1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_acc1 is absorbed into DSP y_acc1.
DSP Report: operator y_acc1 is absorbed into DSP y_acc1.
DSP Report: Generating DSP y_acc1, operation Mode is: A*B.
DSP Report: operator y_acc1 is absorbed into DSP y_acc1.
DSP Report: operator y_acc1 is absorbed into DSP y_acc1.
DSP Report: Generating DSP y_acc1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator y_acc1 is absorbed into DSP y_acc1.
DSP Report: operator y_acc1 is absorbed into DSP y_acc1.
WARNING: [Synth 8-3917] design fir has port ss_tready driven by constant 1
WARNING: [Synth 8-3917] design fir has port tap_EN driven by constant 1
WARNING: [Synth 8-3917] design fir has port tap_A[1] driven by constant 0
WARNING: [Synth 8-3917] design fir has port tap_A[0] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[11] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[10] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[9] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[8] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[7] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[6] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[1] driven by constant 0
WARNING: [Synth 8-3917] design fir has port data_A[0] driven by constant 0
WARNING: [Synth 8-3331] design fir has unconnected port sm_tready
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sm_ns_reg[2] )
WARNING: [Synth 8-3332] Sequential element (sm_ns_reg[2]) is unused and will be removed from module fir.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1167.633 ; gain = 411.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1192.973 ; gain = 437.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1266.359 ; gain = 510.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1267.395 ; gain = 511.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1267.395 ; gain = 511.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1267.395 ; gain = 511.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1267.395 ; gain = 511.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1267.395 ; gain = 511.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1267.395 ; gain = 511.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1267.395 ; gain = 511.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    15|
|3     |DSP48E1 |     3|
|4     |LUT1    |     1|
|5     |LUT2    |    28|
|6     |LUT3    |   403|
|7     |LUT4    |   174|
|8     |LUT5    |   288|
|9     |LUT6    |   254|
|10    |MUXF7   |    64|
|11    |FDCE    |   874|
|12    |FDPE    |     7|
|13    |FDRE    |     1|
|14    |LD      |     3|
|15    |IBUF    |   160|
|16    |OBUF    |   169|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2445|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1267.395 ; gain = 511.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1267.395 ; gain = 390.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1267.395 ; gain = 511.547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1267.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'fir' is not ideal for floorplanning, since the cellview 'fir' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1267.395 ; gain = 830.961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.395 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.runs/synth_1/fir.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_utilization_synth.rpt -pb fir_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 09:58:27 2025...
