// Seed: 3793023767
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input wand id_2,
    input wor id_3,
    output tri id_4,
    input uwire id_5,
    output supply0 id_6,
    input wand id_7,
    input supply1 id_8,
    input tri1 id_9,
    input uwire id_10,
    input wand id_11,
    input tri1 id_12,
    input wor id_13,
    input uwire id_14,
    output supply1 id_15,
    output tri id_16,
    input supply0 id_17,
    input supply1 id_18,
    output supply0 id_19,
    input tri1 id_20,
    input supply1 id_21,
    input tri1 id_22,
    input uwire id_23
);
  id_25(
      id_17
  );
  wire id_26, id_27;
  assign id_4 = 1;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input tri id_2,
    output wand id_3,
    input tri0 id_4,
    output wand id_5,
    output tri1 id_6,
    output wor id_7,
    output uwire id_8,
    output tri0 id_9,
    output tri id_10,
    input wor id_11
    , id_17,
    input supply1 id_12,
    input uwire id_13,
    input tri1 id_14,
    output wire id_15
);
  id_18(
      id_13 * 1, 1, id_1, 1
  ); module_0(
      id_15,
      id_2,
      id_4,
      id_2,
      id_8,
      id_13,
      id_6,
      id_13,
      id_11,
      id_2,
      id_2,
      id_4,
      id_14,
      id_12,
      id_4,
      id_8,
      id_3,
      id_2,
      id_11,
      id_9,
      id_13,
      id_4,
      id_11,
      id_12
  );
endmodule
