{"title":"VPMOVQW/VPMOVSQW/VPMOVUSQW â€” Down Convert QWord to Word","fields":[{"name":"Instruction Modes","value":"`VPMOVQW xmm1/m32 {k1}{z}, xmm2`\n`VPMOVSQW xmm1/m32 {k1}{z}, xmm2`\n`VPMOVUSQW xmm1/m32 {k1}{z}, xmm2`\n`VPMOVQW xmm1/m64 {k1}{z}, ymm2`\n`VPMOVSQW xmm1/m64 {k1}{z}, ymm2`\n`VPMOVUSQW xmm1/m64 {k1}{z}, ymm2`\n`VPMOVQW xmm1/m128 {k1}{z}, zmm2`\n`VPMOVSQW xmm1/m128 {k1}{z}, zmm2`\n`VPMOVUSQW xmm1/m128 {k1}{z}, zmm2`"},{"name":"Description","value":"VPMOVQW down converts 64-bit integer elements in the source operand (the second operand) into packed words using truncation. VPMOVSQW converts signed 64-bit integers into packed signed words using signed saturation. VPMOVUSQW convert unsigned quad-word values into unsigned word values using unsigned saturation."},{"name":"\u200b","value":"The source operand is a ZMM/YMM/XMM register. The destination operand is a XMM register or a 128/64/32-bit memory location."},{"name":"\u200b","value":"Down-converted word elements are written to the destination operand (the first operand) from the least-significant word. Word elements of the destination operand are updated according to the writemask. Bits (MAXVL-1:128/64/32) of the register destination are zeroed."},{"name":"\u200b","value":"EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD."},{"name":"CPUID Flags","value":"AVX512VL AVX512F"}],"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}