# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exercise_03.srcs/sources_1/new/sequence_detector.vhd" \
"../../../../exercise_03.srcs/sim_1/new/sequence_detector_test.vhd" \

# Do not sort compile order
nosort
