{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1523330288447 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1523330288447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1523330288550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1523330288551 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE4Gen2x8If128 EP4SGX230KF40C2 " "Selected device EP4SGX230KF40C2 for design \"DE4Gen2x8If128\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523330288964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523330289045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523330289045 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523330290789 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523330293439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523330293439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523330293439 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Device EP4SGX530KH40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1523330293439 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1523330293439 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 171887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1523330293530 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1523330293530 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1523330293539 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1523330298183 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "17 " "Following 17 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[0\] PCIE_TX_OUT\[0\](n) " "Pin \"PCIE_TX_OUT\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[0\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[0] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[0\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171889 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[1\] PCIE_TX_OUT\[1\](n) " "Pin \"PCIE_TX_OUT\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[1\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[1] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[1\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171891 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[2\] PCIE_TX_OUT\[2\](n) " "Pin \"PCIE_TX_OUT\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[2\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[2] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[2\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171893 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[3\] PCIE_TX_OUT\[3\](n) " "Pin \"PCIE_TX_OUT\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[3\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[3] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[3\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1176 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171895 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[4\] PCIE_TX_OUT\[4\](n) " "Pin \"PCIE_TX_OUT\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[4\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[4] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[4\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171897 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[5\] PCIE_TX_OUT\[5\](n) " "Pin \"PCIE_TX_OUT\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[5\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[5] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[5\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1178 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171899 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[6\] PCIE_TX_OUT\[6\](n) " "Pin \"PCIE_TX_OUT\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[6\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[6] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[6\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1179 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171901 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[7\] PCIE_TX_OUT\[7\](n) " "Pin \"PCIE_TX_OUT\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[7\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[7] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[7\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1180 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171903 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[0\] PCIE_RX_IN\[0\](n) " "Pin \"PCIE_RX_IN\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[0\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[0] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[0\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1165 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171905 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[1\] PCIE_RX_IN\[1\](n) " "Pin \"PCIE_RX_IN\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[1\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[1] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[1\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1166 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171906 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[2\] PCIE_RX_IN\[2\](n) " "Pin \"PCIE_RX_IN\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[2\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[2] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[2\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1167 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171907 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[3\] PCIE_RX_IN\[3\](n) " "Pin \"PCIE_RX_IN\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[3\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[3] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[3\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171908 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[4\] PCIE_RX_IN\[4\](n) " "Pin \"PCIE_RX_IN\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[4\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[4] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[4\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1169 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171909 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[5\] PCIE_RX_IN\[5\](n) " "Pin \"PCIE_RX_IN\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[5\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[5] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[5\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1170 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171910 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[6\] PCIE_RX_IN\[6\](n) " "Pin \"PCIE_RX_IN\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[6\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[6] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[6\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1171 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171911 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[7\] PCIE_RX_IN\[7\](n) " "Pin \"PCIE_RX_IN\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[7\](n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[7] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[7\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1172 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 171912 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK PCIE_REFCLK(n) " "Pin \"PCIE_REFCLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_REFCLK(n)\"" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_REFCLK } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK" } { 0 "PCIE_REFCLK(n)" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1195 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2206 14177 15141 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_REFCLK(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330300627 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1523330300627 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1523330302346 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1523330302346 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1 Left/Right PLL " "Implemented PLL \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1523330304421 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1523330304421 ""}  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1523330304421 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "Calibration block PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cal_blk0 " "\"Calibration block\" associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cal_blk0\" is preserved" { { "Info" "IFHSSI_FHSSI_MERGING_REMOVED_ATOM" "Calibration block PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cal_blk1 " "\"Calibration block\" associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cal_blk1\" is removed by optimization" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1436 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 41337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167018 "\"%1!s!\" associated with node \"%2!s!\" is removed by optimization" 0 0 "Design Software" 0 -1 1523330304424 ""} { "Info" "IFHSSI_FHSSI_MERGING_REMOVED_ATOM" "Calibration block PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|pll_cal_blk0 " "\"Calibration block\" associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|pll_cal_blk0\" is removed by optimization" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1452 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 41342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167018 "\"%1!s!\" associated with node \"%2!s!\" is removed by optimization" 0 0 "Design Software" 0 -1 1523330304424 ""}  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1420 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 41332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Fitter" 0 -1 1523330304424 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" { { "Info" "IFHSSI_FHSSI_MERGING_SUCCESS" "GXB Central control unit PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0 " "Successfully optimized the GXB associated with the \"GXB Central control unit\" \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0\"" { { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0 0 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0\" on channel 0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2559 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 71462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1 1 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1\" on channel 1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2822 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 71697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2 2 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2\" on channel 2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 3085 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 71937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3 3 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3\" on channel 3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 3348 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 72177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0 0 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\" on channel 0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 34434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1 1 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\" on channel 1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4618 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 34810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2 2 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\" on channel 2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4695 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 35186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3 3 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\" on channel 3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4772 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 35562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0 0 " "\"GXB PLL\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\" on channel 0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2068 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 28459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1 1 " "\"GXB PLL\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\" on channel 1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2112 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 28767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2 2 " "\"GXB PLL\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\" on channel 2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2156 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 29075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3 3 " "\"GXB PLL\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\" on channel 3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2200 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 29383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0 0 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0\" on channel 0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5215 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 37446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1 1 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1\" on channel 1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5359 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 37628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2 2 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2\" on channel 2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5503 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 37810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3 3 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3\" on channel 3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5647 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 37996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0 0 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0\" on channel 0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6310 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1 1 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1\" on channel 1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6388 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2 2 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2\" on channel 2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6466 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3 3 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3\" on channel 3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6544 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB Central control unit PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0 " "\"GXB Central control unit\" associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0\" is preserved" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1829 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 56893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB clock divider PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0 " "\"GXB clock divider\" associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\" is preserved" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1532 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 41456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Design Software" 0 -1 1523330305279 ""}  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1829 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 56893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167013 "Successfully optimized the GXB associated with the \"%1!s!\" \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_SUCCESS" "GXB Central control unit PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1 " "Successfully optimized the GXB associated with the \"GXB Central control unit\" \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1\"" { { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4 0 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4\" on channel 0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 3611 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 72411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5 1 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5\" on channel 1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 3875 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 72644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6 2 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6\" on channel 2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4138 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 72884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7 3 " "\"GXB Receiver channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7\" on channel 3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4401 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 73124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4 0 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\" on channel 0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4849 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 35938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5 1 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\" on channel 1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4926 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 36314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6 2 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\" on channel 2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5003 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 36690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Receiver channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7 3 " "\"GXB Receiver channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\" on channel 3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5080 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 37066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4 0 " "\"GXB PLL\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\" on channel 0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 29691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5 1 " "\"GXB PLL\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\" on channel 1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 29999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6 2 " "\"GXB PLL\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\" on channel 2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2332 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 30307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB PLL PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7 3 " "\"GXB PLL\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\" on channel 3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2376 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 30615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4 0 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4\" on channel 0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5791 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 38182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5 1 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5\" on channel 1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 38364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6 2 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6\" on channel 2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6080 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 38546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PCS PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7 3 " "\"GXB Transmitter channel PCS\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7\" on channel 3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6224 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 38728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4 0 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4\" on channel 0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6622 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5 1 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5\" on channel 1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6700 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6 2 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6\" on channel 2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6778 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_CONTAINS_CHANNEL" "GXB Transmitter channel PMA PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7 3 " "\"GXB Transmitter channel PMA\" is associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7\" on channel 3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6856 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167014 "\"%1!s!\" is associated with node \"%2!s!\" on channel %3!llu!" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB Central control unit PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1 " "\"GXB Central control unit\" associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1\" is preserved" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1969 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 64007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Design Software" 0 -1 1523330305279 ""} { "Info" "IFHSSI_FHSSI_MERGING_PRESERVED_NODE" "GXB clock divider PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1 " "\"GXB clock divider\" associated with node \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\" is preserved" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1586 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 41469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167015 "\"%1!s!\" associated with node \"%2!s!\" is preserved" 0 0 "Design Software" 0 -1 1523330305279 ""}  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1969 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 64007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167013 "Successfully optimized the GXB associated with the \"%1!s!\" \"%2!s!\"" 0 0 "Design Software" 0 -1 1523330305279 ""}  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1523330305279 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y3_N134           PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip " "PCIEHIP_X0_Y3_N134           PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip" {  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 1203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 11186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y2_N135  PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y2_N135  PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cal_blk0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1420 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 41332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y89_N135   " "CALIBRATIONBLOCK_X0_Y89_N135  " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "ATX LCTANK_X0_Y25_N135 " "ATX LCTANK_X0_Y25_N135" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y25_N137              PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll_cent_unit0 " "CMU_X0_Y25_N137              PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll_cent_unit0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1716 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 41486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y25_N135          PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0 " "HSSIPLL_X0_Y25_N135          PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2028 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 71128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y25_N136     PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0 " "CLOCKDIVIDER_X0_Y25_N136     PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1486 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 41347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y10_N139              PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0 " "CMU_X0_Y10_N139              PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1829 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 56893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AU38                     PCIE_RX_IN\[0\] " "PIN_AU38                     PCIE_RX_IN\[0\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[0] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[0\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y4_N137             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0 " "RXPMA_X0_Y4_N137             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4541 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 34434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y4_N139             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0 " "RXPCS_X0_Y4_N139             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2559 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 71462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y4_N135           PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0 " "HSSIPLL_X0_Y4_N135           PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2068 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 28459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y4_N136       " "CLOCKDIVIDER_X0_Y4_N136      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y4_N140             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0 " "TXPCS_X0_Y4_N140             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5215 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 37446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y4_N138             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0 " "TXPMA_X0_Y4_N138             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6310 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AT36                     PCIE_TX_OUT\[0\] " "PIN_AT36                     PCIE_TX_OUT\[0\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[0] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[0\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AR38                     PCIE_RX_IN\[1\] " "PIN_AR38                     PCIE_RX_IN\[1\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[1] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[1\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y7_N137             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1 " "RXPMA_X0_Y7_N137             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4618 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 34810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y7_N139             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1 " "RXPCS_X0_Y7_N139             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2822 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 71697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y7_N135           PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1 " "HSSIPLL_X0_Y7_N135           PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2112 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 28767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y7_N136       " "CLOCKDIVIDER_X0_Y7_N136      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y7_N140             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1 " "TXPCS_X0_Y7_N140             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5359 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 37628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y7_N138             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1 " "TXPMA_X0_Y7_N138             PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6388 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AP36                     PCIE_TX_OUT\[1\] " "PIN_AP36                     PCIE_TX_OUT\[1\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[1] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[1\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AN38                     PCIE_REFCLK " "PIN_AN38                     PCIE_REFCLK" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_REFCLK } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y10_N137             " "RXPMA_X0_Y10_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y10_N135           " "HSSIPLL_X0_Y10_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y10_N136     PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0 " "CLOCKDIVIDER_X0_Y10_N136     PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1532 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 41456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y10_N138             " "TXPMA_X0_Y10_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AM36                      " "PIN_AM36                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AL38                      " "PIN_AL38                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y13_N137             " "RXPMA_X0_Y13_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y13_N135           " "HSSIPLL_X0_Y13_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y13_N136      " "CLOCKDIVIDER_X0_Y13_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y13_N138             " "TXPMA_X0_Y13_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AK36                      " "PIN_AK36                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AJ38                     PCIE_RX_IN\[2\] " "PIN_AJ38                     PCIE_RX_IN\[2\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[2] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[2\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N137            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2 " "RXPMA_X0_Y16_N137            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4695 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 35186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N139            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2 " "RXPCS_X0_Y16_N139            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 3085 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 71937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y16_N135          PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2 " "HSSIPLL_X0_Y16_N135          PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2156 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 29075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y16_N136      " "CLOCKDIVIDER_X0_Y16_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N140            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2 " "TXPCS_X0_Y16_N140            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5503 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 37810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N138            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2 " "TXPMA_X0_Y16_N138            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6466 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AH36                     PCIE_TX_OUT\[2\] " "PIN_AH36                     PCIE_TX_OUT\[2\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[2] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[2\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AG38                     PCIE_RX_IN\[3\] " "PIN_AG38                     PCIE_RX_IN\[3\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[3] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[3\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y19_N137            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3 " "RXPMA_X0_Y19_N137            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4772 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 35562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y19_N139            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3 " "RXPCS_X0_Y19_N139            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 3348 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 72177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y19_N135          PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3 " "HSSIPLL_X0_Y19_N135          PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2200 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 29383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y19_N136      " "CLOCKDIVIDER_X0_Y19_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y19_N140            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3 " "TXPCS_X0_Y19_N140            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5647 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 37996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y19_N138            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3 " "TXPMA_X0_Y19_N138            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6544 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AF36                     PCIE_TX_OUT\[3\] " "PIN_AF36                     PCIE_TX_OUT\[3\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[3] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[3\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y41_N139              PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1 " "CMU_X0_Y41_N139              PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1969 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 64007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AE38                     PCIE_RX_IN\[4\] " "PIN_AE38                     PCIE_RX_IN\[4\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[4] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[4\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N137            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4 " "RXPMA_X0_Y35_N137            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4849 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 35938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N139            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4 " "RXPCS_X0_Y35_N139            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 3611 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 72411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y35_N135          PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4 " "HSSIPLL_X0_Y35_N135          PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2244 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 29691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y35_N136      " "CLOCKDIVIDER_X0_Y35_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N140            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4 " "TXPCS_X0_Y35_N140            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5791 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 38182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N138            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4 " "TXPMA_X0_Y35_N138            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6622 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AD36                     PCIE_TX_OUT\[4\] " "PIN_AD36                     PCIE_TX_OUT\[4\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[4] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[4\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC38                     PCIE_RX_IN\[5\] " "PIN_AC38                     PCIE_RX_IN\[5\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[5] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[5\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y38_N137            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5 " "RXPMA_X0_Y38_N137            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4926 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 36314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y38_N139            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5 " "RXPCS_X0_Y38_N139            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 3875 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 72644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y38_N135          PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5 " "HSSIPLL_X0_Y38_N135          PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 29999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y38_N136      " "CLOCKDIVIDER_X0_Y38_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y38_N140            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5 " "TXPCS_X0_Y38_N140            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5936 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 38364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y38_N138            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5 " "TXPMA_X0_Y38_N138            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6700 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB36                     PCIE_TX_OUT\[5\] " "PIN_AB36                     PCIE_TX_OUT\[5\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[5] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[5\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA38                      " "PIN_AA38                     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y41_N137             " "RXPMA_X0_Y41_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y41_N135           " "HSSIPLL_X0_Y41_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y41_N136     PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1 " "CLOCKDIVIDER_X0_Y41_N136     PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1586 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 41469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y41_N138             " "TXPMA_X0_Y41_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y36                       " "PIN_Y36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W38                       " "PIN_W38                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y44_N137             " "RXPMA_X0_Y44_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y44_N135           " "HSSIPLL_X0_Y44_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y44_N136      " "CLOCKDIVIDER_X0_Y44_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y44_N138             " "TXPMA_X0_Y44_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V36                       " "PIN_V36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U38                      PCIE_RX_IN\[6\] " "PIN_U38                      PCIE_RX_IN\[6\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[6] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[6\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y47_N137            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6 " "RXPMA_X0_Y47_N137            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5003 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 36690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y47_N139            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6 " "RXPCS_X0_Y47_N139            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4138 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 72884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y47_N135          PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6 " "HSSIPLL_X0_Y47_N135          PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2332 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 30307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y47_N136      " "CLOCKDIVIDER_X0_Y47_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y47_N140            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6 " "TXPCS_X0_Y47_N140            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6080 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 38546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y47_N138            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6 " "TXPMA_X0_Y47_N138            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6778 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T36                      PCIE_TX_OUT\[6\] " "PIN_T36                      PCIE_TX_OUT\[6\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[6] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[6\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R38                      PCIE_RX_IN\[7\] " "PIN_R38                      PCIE_RX_IN\[7\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[7] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[7\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N137            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7 " "RXPMA_X0_Y50_N137            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 5080 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 37066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N139            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7 " "RXPCS_X0_Y50_N139            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 4401 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 73124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y50_N135          PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7 " "HSSIPLL_X0_Y50_N135          PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 2376 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 30615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y50_N136      " "CLOCKDIVIDER_X0_Y50_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N140            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7 " "TXPCS_X0_Y50_N140            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6224 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 38728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N138            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7 " "TXPMA_X0_Y50_N138            PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 6856 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P36                      PCIE_TX_OUT\[7\] " "PIN_P36                      PCIE_TX_OUT\[7\]" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[7] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[7\]" } } } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 1180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL2 " "Atoms placed to IOBANK_QL2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y69_N139               " "CMU_X0_Y69_N139              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N38                       " "PIN_N38                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N137             " "RXPMA_X0_Y63_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N139             " "RXPCS_X0_Y63_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y63_N135           " "HSSIPLL_X0_Y63_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y63_N136      " "CLOCKDIVIDER_X0_Y63_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N140             " "TXPCS_X0_Y63_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N138             " "TXPMA_X0_Y63_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M36                       " "PIN_M36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L38                       " "PIN_L38                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y66_N137             " "RXPMA_X0_Y66_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y66_N139             " "RXPCS_X0_Y66_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y66_N135           " "HSSIPLL_X0_Y66_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y66_N136      " "CLOCKDIVIDER_X0_Y66_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y66_N140             " "TXPCS_X0_Y66_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y66_N138             " "TXPMA_X0_Y66_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K36                       " "PIN_K36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J38                       " "PIN_J38                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N137             " "RXPMA_X0_Y69_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y69_N135           " "HSSIPLL_X0_Y69_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y69_N136      " "CLOCKDIVIDER_X0_Y69_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N138             " "TXPMA_X0_Y69_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H36                       " "PIN_H36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_G38                       " "PIN_G38                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y72_N137             " "RXPMA_X0_Y72_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y72_N135           " "HSSIPLL_X0_Y72_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y72_N136      " "CLOCKDIVIDER_X0_Y72_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y72_N138             " "TXPMA_X0_Y72_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_F36                       " "PIN_F36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_E38                       " "PIN_E38                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y75_N137             " "RXPMA_X0_Y75_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y75_N139             " "RXPCS_X0_Y75_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y75_N135           " "HSSIPLL_X0_Y75_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y75_N136      " "CLOCKDIVIDER_X0_Y75_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y75_N140             " "TXPCS_X0_Y75_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y75_N138             " "TXPMA_X0_Y75_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_D36                       " "PIN_D36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_C38                       " "PIN_C38                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y78_N137             " "RXPMA_X0_Y78_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y78_N139             " "RXPCS_X0_Y78_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X0_Y78_N135           " "HSSIPLL_X0_Y78_N135          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X0_Y78_N136      " "CLOCKDIVIDER_X0_Y78_N136     " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y78_N140             " "TXPCS_X0_Y78_N140            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y78_N138             " "TXPMA_X0_Y78_N138            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_B36                       " "PIN_B36                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_RIGHT " "QUAD_SIDE_RIGHT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X119_Y3_N134          " "PCIEHIP_X119_Y3_N134         " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X119_Y2_N135   " "CALIBRATIONBLOCK_X119_Y2_N135  " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X119_Y89_N135   " "CALIBRATIONBLOCK_X119_Y89_N135  " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "ATX LCTANK_X119_Y25_N135 " "ATX LCTANK_X119_Y25_N135" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y25_N137             " "CMU_X119_Y25_N137            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y25_N135         " "HSSIPLL_X119_Y25_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y25_N136    " "CLOCKDIVIDER_X119_Y25_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QR0 " "Atoms placed to IOBANK_QR0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y10_N139             " "CMU_X119_Y10_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AU2                       " "PIN_AU2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y4_N137            " "RXPMA_X119_Y4_N137           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y4_N139            " "RXPCS_X119_Y4_N139           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y4_N135          " "HSSIPLL_X119_Y4_N135         " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y4_N136     " "CLOCKDIVIDER_X119_Y4_N136    " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y4_N140            " "TXPCS_X119_Y4_N140           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y4_N138            " "TXPMA_X119_Y4_N138           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AT4                       " "PIN_AT4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AR2                       " "PIN_AR2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y7_N137            " "RXPMA_X119_Y7_N137           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y7_N139            " "RXPCS_X119_Y7_N139           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y7_N135          " "HSSIPLL_X119_Y7_N135         " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y7_N136     " "CLOCKDIVIDER_X119_Y7_N136    " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y7_N140            " "TXPCS_X119_Y7_N140           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y7_N138            " "TXPMA_X119_Y7_N138           " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AP4                       " "PIN_AP4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AN2                       " "PIN_AN2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y10_N137           " "RXPMA_X119_Y10_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y10_N135         " "HSSIPLL_X119_Y10_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y10_N136    " "CLOCKDIVIDER_X119_Y10_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y10_N138           " "TXPMA_X119_Y10_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AM4                       " "PIN_AM4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AL2                       " "PIN_AL2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y13_N137           " "RXPMA_X119_Y13_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y13_N135         " "HSSIPLL_X119_Y13_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y13_N136    " "CLOCKDIVIDER_X119_Y13_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y13_N138           " "TXPMA_X119_Y13_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AK4                       " "PIN_AK4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AJ2                       " "PIN_AJ2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y16_N137           " "RXPMA_X119_Y16_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y16_N139           " "RXPCS_X119_Y16_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y16_N135         " "HSSIPLL_X119_Y16_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y16_N136    " "CLOCKDIVIDER_X119_Y16_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y16_N140           " "TXPCS_X119_Y16_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y16_N138           " "TXPMA_X119_Y16_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AH4                       " "PIN_AH4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AG2                       " "PIN_AG2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y19_N137           " "RXPMA_X119_Y19_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y19_N139           " "RXPCS_X119_Y19_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y19_N135         " "HSSIPLL_X119_Y19_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y19_N136    " "CLOCKDIVIDER_X119_Y19_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y19_N140           " "TXPCS_X119_Y19_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y19_N138           " "TXPMA_X119_Y19_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AF4                       " "PIN_AF4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QR1 " "Atoms placed to IOBANK_QR1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y41_N139             " "CMU_X119_Y41_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AE2                       " "PIN_AE2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y35_N137           " "RXPMA_X119_Y35_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y35_N139           " "RXPCS_X119_Y35_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y35_N135         " "HSSIPLL_X119_Y35_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y35_N136    " "CLOCKDIVIDER_X119_Y35_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y35_N140           " "TXPCS_X119_Y35_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y35_N138           " "TXPMA_X119_Y35_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AD4                       " "PIN_AD4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                       " "PIN_AC2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y38_N137           " "RXPMA_X119_Y38_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y38_N139           " "RXPCS_X119_Y38_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y38_N135         " "HSSIPLL_X119_Y38_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y38_N136    " "CLOCKDIVIDER_X119_Y38_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y38_N140           " "TXPCS_X119_Y38_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y38_N138           " "TXPMA_X119_Y38_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                       " "PIN_AB4                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y41_N137           " "RXPMA_X119_Y41_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y41_N135         " "HSSIPLL_X119_Y41_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y41_N136    " "CLOCKDIVIDER_X119_Y41_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y41_N138           " "TXPMA_X119_Y41_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y44_N137           " "RXPMA_X119_Y44_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y44_N135         " "HSSIPLL_X119_Y44_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y44_N136    " "CLOCKDIVIDER_X119_Y44_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y44_N138           " "TXPMA_X119_Y44_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y47_N137           " "RXPMA_X119_Y47_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y47_N139           " "RXPCS_X119_Y47_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y47_N135         " "HSSIPLL_X119_Y47_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y47_N136    " "CLOCKDIVIDER_X119_Y47_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y47_N140           " "TXPCS_X119_Y47_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y47_N138           " "TXPMA_X119_Y47_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y50_N137           " "RXPMA_X119_Y50_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y50_N139           " "RXPCS_X119_Y50_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y50_N135         " "HSSIPLL_X119_Y50_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y50_N136    " "CLOCKDIVIDER_X119_Y50_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y50_N140           " "TXPCS_X119_Y50_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y50_N138           " "TXPMA_X119_Y50_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QR2 " "Atoms placed to IOBANK_QR2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X119_Y69_N139             " "CMU_X119_Y69_N139            " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y63_N137           " "RXPMA_X119_Y63_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y63_N139           " "RXPCS_X119_Y63_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y63_N135         " "HSSIPLL_X119_Y63_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y63_N136    " "CLOCKDIVIDER_X119_Y63_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y63_N140           " "TXPCS_X119_Y63_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y63_N138           " "TXPMA_X119_Y63_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y66_N137           " "RXPMA_X119_Y66_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y66_N139           " "RXPCS_X119_Y66_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y66_N135         " "HSSIPLL_X119_Y66_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y66_N136    " "CLOCKDIVIDER_X119_Y66_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y66_N140           " "TXPCS_X119_Y66_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y66_N138           " "TXPMA_X119_Y66_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 0 " "Central Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y69_N137           " "RXPMA_X119_Y69_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y69_N135         " "HSSIPLL_X119_Y69_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y69_N136    " "CLOCKDIVIDER_X119_Y69_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y69_N138           " "TXPMA_X119_Y69_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Central Channel 1 " "Central Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_G2                        " "PIN_G2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y72_N137           " "RXPMA_X119_Y72_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y72_N135         " "HSSIPLL_X119_Y72_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y72_N136    " "CLOCKDIVIDER_X119_Y72_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y72_N138           " "TXPMA_X119_Y72_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_F4                        " "PIN_F4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_E2                        " "PIN_E2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y75_N137           " "RXPMA_X119_Y75_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y75_N139           " "RXPCS_X119_Y75_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y75_N135         " "HSSIPLL_X119_Y75_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y75_N136    " "CLOCKDIVIDER_X119_Y75_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y75_N140           " "TXPCS_X119_Y75_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y75_N138           " "TXPMA_X119_Y75_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_D4                        " "PIN_D4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_C2                        " "PIN_C2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X119_Y78_N137           " "RXPMA_X119_Y78_N137          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X119_Y78_N139           " "RXPCS_X119_Y78_N139          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "HSSIPLL_X119_Y78_N135         " "HSSIPLL_X119_Y78_N135        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CLOCKDIVIDER_X119_Y78_N136    " "CLOCKDIVIDER_X119_Y78_N136   " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X119_Y78_N140           " "TXPCS_X119_Y78_N140          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X119_Y78_N138           " "TXPMA_X119_Y78_N138          " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_B4                        " "PIN_B4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1523330305347 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1523330305347 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal " "Entity alt_cal" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\] " "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\] " "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\] " "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\] " "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1523330308367 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1523330308367 ""}
{ "Info" "ISTA_SDC_FOUND" "../constr/DE4Gen2x8If128.sdc " "Reading SDC File: '../constr/DE4Gen2x8If128.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1523330308964 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4Gen2x8If128.sdc 56 *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] net " "Ignored filter at DE4Gen2x8If128.sdc(56): *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] could not be matched with a net" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523330309261 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE4Gen2x8If128.sdc 56 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE4Gen2x8If128.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{OSC_50_BANK2\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\] " "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{OSC_50_BANK2\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\]" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523330309261 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" 56 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523330309261 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]\} " "create_clock -period 0.400 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\]\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout\} \{pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIE_REFCLK~input\|o\} -duty_cycle 50.00 -name \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\} " "create_generated_clock -source \{PCIE_REFCLK~input\|o\} -duty_cycle 50.00 -name \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs7~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma7~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[14\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[14\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[14\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[14\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[7\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[7\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[7\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[7\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs6~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma6~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[12\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[12\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[12\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[12\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[6\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[6\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[6\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[6\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs5~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma5~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[10\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[10\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[10\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[10\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[5\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[5\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[5\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[5\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs4~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma4~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[8\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[8\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[8\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[8\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[4\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[4\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[4\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[4\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[3\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[3\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[3\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[3\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[2\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[2\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[2\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[2\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs5~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs4~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs7~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pcs6~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll_cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll_cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll_cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll_cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[0\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[0\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[0\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[0\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[1\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[1\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[1\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|tx_rxdetectvalidout\[1\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523330309313 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1523330309313 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1523330309318 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1523330309318 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1523330309319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4Gen2x8If128.sdc 63 refclk*clkout clock " "Ignored filter at DE4Gen2x8If128.sdc(63): refclk*clkout could not be matched with a clock" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523330309319 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE4Gen2x8If128.sdc 63 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at DE4Gen2x8If128.sdc(63): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523330309319 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/constr/DE4Gen2x8If128.sdc" 63 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523330309319 ""}
{ "Info" "ISTA_SDC_FOUND" "../ip/PCIeGen2x8If128.sdc " "Reading SDC File: '../ip/PCIeGen2x8If128.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1523330309320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen2x8If128.sdc 3 refclk port or pin or register or keeper or net or combinational node or node " "Ignored filter at PCIeGen2x8If128.sdc(3): refclk could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523330309321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen2x8If128.sdc 3 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen2x8If128.sdc(3): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\} " "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\}" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523330309321 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523330309321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen2x8If128.sdc 4 fixedclk_serdes port or pin or register or keeper or net or combinational node or node " "Ignored filter at PCIeGen2x8If128.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523330309322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen2x8If128.sdc 4 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen2x8If128.sdc(4): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\} " "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\}" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523330309322 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523330309322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen2x8If128.sdc 6 *hssi_pcie_hip\|testin\[*\] pin " "Ignored filter at PCIeGen2x8If128.sdc(6): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523330309396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIeGen2x8If128.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at PCIeGen2x8If128.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523330309396 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523330309396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen2x8If128.sdc 17 *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr keeper " "Ignored filter at PCIeGen2x8If128.sdc(17): *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr could not be matched with a keeper" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523330309445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 17 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523330309445 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523330309445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 18 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523330309446 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523330309446 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen2x8If128.sdc 19 *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\] keeper " "Ignored filter at PCIeGen2x8If128.sdc(19): *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\] could not be matched with a keeper" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523330309462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 19 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523330309462 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523330309462 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 20 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523330309463 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523330309463 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen2x8If128.sdc 22 *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr keeper " "Ignored filter at PCIeGen2x8If128.sdc(22): *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr could not be matched with a keeper" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523330309479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 22 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523330309479 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523330309479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 23 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523330309479 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523330309479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen2x8If128.sdc 24 *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] keeper " "Ignored filter at PCIeGen2x8If128.sdc(24): *\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] could not be matched with a keeper" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1523330309496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 24 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523330309496 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523330309496 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen2x8If128.sdc 25 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen2x8If128.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2" {  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1523330309496 ""}  } { { "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1523330309496 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1523330309603 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1523330309603 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1523330309604 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1523330309604 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: dataa  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: datab  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd0_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: dataa  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: datab  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd180_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: dataa  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: datab  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd270_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: dataa  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: datab  to: combout " "Cell: altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|calibration\|pd90_det\|pd_xor~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0\|dpclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|wire_cent_unit0_dprioout " "From: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0\|dpclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1\|dpclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|wire_cent_unit1_dprioout " "From: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1\|dpclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|wire_cent_unit1_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7  from: deserclock\[0\]  to: clockout " "Cell: pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523330309671 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1523330309671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1523330310071 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1523330310086 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 38 clocks " "Found 38 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0_clk " "  20.000 alt_cal_edge_detect_ff0_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0q_clk " "  20.000 alt_cal_edge_detect_ff0q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1_clk " "  20.000 alt_cal_edge_detect_ff1_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1q_clk " "  20.000 alt_cal_edge_detect_ff1q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       clk125 " "   8.000       clk125" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSCILLATOR_CLK " "  20.000 OSCILLATOR_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " "   4.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk " "   2.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout " "  10.000 PCIE_REFCLK~input~INSERTED_REFCLK_DIVIDER\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "  10.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1523330310086 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1523330310086 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_L3) " "Automatically promoted node ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_L3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523330315629 ""}  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523330315629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_L3) " "Automatically promoted node ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_L3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523330315629 ""}  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523330315629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_50_BANK2~input (placed in PIN AC35 (CLK3n)) " "Automatically promoted node OSC_50_BANK2~input (placed in PIN AC35 (CLK3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523330315629 ""}  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 171419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523330315629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out  " "Automatically promoted node PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523330315629 ""}  } { { "altpcie_hip_pipen1b.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 1203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 11186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523330315629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523330315629 ""}  } { { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 122221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523330315629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w0_n0_mux_dataout  " "Automatically promoted node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w0_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523330315629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[0\] " "Destination node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[0\]" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523330315629 ""}  } { { "db/mux_foc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/mux_foc.tdf" 53 2 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523330315629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w1_n0_mux_dataout  " "Automatically promoted node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w1_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523330315629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[1\] " "Destination node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[1\]" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523330315629 ""}  } { { "db/mux_foc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/mux_foc.tdf" 54 2 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523330315629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w2_n0_mux_dataout  " "Automatically promoted node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w2_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523330315629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[2\] " "Destination node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[2\]" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523330315629 ""}  } { { "db/mux_foc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/mux_foc.tdf" 55 2 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523330315629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w3_n0_mux_dataout  " "Automatically promoted node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_foc:auto_generated\|l3_w3_n0_mux_dataout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523330315629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[3\] " "Destination node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|ch_testbus0q\[3\]" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523330315629 ""}  } { { "db/mux_foc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/mux_foc.tdf" 56 2 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523330315629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523330315629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 141754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 123737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 123734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315629 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 639 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 123735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315629 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523330315629 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 132115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523330315629 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|state.DPRIO_WRITE  " "Automatically promoted node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|state.DPRIO_WRITE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1523330315630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector10~4 " "Destination node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector10~4" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 95649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector90~1 " "Destination node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector90~1" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 85637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector18~0 " "Destination node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector18~0" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 85647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector21~0 " "Destination node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector21~0" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 86976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector36~1 " "Destination node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector36~1" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 86979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector18~1 " "Destination node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector18~1" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 86980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector30~0 " "Destination node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector30~0" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 86984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector19~0 " "Destination node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector19~0" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 86985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector20~1 " "Destination node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector20~1" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 86987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector22~1 " "Destination node ALTGXPCIeGen2x8:altgx_inst\|ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv:ALTGXPCIeGen2x8_alt2gxb_reconfig_dvv_component\|alt_cal:calibration\|Selector22~1" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 357 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 86992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1523330315630 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1523330315630 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1523330315630 ""}  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 138 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 74703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1523330315630 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523330321751 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523330321834 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1523330321837 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523330321942 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523330322152 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1523330322321 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1523330322321 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523330322405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523330325194 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "378 Block RAM " "Packed 378 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1523330325281 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523330325281 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1523330326155 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1523330326155 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1420 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 41332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1523330326155 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1829 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 56893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1523330326155 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"PCIeGen2x8If128:pcie_inst\|PCIeGen2x8If128_serdes:serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa:PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|cent_unit1\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "PCIeGen2x8If128_serdes.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/PCIeGen2x8If128_serdes.v" 1969 -1 0 } } { "temporary_test_loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 0 { 0 ""} 0 64007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1523330326155 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1 0 " "PLL \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1 driven by OSC_50_BANK2~inputclkctrl which is OUTCLK output port of Clock enable block type node OSC_50_BANK2~inputclkctrl " "Input port INCLK\[0\] of node \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1\" is driven by OSC_50_BANK2~inputclkctrl which is OUTCLK output port of Clock enable block type node OSC_50_BANK2~inputclkctrl" {  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" 102 0 0 } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 196 0 0 } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 60 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1523330330908 ""}  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" 102 0 0 } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 196 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1523330330908 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1523330332113 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:11 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:11" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1523330343119 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:54 " "Fitter preparation operations ending: elapsed time is 00:00:54" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523330345110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523330352872 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "88 " "Fitter has implemented the following 88 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1523330371083 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1523330371083 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "88 " "Fitter has implemented the following 88 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1523330371083 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1523330371083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523330371083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523330371904 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523330447554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:16 " "Fitter placement operations ending: elapsed time is 00:01:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523330447554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523330454089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X36_Y48 X47_Y59 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X36_Y48 to location X47_Y59" {  } { { "loc" "" { Generic "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X36_Y48 to location X47_Y59"} { { 12 { 0 ""} 36 48 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1523330503373 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523330503373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1523330651226 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523330651226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:06 " "Fitter routing operations ending: elapsed time is 00:03:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523330651232 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 60.54 " "Total time spent on timing analysis during the Fitter is 60.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1523330673712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523330703955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523330706993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523330707112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523330709858 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:56 " "Fitter post-fit operations ending: elapsed time is 00:00:56" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523330729849 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/bit/DE4Gen2x8If128.fit.smsg " "Generated suppressed messages file /home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/bit/DE4Gen2x8If128.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523330741024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2978 " "Peak virtual memory: 2978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523330750942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 11:25:50 2018 " "Processing ended: Tue Apr 10 11:25:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523330750942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:44 " "Elapsed time: 00:07:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523330750942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:22 " "Total CPU time (on all processors): 00:13:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523330750942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523330750942 ""}
