.include "macros.inc"
.file "__start.c"

# 0x80003100 - 0x80003400
.section .init, "ax"
.balign 4

.fn __check_pad3, local
/* 80003100 000001E0  7C 08 02 A6 */	mflr r0
/* 80003104 000001E4  3C 60 80 00 */	lis r3, 0x8000
/* 80003108 000001E8  90 01 00 04 */	stw r0, 0x4(r1)
/* 8000310C 000001EC  94 21 FF F8 */	stwu r1, -0x8(r1)
/* 80003110 000001F0  A0 03 30 E4 */	lhz r0, 0x30e4(r3)
/* 80003114 000001F4  70 00 0E EF */	andi. r0, r0, 0xeef
/* 80003118 000001F8  2C 00 0E EF */	cmpwi r0, 0xeef
/* 8000311C 000001FC  40 82 00 14 */	bne .L_80003130
/* 80003120 00000200  38 60 00 00 */	li r3, 0x0
/* 80003124 00000204  38 80 00 00 */	li r4, 0x0
/* 80003128 00000208  38 A0 00 00 */	li r5, 0x0
/* 8000312C 0000020C  48 1D 22 49 */	bl OSResetSystem
.L_80003130:
/* 80003130 00000210  80 01 00 0C */	lwz r0, 0xc(r1)
/* 80003134 00000214  38 21 00 08 */	addi r1, r1, 0x8
/* 80003138 00000218  7C 08 03 A6 */	mtlr r0
/* 8000313C 0000021C  4E 80 00 20 */	blr
.endfn __check_pad3

.fn __set_debug_bba, local
/* 80003140 00000220  38 00 00 01 */	li r0, 0x1
/* 80003144 00000224  98 0D 9C D8 */	stb r0, Debug_BBA@sda21(r13)
/* 80003148 00000228  4E 80 00 20 */	blr
.endfn __set_debug_bba

.fn __get_debug_bba, local
/* 8000314C 0000022C  88 6D 9C D8 */	lbz r3, Debug_BBA@sda21(r13)
/* 80003150 00000230  4E 80 00 20 */	blr
.endfn __get_debug_bba

.fn __start, weak
/* 80003154 00000234  48 00 01 5D */	bl __init_registers
/* 80003158 00000238  48 00 02 A9 */	bl __init_hardware
/* 8000315C 0000023C  38 00 FF FF */	li r0, -0x1
/* 80003160 00000240  94 21 FF F8 */	stwu r1, -0x8(r1)
/* 80003164 00000244  90 01 00 04 */	stw r0, 0x4(r1)
/* 80003168 00000248  90 01 00 00 */	stw r0, 0x0(r1)
/* 8000316C 0000024C  48 00 01 D5 */	bl __init_data
/* 80003170 00000250  38 00 00 00 */	li r0, 0x0
/* 80003174 00000254  3C C0 80 00 */	lis r6, 0x8000
/* 80003178 00000258  38 C6 00 44 */	addi r6, r6, 0x44
/* 8000317C 0000025C  90 06 00 00 */	stw r0, 0x0(r6)
/* 80003180 00000260  3C C0 80 00 */	lis r6, 0x8000
/* 80003184 00000264  38 C6 00 F4 */	addi r6, r6, 0xf4
/* 80003188 00000268  80 C6 00 00 */	lwz r6, 0x0(r6)
/* 8000318C 0000026C  28 06 00 00 */	cmplwi r6, 0x0
/* 80003190 00000270  41 82 00 0C */	beq .L_8000319C
/* 80003194 00000274  80 E6 00 0C */	lwz r7, 0xc(r6)
/* 80003198 00000278  48 00 00 24 */	b .L_800031BC
.L_8000319C:
/* 8000319C 0000027C  3C A0 80 00 */	lis r5, 0x8000
/* 800031A0 00000280  38 A5 00 34 */	addi r5, r5, 0x34
/* 800031A4 00000284  80 A5 00 00 */	lwz r5, 0x0(r5)
/* 800031A8 00000288  28 05 00 00 */	cmplwi r5, 0x0
/* 800031AC 0000028C  41 82 00 4C */	beq .L_800031F8
/* 800031B0 00000290  3C E0 80 00 */	lis r7, 0x8000
/* 800031B4 00000294  38 E7 30 E8 */	addi r7, r7, 0x30e8
/* 800031B8 00000298  80 E7 00 00 */	lwz r7, 0x0(r7)
.L_800031BC:
/* 800031BC 0000029C  38 A0 00 00 */	li r5, 0x0
/* 800031C0 000002A0  28 07 00 02 */	cmplwi r7, 0x2
/* 800031C4 000002A4  41 82 00 24 */	beq .L_800031E8
/* 800031C8 000002A8  28 07 00 03 */	cmplwi r7, 0x3
/* 800031CC 000002AC  38 A0 00 01 */	li r5, 0x1
/* 800031D0 000002B0  41 82 00 18 */	beq .L_800031E8
/* 800031D4 000002B4  28 07 00 04 */	cmplwi r7, 0x4
/* 800031D8 000002B8  40 82 00 20 */	bne .L_800031F8
/* 800031DC 000002BC  38 A0 00 02 */	li r5, 0x2
/* 800031E0 000002C0  4B FF FF 61 */	bl __set_debug_bba
/* 800031E4 000002C4  48 00 00 14 */	b .L_800031F8
.L_800031E8:
/* 800031E8 000002C8  3C C0 80 1F */	lis r6, InitMetroTRK@ha
/* 800031EC 000002CC  38 C6 57 80 */	addi r6, r6, InitMetroTRK@l
/* 800031F0 000002D0  7C C8 03 A6 */	mtlr r6
/* 800031F4 000002D4  4E 80 00 21 */	blrl
.L_800031F8:
/* 800031F8 000002D8  3C C0 80 00 */	lis r6, 0x8000
/* 800031FC 000002DC  38 C6 00 F4 */	addi r6, r6, 0xf4
/* 80003200 000002E0  80 A6 00 00 */	lwz r5, 0x0(r6)
/* 80003204 000002E4  28 05 00 00 */	cmplwi r5, 0x0
/* 80003208 000002E8  41 A2 00 50 */	beq+ .L_80003258
/* 8000320C 000002EC  80 C5 00 08 */	lwz r6, 0x8(r5)
/* 80003210 000002F0  28 06 00 00 */	cmplwi r6, 0x0
/* 80003214 000002F4  41 A2 00 44 */	beq+ .L_80003258
/* 80003218 000002F8  7C C5 32 14 */	add r6, r5, r6
/* 8000321C 000002FC  81 C6 00 00 */	lwz r14, 0x0(r6)
/* 80003220 00000300  28 0E 00 00 */	cmplwi r14, 0x0
/* 80003224 00000304  41 82 00 34 */	beq .L_80003258
/* 80003228 00000308  39 E6 00 04 */	addi r15, r6, 0x4
/* 8000322C 0000030C  7D C9 03 A6 */	mtctr r14
.L_80003230:
/* 80003230 00000310  38 C6 00 04 */	addi r6, r6, 0x4
/* 80003234 00000314  80 E6 00 00 */	lwz r7, 0x0(r6)
/* 80003238 00000318  7C E7 2A 14 */	add r7, r7, r5
/* 8000323C 0000031C  90 E6 00 00 */	stw r7, 0x0(r6)
/* 80003240 00000320  42 00 FF F0 */	bdnz .L_80003230
/* 80003244 00000324  3C A0 80 00 */	lis r5, 0x8000
/* 80003248 00000328  38 A5 00 34 */	addi r5, r5, 0x34
/* 8000324C 0000032C  55 E7 00 34 */	clrrwi r7, r15, 5
/* 80003250 00000330  90 E5 00 00 */	stw r7, 0x0(r5)
/* 80003254 00000334  48 00 00 0C */	b .L_80003260
.L_80003258:
/* 80003258 00000338  39 C0 00 00 */	li r14, 0x0
/* 8000325C 0000033C  39 E0 00 00 */	li r15, 0x0
.L_80003260:
/* 80003260 00000340  48 1B EA 91 */	bl DBInit
/* 80003264 00000344  48 1C DB 8D */	bl OSInit
/* 80003268 00000348  3C 80 80 00 */	lis r4, 0x8000
/* 8000326C 0000034C  38 84 30 E6 */	addi r4, r4, 0x30e6
/* 80003270 00000350  A0 64 00 00 */	lhz r3, 0x0(r4)
/* 80003274 00000354  70 65 80 00 */	andi. r5, r3, 0x8000
/* 80003278 00000358  41 82 00 10 */	beq .L_80003288
/* 8000327C 0000035C  70 63 7F FF */	andi. r3, r3, 0x7fff
/* 80003280 00000360  28 03 00 01 */	cmplwi r3, 0x1
/* 80003284 00000364  40 82 00 08 */	bne .L_8000328C
.L_80003288:
/* 80003288 00000368  4B FF FE 79 */	bl __check_pad3
.L_8000328C:
/* 8000328C 0000036C  4B FF FE C1 */	bl __get_debug_bba
/* 80003290 00000370  28 03 00 01 */	cmplwi r3, 0x1
/* 80003294 00000374  40 82 00 08 */	bne .L_8000329C
/* 80003298 00000378  48 1D 47 31 */	bl InitMetroTRK_BBA
.L_8000329C:
/* 8000329C 0000037C  48 1D 47 31 */	bl __init_user
/* 800032A0 00000380  7D C3 73 78 */	mr r3, r14
/* 800032A4 00000384  7D E4 7B 78 */	mr r4, r15
/* 800032A8 00000388  48 09 F3 F9 */	bl main
/* 800032AC 0000038C  48 1D 9A D0 */	b exit
.endfn __start

.fn __init_registers, local
/* 800032B0 00000390  38 00 00 00 */	li r0, 0x0
/* 800032B4 00000394  38 60 00 00 */	li r3, 0x0
/* 800032B8 00000398  38 80 00 00 */	li r4, 0x0
/* 800032BC 0000039C  38 A0 00 00 */	li r5, 0x0
/* 800032C0 000003A0  38 C0 00 00 */	li r6, 0x0
/* 800032C4 000003A4  38 E0 00 00 */	li r7, 0x0
/* 800032C8 000003A8  39 00 00 00 */	li r8, 0x0
/* 800032CC 000003AC  39 20 00 00 */	li r9, 0x0
/* 800032D0 000003B0  39 40 00 00 */	li r10, 0x0
/* 800032D4 000003B4  39 60 00 00 */	li r11, 0x0
/* 800032D8 000003B8  39 80 00 00 */	li r12, 0x0
/* 800032DC 000003BC  39 C0 00 00 */	li r14, 0x0
/* 800032E0 000003C0  39 E0 00 00 */	li r15, 0x0
/* 800032E4 000003C4  3A 00 00 00 */	li r16, 0x0
/* 800032E8 000003C8  3A 20 00 00 */	li r17, 0x0
/* 800032EC 000003CC  3A 40 00 00 */	li r18, 0x0
/* 800032F0 000003D0  3A 60 00 00 */	li r19, 0x0
/* 800032F4 000003D4  3A 80 00 00 */	li r20, 0x0
/* 800032F8 000003D8  3A A0 00 00 */	li r21, 0x0
/* 800032FC 000003DC  3A C0 00 00 */	li r22, 0x0
/* 80003300 000003E0  3A E0 00 00 */	li r23, 0x0
/* 80003304 000003E4  3B 00 00 00 */	li r24, 0x0
/* 80003308 000003E8  3B 20 00 00 */	li r25, 0x0
/* 8000330C 000003EC  3B 40 00 00 */	li r26, 0x0
/* 80003310 000003F0  3B 60 00 00 */	li r27, 0x0
/* 80003314 000003F4  3B 80 00 00 */	li r28, 0x0
/* 80003318 000003F8  3B A0 00 00 */	li r29, 0x0
/* 8000331C 000003FC  3B C0 00 00 */	li r30, 0x0
/* 80003320 00000400  3B E0 00 00 */	li r31, 0x0
/* 80003324 00000404  3C 20 80 3D */	lis r1, _stack_addr@h
/* 80003328 00000408  60 21 8A 50 */	ori r1, r1, _stack_addr@l
/* 8000332C 0000040C  3C 40 80 3D */	lis r2, _SDA2_BASE_@h
/* 80003330 00000410  60 42 49 80 */	ori r2, r2, _SDA2_BASE_@l
/* 80003334 00000414  3D A0 80 3D */	lis r13, _SDA_BASE_@h
/* 80003338 00000418  61 AD 29 00 */	ori r13, r13, _SDA_BASE_@l
/* 8000333C 0000041C  4E 80 00 20 */	blr
.endfn __init_registers

.fn __init_data, local
/* 80003340 00000420  7C 08 02 A6 */	mflr r0
/* 80003344 00000424  90 01 00 04 */	stw r0, 0x4(r1)
/* 80003348 00000428  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 8000334C 0000042C  93 E1 00 14 */	stw r31, 0x14(r1)
/* 80003350 00000430  93 C1 00 10 */	stw r30, 0x10(r1)
/* 80003354 00000434  93 A1 00 0C */	stw r29, 0xc(r1)
/* 80003358 00000438  3C 60 80 00 */	lis r3, _rom_copy_info@ha
/* 8000335C 0000043C  38 03 56 3C */	addi r0, r3, _rom_copy_info@l
/* 80003360 00000440  7C 1D 03 78 */	mr r29, r0
/* 80003364 00000444  48 00 00 04 */	b .L_80003368
.L_80003368:
/* 80003368 00000448  48 00 00 04 */	b .L_8000336C
.L_8000336C:
/* 8000336C 0000044C  83 DD 00 08 */	lwz r30, 0x8(r29)
/* 80003370 00000450  28 1E 00 00 */	cmplwi r30, 0x0
/* 80003374 00000454  41 82 00 38 */	beq .L_800033AC
/* 80003378 00000458  80 9D 00 00 */	lwz r4, 0x0(r29)
/* 8000337C 0000045C  83 FD 00 04 */	lwz r31, 0x4(r29)
/* 80003380 00000460  41 82 00 24 */	beq .L_800033A4
/* 80003384 00000464  7C 1F 20 40 */	cmplw r31, r4
/* 80003388 00000468  41 82 00 1C */	beq .L_800033A4
/* 8000338C 0000046C  7F E3 FB 78 */	mr r3, r31
/* 80003390 00000470  7F C5 F3 78 */	mr r5, r30
/* 80003394 00000474  48 00 01 AD */	bl memcpy
/* 80003398 00000478  7F E3 FB 78 */	mr r3, r31
/* 8000339C 0000047C  7F C4 F3 78 */	mr r4, r30
/* 800033A0 00000480  48 00 00 85 */	bl __flush_cache
.L_800033A4:
/* 800033A4 00000484  3B BD 00 0C */	addi r29, r29, 0xc
/* 800033A8 00000488  4B FF FF C4 */	b .L_8000336C
.L_800033AC:
/* 800033AC 0000048C  3C 60 80 00 */	lis r3, _bss_init_info@ha
/* 800033B0 00000490  38 03 56 C0 */	addi r0, r3, _bss_init_info@l
/* 800033B4 00000494  7C 1D 03 78 */	mr r29, r0
/* 800033B8 00000498  48 00 00 04 */	b .L_800033BC
.L_800033BC:
/* 800033BC 0000049C  48 00 00 04 */	b .L_800033C0
.L_800033C0:
/* 800033C0 000004A0  80 BD 00 04 */	lwz r5, 0x4(r29)
/* 800033C4 000004A4  28 05 00 00 */	cmplwi r5, 0x0
/* 800033C8 000004A8  41 82 00 1C */	beq .L_800033E4
/* 800033CC 000004AC  80 7D 00 00 */	lwz r3, 0x0(r29)
/* 800033D0 000004B0  41 82 00 0C */	beq .L_800033DC
/* 800033D4 000004B4  38 80 00 00 */	li r4, 0x0
/* 800033D8 000004B8  48 00 00 81 */	bl memset
.L_800033DC:
/* 800033DC 000004BC  3B BD 00 08 */	addi r29, r29, 0x8
/* 800033E0 000004C0  4B FF FF E0 */	b .L_800033C0
.L_800033E4:
/* 800033E4 000004C4  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 800033E8 000004C8  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 800033EC 000004CC  83 C1 00 10 */	lwz r30, 0x10(r1)
/* 800033F0 000004D0  83 A1 00 0C */	lwz r29, 0xc(r1)
/* 800033F4 000004D4  38 21 00 18 */	addi r1, r1, 0x18
/* 800033F8 000004D8  7C 08 03 A6 */	mtlr r0
/* 800033FC 000004DC  4E 80 00 20 */	blr
.endfn __init_data

# 0x801D79C8 - 0x801D79CC
.text
.balign 4

.fn InitMetroTRK_BBA, weak
/* 801D79C8 001D4AA8  4E 80 00 20 */	blr
.endfn InitMetroTRK_BBA

# 0x803CC5D8 - 0x803CC5E0
.section .sbss, "wa", @nobits
.balign 8

.obj Debug_BBA, local
	.skip 0x1
.endobj Debug_BBA
	.skip 0x7
