# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"i2c_test_bench_func_impl.v" \
"../../../../../i2c_project.srcs/sources_1/imports/I2C_Master-master/i2c_master.v" \
"../../../../../i2c_project.srcs/sim_1/imports/I2C_Master-master/i2c_test_bench.v" \

# Do not sort compile order
nosort
