# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab09_ALU_with_Input_Register.srcs/sources_1/new/alu.sv" \
"../../../../Lab09_ALU_with_Input_Register.srcs/sim_2/new/alu_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
