module module_0 (
    output id_1,
    output [id_1 : 1] id_2
);
  id_3 id_4 (
      .id_2(id_2),
      .id_1(id_2),
      .id_2(id_5),
      .id_2(id_1),
      .id_2(id_1)
  );
  assign id_1[id_2] = id_5;
  id_6 id_7 (
      .id_5(id_4),
      .id_5(id_5)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_7;
endmodule
