;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 2
	SUB 0, 2
	SUB #12, @200
	SLT 121, 0
	MOV @-50, <-22
	SPL 0, <753
	SLT 100, 10
	MOV 0, 753
	SLT 121, 0
	JMN <-127, 100
	SPL 0, <753
	SUB 0, 2
	SUB @126, @110
	SUB @121, 106
	SUB @121, 106
	SUB @121, 103
	SLT 121, 0
	JMN 0, -75
	SUB #12, @200
	SUB -207, <-120
	ADD @721, 126
	SUB #-30, 9
	SUB 12, @10
	SUB 12, @10
	SUB 3, 539
	SUB #-30, 9
	JMN -207, @-120
	ADD 0, -25
	SUB 12, @10
	MOV 0, 753
	DJN <-30, 9
	DJN 300, -10
	ADD #272, <661
	JMN @0, -4
	DJN <-30, 9
	DJN -1, @-20
	JMN 0, -75
	SUB #900, -4
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
