
---------- Begin Simulation Statistics ----------
final_tick                               16258433017608                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66861                       # Simulator instruction rate (inst/s)
host_mem_usage                               17610668                       # Number of bytes of host memory used
host_op_rate                                    93541                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14956.06                       # Real time elapsed on the host
host_tick_rate                               26679504                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999979729                       # Number of instructions simulated
sim_ops                                    1398998662                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.399020                       # Number of seconds simulated
sim_ticks                                399020198382                       # Number of ticks simulated
system.cpu0.committedInsts                         24                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     25081633                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        97957                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     50149496                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        97957                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu0.num_fp_insts                           24                       # number of float instructions
system.cpu0.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu0.num_int_insts                          10                       # number of integer instructions
system.cpu0.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          8                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         24                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     25081291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        99141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     50147712                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        99141                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu1.num_fp_insts                           24                       # number of float instructions
system.cpu1.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu1.num_int_insts                          10                       # number of integer instructions
system.cpu1.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          8                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         24                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     25087042                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        98830                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     50159176                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        98830                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu2.num_fp_insts                           24                       # number of float instructions
system.cpu2.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu2.num_int_insts                          10                       # number of integer instructions
system.cpu2.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          8                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         2                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         24                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     25083702                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        97815                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     50153613                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        97815                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu3.num_fp_insts                           24                       # number of float instructions
system.cpu3.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu3.num_int_insts                          10                       # number of integer instructions
system.cpu3.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          8                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         2                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     45082030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       90397622                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16345135                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32763552                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         71043219                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        51301374                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            349757009                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.793035                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.793035                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        296813637                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       151658014                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 384577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts        21795                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        19587135                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.293872                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           130472571                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          36758247                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      180130182                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     91697229                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            7                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          351                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     36803054                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    350255601                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     93714324                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        42938                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    352134867                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        583484                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    376943983                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles         22762                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    378583491                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2268                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         9231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        12564                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        353557051                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            349991444                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.645388                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        228181469                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.292083                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             349998565                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       384328021                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      139901508                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.208636                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.208636                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         5800      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    136239583     38.68%     38.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       250649      0.07%     38.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv           14      0.00%     38.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      6295901      1.79%     40.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     40.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     40.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     40.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     40.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     40.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     40.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     40.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd          168      0.00%     40.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     40.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1147389      0.33%     40.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     40.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt         1694      0.00%     40.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      2863951      0.81%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     41.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     27045234      7.68%     49.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       592713      0.17%     49.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      2310034      0.66%     50.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     44923047     12.76%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     62.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     40948612     11.63%     74.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      6819376      1.94%     76.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     52793672     14.99%     91.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     29939955      8.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     352177805                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      193415988                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    381033838                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    186769415                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    187015715                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            9010754                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.025586                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         210345      2.33%      2.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           181      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             8      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc          147      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       594296      6.60%      8.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      8.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp        30568      0.34%      9.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        13645      0.15%      9.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      1468643     16.30%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     25.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2903592     32.22%     57.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       111794      1.24%     59.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3670610     40.74%     99.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite         6925      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     167766771                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1530216435                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    163222029                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    163740729                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         350255580                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        352177805                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           21                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       498592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         9663                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined       810459                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1197874246                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.294002                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.101681                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1085393693     90.61%     90.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     32459795      2.71%     93.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     20709322      1.73%     95.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     15874754      1.33%     96.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     15883588      1.33%     97.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     11064650      0.92%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7284771      0.61%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5520508      0.46%     99.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      3683165      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1197874246                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.293908                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      6665560                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1324545                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     91697229                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     36803054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      179559119                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1198258823                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         71041775                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        51300207                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249995803                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            349750940                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      4.793116                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                4.793116                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        296809289                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       151655727                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 368821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts        21790                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        19586853                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.293814                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           130407137                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          36757443                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      181085761                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     91695916                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          385                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     36802057                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    350249398                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     93649694                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        42952                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    352065642                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        593410                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    374406674                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles         22775                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    376079121                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2274                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         9231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect        12559                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        353494644                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            349985379                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.645418                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        228151829                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.292078                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             349992511                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       384194152                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      139898856                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.208633                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.208633                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         5826      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136237040     38.69%     38.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       250658      0.07%     38.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           14      0.00%     38.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      6295726      1.79%     40.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     40.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     40.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     40.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     40.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     40.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     40.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     40.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd          168      0.00%     40.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     40.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      1147367      0.33%     40.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     40.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt         1698      0.00%     40.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      2863874      0.81%     41.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     41.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     41.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     41.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     41.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     41.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     27044870      7.68%     49.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       592711      0.17%     49.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      2309984      0.66%     50.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     44922428     12.76%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     62.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     40887352     11.61%     74.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6819063      1.94%     76.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     52790356     14.99%     91.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     29939446      8.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     352108594                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      193427735                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    381040089                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    186766551                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    187012801                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            9018839                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.025614                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         210449      2.33%      2.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu           175      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             8      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc          147      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       594257      6.59%      8.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp        30672      0.34%      9.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        13744      0.15%      9.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      1477519     16.38%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     25.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2893359     32.08%     57.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       112614      1.25%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3675909     40.76%     99.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         9986      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     167693872                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1530095598                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    163218828                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    163737296                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         350249371                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        352108594                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           27                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       498458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         9658                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       809750                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1197890002                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.293941                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.101392                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1085365885     90.61%     90.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     32511765      2.71%     93.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     20742817      1.73%     95.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     15849229      1.32%     96.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     15886880      1.33%     97.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     11060665      0.92%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7284070      0.61%     99.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5501285      0.46%     99.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      3687406      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1197890002                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.293850                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      6664773                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1324451                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     91695916                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     36802057                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      179492908                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1198258823                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1248                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         71039652                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        51298909                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249989893                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            349742367                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      4.793229                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                4.793229                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        296802898                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       151652226                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 392210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        21792                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        19586335                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.293739                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           130322446                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          36756471                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      180193295                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     91693950                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            5                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     36801124                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    350240224                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     93565975                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        42965                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    351975176                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        586251                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    375865088                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         22771                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    377521878                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2261                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         9235                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        12557                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        353480499                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            349976452                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.645470                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        228160901                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.292071                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             349983444                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       384021538                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      139894874                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.208628                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.208628                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         5804      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    136233192     38.70%     38.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       250660      0.07%     38.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           14      0.00%     38.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      6295472      1.79%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            2      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd          168      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      1147317      0.33%     40.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     40.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt         1698      0.00%     40.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      2863760      0.81%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     27044347      7.68%     49.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       592710      0.17%     49.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      2309914      0.66%     50.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     44921553     12.76%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     40846649     11.60%     74.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6818926      1.94%     76.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     52747335     14.98%     91.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     29938607      8.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     352018141                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      193369738                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    380935860                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    186762111                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    187008576                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            9005450                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.025582                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         210546      2.34%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           175      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             8      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc          147      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      2.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       594235      6.60%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      8.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp        31414      0.35%      9.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt        13717      0.15%      9.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      1471956     16.35%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     25.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2891797     32.11%     57.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       112329      1.25%     59.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3671906     40.77%     99.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite         7220      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     167648049                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1529982206                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    163214341                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    163731738                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         350240209                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        352018141                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded           15                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined       497857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         9721                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined       809258                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1197866613                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.293871                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.101378                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1085396780     90.61%     90.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     32503211      2.71%     93.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     20690821      1.73%     95.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     15864140      1.32%     96.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     15863589      1.32%     97.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     11080332      0.93%     98.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7275394      0.61%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5506280      0.46%     99.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      3686066      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1197866613                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.293775                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6667210                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1325877                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     91693950                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     36801124                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      179406815                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1198258823                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   1250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         71041044                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        51299974                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249993937                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            349748250                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      4.793152                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                4.793152                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        296807190                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       151654612                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 403849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        21796                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        19586624                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.293932                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           130550165                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          36757191                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      180488717                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     91695468                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     36801979                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    350246769                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     93792974                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        42936                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    352206785                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        607181                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    380674715                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         22753                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    382340333                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2269                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         9233                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        12563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        353537674                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            349982545                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.645301                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        228138048                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.292076                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             349989605                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       384479590                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      139897574                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.208631                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.208631                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         5816      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    136235778     38.68%     38.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       250652      0.07%     38.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv           14      0.00%     38.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      6295649      1.79%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            1      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd          166      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      1147349      0.33%     40.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     40.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt         1694      0.00%     40.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2863834      0.81%     41.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     41.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     41.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     41.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     41.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     27044702      7.68%     49.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       592709      0.17%     49.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      2309961      0.66%     50.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     44922155     12.75%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     40995399     11.64%     74.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6819130      1.94%     76.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     52825549     15.00%     91.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     29939153      8.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     352249724                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      193459482                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    381106010                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    186765087                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    187011536                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            9021275                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.025610                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         210042      2.33%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu           175      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             8      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc          147      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      2.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       594263      6.59%      8.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      8.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp        30729      0.34%      9.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        13625      0.15%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      1477055     16.37%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     25.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2905574     32.21%     57.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       105462      1.17%     59.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3677152     40.76%     99.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         7043      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     167805701                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1530279412                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    163217458                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    163735939                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         350246751                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        352249724                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           18                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       498452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         9728                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       810846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1197854974                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.294067                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.101628                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1085325143     90.61%     90.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     32481035      2.71%     93.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     20727910      1.73%     95.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     15836830      1.32%     96.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     15966022      1.33%     97.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     11049067      0.92%     98.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7271153      0.61%     99.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5516474      0.46%     99.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3681340      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1197854974                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.293968                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      6668550                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1325726                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     91695468                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     36801979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      179635406                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1198258823                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     81781792                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        81781799                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     81781849                       # number of overall hits
system.cpu0.dcache.overall_hits::total       81781856                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     29566194                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29566197                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     30168897                       # number of overall misses
system.cpu0.dcache.overall_misses::total     30168900                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1678525791168                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1678525791168                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1678525791168                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1678525791168                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    111347986                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    111347996                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    111950746                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    111950756                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.300000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.265530                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.265530                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.300000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.269484                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.269484                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 56771.791160                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56771.785400                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 55637.625438                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 55637.619906                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     48294813                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1195                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           845143                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.143954                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   199.166667                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25065684                       # number of writebacks
system.cpu0.dcache.writebacks::total         25065684                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      5087911                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5087911                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      5087911                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5087911                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     24478283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     24478283                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     25080970                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25080970                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 1218648339291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1218648339291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 1336841075577                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1336841075577                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.219836                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.219836                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.224036                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.224036                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 49784.878265                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 49784.878265                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 53301.011706                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53301.011706                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25065684                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            5                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     56239553                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       56239558                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     18359919                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18359922                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1387147304493                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1387147304493                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     74599472                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     74599480                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.375000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.246113                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.246113                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 75553.018752                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75553.006407                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      4614447                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4614447                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     13745472                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13745472                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 932736755241                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 932736755241                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.184257                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184257                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 67857.746554                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67857.746554                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25542239                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25542241                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data     11206275                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11206275                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 291378486675                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 291378486675                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     36748514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     36748516                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.304945                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.304945                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 26001.368579                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26001.368579                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       473464                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       473464                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data     10732811                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10732811                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 285911584050                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 285911584050                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.292061                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.292061                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 26639.021599                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26639.021599                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       602703                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       602703                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       602760                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       602760                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.999905                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.999905                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       602687                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       602687                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 118192736286                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 118192736286                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 196109.649430                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 196109.649430                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.988693                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          106862828                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25066196                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.263225                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000193                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.988500                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        920672244                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       920672244                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     30999145                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30999172                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     30999145                       # number of overall hits
system.cpu0.icache.overall_hits::total       30999172                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2624                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2627                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2624                       # number of overall misses
system.cpu0.icache.overall_misses::total         2627                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    300629070                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    300629070                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    300629070                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    300629070                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           30                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     31001769                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31001799                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           30                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     31001769                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31001799                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000085                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000085                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 114569.005335                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 114438.169014                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 114569.005335                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 114438.169014                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         1145                       # number of writebacks
system.cpu0.icache.writebacks::total             1145                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          970                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          970                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          970                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          970                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         1654                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1654                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         1654                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1654                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    195302502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    195302502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    195302502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    195302502                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 118078.900846                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 118078.900846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 118078.900846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 118078.900846                       # average overall mshr miss latency
system.cpu0.icache.replacements                  1145                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     30999145                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30999172                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2624                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2627                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    300629070                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    300629070                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     31001769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31001799                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 114569.005335                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 114438.169014                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          970                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          970                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         1654                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1654                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    195302502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    195302502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 118078.900846                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 118078.900846                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          480.220252                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31000829                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1657                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         18709.009656                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.601541                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   479.618711                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.001175                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.936755                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.937930                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        248016049                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       248016049                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp       14304732                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty     20196381                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     16137719                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        14776                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        14776                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq      10763122                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp     10763121                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq     14304732                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         4459                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     75227629                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           75232088                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       179328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   3208440320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          3208619648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     11267271                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              721105344                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      36349910                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.002695                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.051847                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            36251932     99.73%     99.73% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               97978      0.27%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        36349910                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     33394295799                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy        1652346                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    25046047215                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          193                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data     13892457                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total       13892650                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          193                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data     13892457                       # number of overall hits
system.cpu0.l2cache.overall_hits::total      13892650                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1461                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     11173737                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     11175204                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1461                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     11173737                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     11175204                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    193408398                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 1222235160644                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1222428569042                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    193408398                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 1222235160644                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1222428569042                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         1654                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     25066194                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     25067854                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         1654                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     25066194                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     25067854                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.883313                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.445769                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.445798                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.883313                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.445769                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.445798                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 132380.833676                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 109384.636549                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 109387.584248                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 132380.833676                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 109384.636549                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 109387.584248                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     11267271                       # number of writebacks
system.cpu0.l2cache.writebacks::total        11267271                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1461                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     11173737                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     11175198                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1461                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     11173737                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     11175198                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    192921885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 1218514306556                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1218707228441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    192921885                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 1218514306556                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1218707228441                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.883313                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.445769                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.445798                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.883313                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.445769                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.445798                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 132047.833676                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 109051.636579                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 109054.643009                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 132047.833676                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 109051.636579                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 109054.643009                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             11267271                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks     12194635                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total     12194635                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks     12194635                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total     12194635                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks     12869448                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total     12869448                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks     12869448                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total     12869448                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        14776                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        14776                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data      3542065                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total      3542065                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      7221057                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      7221057                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 254620897157                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 254620897157                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data     10763122                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total     10763122                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.670907                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.670907                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 35260.890083                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 35260.890083                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      7221057                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      7221057                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 252216285509                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 252216285509                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.670907                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.670907                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 34927.890129                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 34927.890129                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          193                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data     10350392                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total     10350585                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1461                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      3952680                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      3954147                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    193408398                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 967614263487                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 967807671885                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst         1654                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data     14303072                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total     14304732                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.883313                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.276352                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.276422                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 132380.833676                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 244799.544483                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 244757.635941                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1461                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      3952680                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      3954141                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    192921885                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 966298021047                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 966490942932                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.883313                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.276352                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.276422                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 132047.833676                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 244466.544483                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 244425.007336                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2682.428517                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          50146712                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        11270072                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.449547                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    19.287848                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000538                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   528.577171                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2131.562960                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.004709                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.129047                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.520401                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.654890                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2801                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          673                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1294                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          753                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.683838                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       813661080                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      813661080                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 399020188382                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29631.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29631.numOps                      0                       # Number of Ops committed
system.cpu0.thread29631.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            7                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     81718957                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        81718964                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            7                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     81719014                       # number of overall hits
system.cpu1.dcache.overall_hits::total       81719021                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     29625780                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      29625783                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     30228482                       # number of overall misses
system.cpu1.dcache.overall_misses::total     30228485                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1667338769719                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1667338769719                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1667338769719                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1667338769719                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    111344737                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    111344747                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    111947496                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    111947506                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.300000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.266073                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.266073                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.300000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.270024                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.270024                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 56279.995656                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56279.989957                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 55157.872953                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55157.867479                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     45315651                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1416                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           827739                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.746304                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          236                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     25064256                       # number of writebacks
system.cpu1.dcache.writebacks::total         25064256                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      5147805                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5147805                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      5147805                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5147805                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     24477975                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     24477975                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     25080661                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     25080661                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 1206658074556                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1206658074556                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 1324866480157                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1324866480157                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.219840                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.219840                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.224039                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.224039                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 49295.665779                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 49295.665779                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 52824.225014                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 52824.225014                       # average overall mshr miss latency
system.cpu1.dcache.replacements              25064256                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            5                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     56179545                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       56179550                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     18417367                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     18417370                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1375891448283                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1375891448283                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     74596912                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     74596920                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.375000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.246892                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.246892                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 74706.197052                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74706.184883                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4674115                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4674115                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data     13743252                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13743252                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 920679345054                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 920679345054                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.184234                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184234                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 66991.374753                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66991.374753                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25539412                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25539414                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data     11208413                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     11208413                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 291447321436                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 291447321436                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     36747825                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     36747827                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.305009                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.305009                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 26002.550177                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26002.550177                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       473690                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       473690                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data     10734723                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     10734723                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 285978729502                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 285978729502                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.292119                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.292119                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 26640.531805                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26640.531805                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       602702                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       602702                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.999905                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.999905                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       602686                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       602686                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 118208405601                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 118208405601                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 196135.973958                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 196135.973958                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.988781                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          106799688                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         25064768                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.260949                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000192                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.988589                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        920644816                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       920644816                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     30998846                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30998873                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     30998846                       # number of overall hits
system.cpu1.icache.overall_hits::total       30998873                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         2607                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2610                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         2607                       # number of overall misses
system.cpu1.icache.overall_misses::total         2610                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    288900144                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    288900144                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    288900144                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    288900144                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           30                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     31001453                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     31001483                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           30                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     31001453                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     31001483                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 110817.086306                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 110689.710345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 110817.086306                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 110689.710345                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         1140                       # number of writebacks
system.cpu1.icache.writebacks::total             1140                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          958                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          958                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          958                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          958                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1649                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1649                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1649                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1649                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    185496984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    185496984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    185496984                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    185496984                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 112490.590661                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 112490.590661                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 112490.590661                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 112490.590661                       # average overall mshr miss latency
system.cpu1.icache.replacements                  1140                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     30998846                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30998873                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         2607                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2610                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    288900144                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    288900144                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     31001453                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     31001483                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 110817.086306                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 110689.710345                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          958                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          958                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1649                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1649                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    185496984                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    185496984                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 112490.590661                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 112490.590661                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          480.185512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31000525                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1652                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         18765.450969                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.601572                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   479.583939                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.001175                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.936687                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.937862                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        248013516                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       248013516                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp       14302494                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty     20219358                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     16207403                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        15895                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        15895                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq      10763927                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp     10763926                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq     14302494                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         4444                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     75225583                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           75230027                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       178688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   3208257536                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          3208436224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     11361365                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              727127360                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      36443681                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.002721                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.052091                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            36344523     99.73%     99.73% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               99158      0.27%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        36443681                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     33392739834                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy        1647683                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    25044993270                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          192                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data     13798227                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total       13798419                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          192                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data     13798227                       # number of overall hits
system.cpu1.l2cache.overall_hits::total      13798419                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1457                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     11266539                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     11268002                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1457                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     11266539                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     11268002                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    183617199                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 1211310618858                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1211494236057                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    183617199                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 1211310618858                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1211494236057                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst         1649                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     25064766                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     25066421                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst         1649                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     25064766                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     25066421                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.883566                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.449497                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.449526                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.883566                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.449497                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.449526                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 126024.158545                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 107513.995102                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 107516.331294                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 126024.158545                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 107513.995102                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 107516.331294                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     11361363                       # number of writebacks
system.cpu1.l2cache.writebacks::total        11361363                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1456                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     11266539                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     11267995                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1456                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     11266539                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     11267995                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    182459691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 1207558861704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1207741321395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    182459691                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 1207558861704                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1207741321395                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.882959                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.449497                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.449525                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.882959                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.449497                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.449525                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 125315.721841                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 107180.995131                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 107183.338420                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 125315.721841                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 107180.995131                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 107183.338420                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             11361363                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks     12188212                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total     12188212                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks     12188212                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total     12188212                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks     12874451                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total     12874451                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks     12874451                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total     12874451                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        15893                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        15893                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        15895                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        15895                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000126                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000126                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data      3520100                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total      3520100                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      7243827                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      7243827                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 254831038209                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 254831038209                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data     10763927                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total     10763927                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.672973                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.672973                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 35179.061870                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 35179.061870                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      7243827                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      7243827                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 252418844151                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 252418844151                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.672973                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.672973                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 34846.061916                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 34846.061916                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          192                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data     10278127                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total     10278319                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1457                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      4022712                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      4024175                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    183617199                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 956479580649                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 956663197848                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst         1649                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data     14300839                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total     14302494                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.883566                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.281292                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.281362                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 126024.158545                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 237769.838022                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 237729.024669                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1456                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      4022712                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      4024168                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    182459691                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 955140017553                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 955322477244                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.882959                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.281292                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.281361                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 125315.721841                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 237436.838022                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 237396.271041                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2624.747161                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          50144975                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        11364086                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.412583                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    20.981433                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.000393                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000538                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   516.491968                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2087.272829                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.005122                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.126097                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.509588                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.640807                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2723                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          672                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1293                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          677                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.664795                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       813727206                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      813727206                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 399020188382                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29631.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29631.numOps                      0                       # Number of Ops committed
system.cpu1.thread29631.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            7                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     81760244                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        81760251                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            7                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     81760304                       # number of overall hits
system.cpu2.dcache.overall_hits::total       81760311                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     29583066                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      29583069                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     30185766                       # number of overall misses
system.cpu2.dcache.overall_misses::total     30185769                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1668263154232                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1668263154232                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1668263154232                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1668263154232                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    111343310                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    111343320                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    111946070                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    111946080                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.300000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.265692                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.265692                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.300000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.269646                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.269646                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 56392.503543                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56392.497825                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 55266.550275                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55266.544782                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     46689704                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          836                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           796224                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    58.638906                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          209                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     25069928                       # number of writebacks
system.cpu2.dcache.writebacks::total         25069928                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      5099419                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5099419                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      5099419                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5099419                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     24483647                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     24483647                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     25086334                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     25086334                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 1208651371420                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1208651371420                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 1326736471783                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1326736471783                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.219893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.219893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.224093                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.224093                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 49365.659104                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49365.659104                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 52886.821637                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 52886.821637                       # average overall mshr miss latency
system.cpu2.dcache.replacements              25069928                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            5                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     56224238                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       56224243                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     18372204                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     18372207                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1376465799357                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1376465799357                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     74596442                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     74596450                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.375000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.246288                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.246288                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 74921.103606                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74921.091372                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4628158                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4628158                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data     13744046                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     13744046                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 922310387712                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 922310387712                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.184245                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.184245                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 67106.177301                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 67106.177301                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25536006                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25536008                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data     11210862                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     11210862                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 291797354875                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 291797354875                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     36746868                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     36746870                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.305083                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.305083                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 26028.092655                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 26028.092655                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       471261                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       471261                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data     10739601                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total     10739601                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 286340983708                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 286340983708                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.292259                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.292259                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 26662.162189                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26662.162189                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data           60                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           60                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       602700                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       602700                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       602760                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       602760                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.999900                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.999900                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       602687                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       602687                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 118085100363                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 118085100363                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 195931.056026                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 195931.056026                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.988864                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          106846651                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         25070440                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             4.261858                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000192                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.988672                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999978                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        920639080                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       920639080                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30998124                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30998151                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30998124                       # number of overall hits
system.cpu2.icache.overall_hits::total       30998151                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst         2613                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2616                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst         2613                       # number of overall misses
system.cpu2.icache.overall_misses::total         2616                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    311583438                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    311583438                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    311583438                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    311583438                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           30                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     31000737                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     31000767                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           30                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     31000737                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     31000767                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 119243.566016                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 119106.818807                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 119243.566016                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 119106.818807                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         1142                       # number of writebacks
system.cpu2.icache.writebacks::total             1142                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          962                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          962                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          962                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          962                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst         1651                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1651                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst         1651                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1651                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    199737396                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    199737396                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    199737396                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    199737396                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 120979.646275                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 120979.646275                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 120979.646275                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 120979.646275                       # average overall mshr miss latency
system.cpu2.icache.replacements                  1142                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30998124                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30998151                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst         2613                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2616                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    311583438                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    311583438                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     31000737                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     31000767                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 119243.566016                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 119106.818807                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          962                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          962                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst         1651                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1651                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    199737396                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    199737396                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 120979.646275                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 120979.646275                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.220630                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           30999805                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1654                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         18742.324667                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.601490                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   479.619140                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001175                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.936756                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.937931                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        248007790                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       248007790                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp       14303683                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty     20223812                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     16193828                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        15896                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        15896                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq      10768412                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp     10768411                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq     14303683                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         4450                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     75242601                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           75247051                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       178944                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   3208983552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          3209162496                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     11346570                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              726180480                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      36434600                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.002713                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.052016                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            36335752     99.73%     99.73% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               98848      0.27%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        36434600                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     33400359208                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy        1649349                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    25050659931                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst          195                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data     13818370                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total       13818565                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst          195                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data     13818370                       # number of overall hits
system.cpu2.l2cache.overall_hits::total      13818565                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     11252068                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     11253530                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1456                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     11252068                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     11253530                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    197841627                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 1213025981450                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1213223823077                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    197841627                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 1213025981450                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1213223823077                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst         1651                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     25070438                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     25072095                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst         1651                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     25070438                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     25072095                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.881890                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.448818                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.448847                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.881890                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.448818                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.448847                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 135880.238324                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 107804.714782                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 107808.289761                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 135880.238324                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 107804.714782                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 107808.289761                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     11346570                       # number of writebacks
system.cpu2.l2cache.writebacks::total        11346570                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     11252068                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     11253524                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1456                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     11252068                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     11253524                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    197356779                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 1209279043139                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1209476399918                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    197356779                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 1209279043139                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1209476399918                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.881890                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.448818                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.448847                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.881890                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.448818                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.448847                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 135547.238324                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 107471.714812                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 107475.347271                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 135547.238324                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 107471.714812                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 107475.347271                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             11346570                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks     12193453                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total     12193453                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks     12193453                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total     12193453                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks     12874872                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total     12874872                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks     12874872                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total     12874872                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        15894                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        15894                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        15896                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        15896                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000126                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000126                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data      3523398                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total      3523398                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      7245014                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      7245014                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 255162143444                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 255162143444                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data     10768412                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total     10768412                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.672802                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.672802                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 35218.999362                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 35218.999362                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      7245014                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      7245014                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 252749554115                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 252749554115                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.672802                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.672802                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 34885.999408                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 34885.999408                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst          195                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data     10294972                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total     10295167                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      4007054                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      4008516                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    197841627                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 957863838006                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 958061679633                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst         1651                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data     14302026                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total     14303683                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.881890                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.280174                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.280244                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 135880.238324                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 239044.404694                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 239006.574910                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      4007054                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      4008510                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    197356779                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 956529489024                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 956726845803                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.881890                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.280174                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.280243                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 135547.238324                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 238711.404694                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 238673.932659                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2625.368074                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          50156313                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        11349294                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.419333                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    21.530016                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.000635                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000538                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   517.343697                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2086.493188                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005256                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.126305                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.509398                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.640959                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2724                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          675                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1268                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          679                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.665039                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       813893982                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      813893982                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 399020188382                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29631.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29631.numOps                      0                       # Number of Ops committed
system.cpu2.thread29631.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            7                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     81773759                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        81773766                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            7                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     81773820                       # number of overall hits
system.cpu3.dcache.overall_hits::total       81773827                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     29571517                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      29571520                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     30174215                       # number of overall misses
system.cpu3.dcache.overall_misses::total     30174218                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 1693191066445                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1693191066445                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 1693191066445                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1693191066445                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    111345276                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    111345286                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    111948035                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    111948045                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.300000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.265584                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.265584                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.300000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.269538                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.269538                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 57257.497694                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57257.491886                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 56113.839795                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 56113.834216                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     51546964                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1652                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           863830                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.672579                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          236                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     25067702                       # number of writebacks
system.cpu3.dcache.writebacks::total         25067702                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      5091216                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5091216                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      5091216                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5091216                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     24480301                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     24480301                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     25082987                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     25082987                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 1233285547663                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1233285547663                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 1351481094469                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1351481094469                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.219859                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.219859                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.224059                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.224059                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 50378.692144                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 50378.692144                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 53880.388905                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 53880.388905                       # average overall mshr miss latency
system.cpu3.dcache.replacements              25067702                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            5                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     56233909                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       56233914                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     18363815                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     18363818                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 1400848447302                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1400848447302                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     74597724                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     74597732                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.375000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.246171                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.246171                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 76283.084278                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 76283.071816                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      4618811                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4618811                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data     13745004                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     13745004                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 946404184797                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 946404184797                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.184255                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.184255                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 68854.413196                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 68854.413196                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25539850                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25539852                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data     11207702                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     11207702                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 292342619143                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 292342619143                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     36747552                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     36747554                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.304992                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.304992                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 26084.082102                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 26084.082102                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data       472405                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       472405                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data     10735297                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total     10735297                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 286881362866                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 286881362866                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.292136                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.292136                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 26723.188270                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26723.188270                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data           61                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           61                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       602698                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       602698                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.999899                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.999899                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       602686                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       602686                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data 118195546806                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total 118195546806                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 196114.638147                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 196114.638147                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.988958                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          106856817                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         25068214                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.262642                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000190                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.988768                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999978                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        920652574                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       920652574                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           27                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     30998297                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30998324                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           27                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     30998297                       # number of overall hits
system.cpu3.icache.overall_hits::total       30998324                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         2631                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2634                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         2631                       # number of overall misses
system.cpu3.icache.overall_misses::total         2634                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    323337339                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    323337339                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    323337339                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    323337339                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           30                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     31000928                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31000958                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           30                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     31000928                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31000958                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000085                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000085                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 122895.225770                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 122755.253986                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 122895.225770                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 122755.253986                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1148                       # number of writebacks
system.cpu3.icache.writebacks::total             1148                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          974                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          974                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          974                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          974                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         1657                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1657                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         1657                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1657                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    202431366                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    202431366                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    202431366                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    202431366                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 122167.390465                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 122167.390465                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 122167.390465                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 122167.390465                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1148                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           27                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     30998297                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30998324                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         2631                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2634                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    323337339                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    323337339                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     31000928                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31000958                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 122895.225770                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 122755.253986                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          974                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          974                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         1657                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1657                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    202431366                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    202431366                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 122167.390465                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 122167.390465                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          480.186317                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           30999984                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1660                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         18674.689157                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.601486                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   479.584831                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.001175                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.936689                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.937864                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        248009324                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       248009324                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp       14304534                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty     20201752                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     16137267                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        14776                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        14776                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq      10765340                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp     10765340                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq     14304534                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         4468                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     75233682                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           75238150                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       179712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   3208698624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          3208878336                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     11270169                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              721290816                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      36354856                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.002691                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.051806                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            36257022     99.73%     99.73% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               97834      0.27%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        36354856                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     33397027259                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy        1655675                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    25048063197                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          195                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data     13891436                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total       13891631                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          195                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data     13891436                       # number of overall hits
system.cpu3.l2cache.overall_hits::total      13891631                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1462                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     11176775                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     11178243                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1462                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     11176775                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     11178243                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    200528937                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 1236896015674                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1237096544611                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    200528937                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 1236896015674                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1237096544611                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst         1657                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     25068211                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     25069874                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst         1657                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     25068211                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     25069874                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.882317                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.445855                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.445883                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.882317                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.445855                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.445883                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 137160.695622                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 110666.629298                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 110670.035050                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 137160.695622                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 110666.629298                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 110670.035050                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     11270169                       # number of writebacks
system.cpu3.l2cache.writebacks::total        11270169                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1462                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     11176775                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     11178237                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1462                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     11176775                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     11178237                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    200042091                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 1233174149599                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1233374191690                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    200042091                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 1233174149599                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1233374191690                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.882317                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.445855                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.445883                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.882317                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.445855                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.445883                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 136827.695622                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 110333.629298                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 110337.094453                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 136827.695622                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 110333.629298                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 110337.094453                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             11270169                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks     12195763                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total     12195763                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks     12195763                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total     12195763                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks     12870344                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total     12870344                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks     12870344                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total     12870344                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        14776                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        14776                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data      3540048                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total      3540048                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      7225292                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      7225292                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 255594842797                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 255594842797                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data     10765340                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total     10765340                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.671162                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.671162                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 35375.019141                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 35375.019141                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      7225292                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      7225292                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 253188820561                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 253188820561                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.671162                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.671162                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 35042.019141                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 35042.019141                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          195                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data     10351388                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total     10351583                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1462                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      3951483                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      3952951                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    200528937                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 981301172877                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 981501701814                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst         1657                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data     14302871                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total     14304534                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.882317                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.276272                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.276343                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 137160.695622                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 248337.440115                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 248295.944426                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1462                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      3951483                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      3952945                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    200042091                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 979985329038                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 980185371129                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.882317                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.276272                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.276342                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 136827.695622                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 248004.440115                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 247963.321303                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2683.216183                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          50150757                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        11272971                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.448761                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    19.140173                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000537                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   528.962593                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2132.112879                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004673                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.129141                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.520535                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.655082                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2802                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          671                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1277                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          754                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.684082                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       813728667                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      813728667                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 399020188382                       # Cumulative time (in ticks) in various power states
system.cpu3.thread25665.numInsts                    0                       # Number of Instructions committed
system.cpu3.thread25665.numOps                      0                       # Number of Ops committed
system.cpu3.thread25665.numMemRefs                  0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            15939788                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      39857988                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      12793350                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           8553270                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq           28935189                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp          28935187                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       15939788                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     33522462                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     33800969                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     33757545                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     33531572                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               134612548                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1430224576                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1442109696                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1440256704                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1430613056                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5743204032                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          16342020                       # Total snoops (count)
system.l3bus.snoopTraffic                   498480000                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           61657639                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000000                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.000180                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 61657637    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        2      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total             61657639                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          45225370415                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization               11.3                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          7452585345                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          7513528640                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          7504827547                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.9                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          7455888218                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.9                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      7070509                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      7163385                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      7148991                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      7073649                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            28456536                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      7070509                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      7163385                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      7148991                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      7073649                       # number of overall hits
system.l3cache.overall_hits::total           28456536                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1461                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      4103227                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1455                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      4103154                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      4103077                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1461                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      4103126                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          16418441                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1461                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      4103227                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1455                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      4103154                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1456                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      4103077                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1461                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      4103126                       # number of overall misses
system.l3cache.overall_misses::total         16418441                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    186975837                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1058419409703                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    176581570                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1045325657901                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    191495646                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 1047526923656                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    194131670                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 1072900314663                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 4224921490646                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    186975837                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1058419409703                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    176581570                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1045325657901                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    191495646                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 1047526923656                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    194131670                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 1072900314663                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 4224921490646                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1461                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     11173736                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1456                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     11266539                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1456                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     11252068                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1462                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     11176775                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        44874977                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1461                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     11173736                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1456                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     11266539                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1456                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     11252068                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1462                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     11176775                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       44874977                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.367221                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.999313                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.364189                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.364651                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.999316                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.367112                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.365871                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.367221                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.999313                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.364189                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.364651                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.999316                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.367112                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.365871                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 127977.985626                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 257948.051547                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 121361.903780                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 254761.497595                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 131521.734890                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 255302.770008                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 132875.886379                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 261483.638246                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 257327.811492                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 127977.985626                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 257948.051547                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 121361.903780                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 254761.497595                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 131521.734890                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 255302.770008                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 132875.886379                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 261483.638246                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 257327.811492                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        7788750                       # number of writebacks
system.l3cache.writebacks::total              7788750                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1461                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      4103227                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1455                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      4103154                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1456                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      4103077                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1461                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      4103126                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     16418417                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1461                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      4103227                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1455                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      4103154                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1456                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      4103077                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1461                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      4103126                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     16418417                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    177245577                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1031091917883                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    166891270                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1017998652261                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    181798686                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1020200437496                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    184401410                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1045573495503                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 4115574840086                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    177245577                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1031091917883                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    166891270                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1017998652261                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    181798686                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1020200437496                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    184401410                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1045573495503                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 4115574840086                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.367221                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.999313                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.364189                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.364651                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.999316                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.367112                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.365870                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.367221                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.999313                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.364189                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.364651                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.999316                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.367112                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.365870                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 121317.985626                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 251288.051547                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 114701.903780                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 248101.497595                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 124861.734890                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 248642.771631                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 126215.886379                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 254823.638246                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 250668.188053                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 121317.985626                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 251288.051547                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 114701.903780                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 248101.497595                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 124861.734890                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 248642.771631                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 126215.886379                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 254823.638246                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 250668.188053                       # average overall mshr miss latency
system.l3cache.replacements                  16342020                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     32069238                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     32069238                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     32069238                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     32069238                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     12793350                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     12793350                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     12793350                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     12793350                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data      6027320                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data      6050105                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data      6051335                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data      6031607                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total         24160367                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      1193736                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      1193722                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      1193679                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      1193685                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        4774822                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 130168452783                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 129721607451                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 130196437439                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 131040825856                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 521127323529                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      7221056                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      7243827                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      7245014                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      7225292                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total     28935189                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.165313                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.164792                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.164759                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.165209                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.165018                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 109042.914667                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 108669.864048                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 109071.565671                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 109778.397028                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 109140.680748                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      1193736                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      1193722                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      1193679                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      1193685                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      4774822                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 122218171023                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 121771418931                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 122246541959                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 123090883756                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 489327015669                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.165313                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.164792                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.164759                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.165209                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.165018                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 102382.914667                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 102009.864048                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 102411.571251                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 103118.397028                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 102480.682142                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1043189                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1113280                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1097656                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1042042                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      4296169                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1461                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      2909491                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1455                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      2909432                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      2909398                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1461                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      2909441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     11643619                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    186975837                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 928250956920                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    176581570                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 915604050450                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    191495646                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 917330486217                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    194131670                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 941859488807                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 3703794167117                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1461                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      3952680                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1456                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      4022712                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1456                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      4007054                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1462                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      3951483                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     15939788                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.736081                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.999313                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.723251                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.726069                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.999316                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.736291                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.730475                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 127977.985626                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 319042.388143                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 121361.903780                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 314701.993533                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 131521.734890                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 315299.070879                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 132875.886379                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 323725.240968                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 318096.475599                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1461                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      2909491                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1455                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      2909432                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1456                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      2909398                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1461                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      2909441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     11643595                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    177245577                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 908873746860                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    166891270                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 896227233330                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    181798686                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 897953895537                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    184401410                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 922482611747                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 3626247824417                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.736081                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.999313                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.723251                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.726069                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.999316                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.736291                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.730474                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 121317.985626                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 312382.388143                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 114701.903780                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 308041.993533                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 124861.734890                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 308639.070879                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 126215.886379                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 317065.240968                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 311437.131265                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64193.231795                       # Cycle average of tags in use
system.l3cache.tags.total_refs               73319128                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             44862528                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.634307                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15859461587409                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64193.231795                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.979511                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.979511                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63968                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          319                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2857                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        28212                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        32580                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.976074                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1480663632                       # Number of tag accesses
system.l3cache.tags.data_accesses          1480663632                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   7788748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   4103220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   4103146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   4103068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   4103118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000116163909                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       460563                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       460563                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23253828                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7530899                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16418416                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7788748                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16418416                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7788748                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      12.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      66.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3094                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16418416                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7788748                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1354393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1374806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1305452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1187314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  166906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  220285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  271205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  368173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  463813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  431172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 309092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 233739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 246910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 243366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 295107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 315040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 280618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 265040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 270229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 291383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 317404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 305409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 298210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 282334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 246815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 266171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 276934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 288460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 294267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 290411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 273619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 255538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                 237293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                 224549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                 213619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                 200214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                 192178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                 185121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                 178089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                 168262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                 158410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                 146964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                 131498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                 139434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                 117213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                  84292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                  80142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                  71625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                  64706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                  52004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                  45282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                  43540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                  42386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                  41870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                  40674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                  39977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                  37139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                  54761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                  50319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                  19875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                  18894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                  18019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                  16622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                  13799                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  80046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  94709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 122364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 149046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 170135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 185765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 203244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 219055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 234808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 251624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 267360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 282719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 298605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 313375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 322188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 337634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 363654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 366942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 136430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 121152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                 109736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  99532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  90230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  81089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  74020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  67080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  60916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  54880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  49844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  44571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  40068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  34877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  30522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  25994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  21675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  17755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  14906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  12323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   9770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   7929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   6274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   5213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   4560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   4137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   4649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   6605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   9184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  12254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  16457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  24678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  42728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  71208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                107693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                149174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                179191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                204363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                219562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                227767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                228897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                227792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                227907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                157014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 86169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 45948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                 22253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  9445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  4647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  2646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                   103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                  3214                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       460563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.648467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.054876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       460457     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           82      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           20      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56320-57343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        460563                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       460563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.911248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.801707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.159625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           352687     76.58%     76.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11418      2.48%     79.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            33708      7.32%     86.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            19078      4.14%     90.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            11665      2.53%     93.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             8099      1.76%     94.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             6671      1.45%     96.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             5396      1.17%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             4262      0.93%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             2755      0.60%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26             1600      0.35%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              957      0.21%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              700      0.15%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              490      0.11%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30              406      0.09%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31              238      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32              134      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               79      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               35      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               33      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               16      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               13      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38               12      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                6      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40               13      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                9      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                8      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44               12      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::55                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::63                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::69                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::105               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::114               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        460563                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              1050778624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            498479872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2633.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1249.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  399020104143                       # Total gap between requests
system.mem_ctrls.avgGap                      16483.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        93504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    262606080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        93120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    262601344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        93184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    262596352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    262599552                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    498476480                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 234334.002085990680                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 658127285.447829365730                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 233371.644787896279                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 658115416.374486207962                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 233532.037670912017                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 658102905.729610919952                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 234334.002085990680                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 658110925.373761773109                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1249251245.980249881744                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1461                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      4103227                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1455                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      4103154                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1456                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      4103076                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1461                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      4103126                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      7788748                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst    121584132                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 876939352918                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst    112297277                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 863844497176                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst    127182233                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 866057910271                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    129576548                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 891411972759                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 26090143309884                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     83219.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    213719.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     77180.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    210531.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     87350.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    211075.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     88690.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    217251.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3349722.36                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         14405300                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              94257                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     4645                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 359878                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            6                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4           10                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8           10                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            3                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        93504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    262606528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        93120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    262601856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        93184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    262596864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    262600064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    1050780160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        93504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        93120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        93184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       374080                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    498479872                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    498479872                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1461                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      4103227                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1455                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      4103154                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1456                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      4103076                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1461                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      4103126                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       16418440                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      7788748                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       7788748                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       234334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    658128408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       233372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    658116700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       233532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    658104189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       234334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    658112209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2633400926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       234334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       233372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       233532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       234334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       937496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1249259747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1249259747                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1249259747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       234334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    658128408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       233372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    658116700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       233532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    658104189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       234334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    658112209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3882660673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             16418385                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             7788695                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       525136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       525155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       500708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       500582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       524665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       524777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       501604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       501648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       525058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       524982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       500273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       500371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       525718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       525716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       501385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       501363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       525420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       525346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       501394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       501416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       525652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       525752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       500514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       500366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       525035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       525173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       501254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       501269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       525259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       525160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       500084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       500150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       243376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       243377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       243291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       243292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       243537                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       243532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       243218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       243237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       243492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       243487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       243273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       243273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       243528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       243612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       243504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       243506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       243688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       243684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       243215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       243393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       243753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       243688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       243425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       243409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       243637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       243570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       243118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       243131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       243450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       243447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       242724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       242828                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            3211553982894                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           54706058820                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       3498744373314                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               195607.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          213099.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             6588758                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            3212924                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            40.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           41.25                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     14405376                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   107.546725                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.584391                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   117.270717                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      8468643     58.79%     58.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      5475182     38.01%     96.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       118773      0.82%     97.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        49472      0.34%     97.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        46156      0.32%     98.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        69137      0.48%     98.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        18106      0.13%     98.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7442      0.05%     98.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       152465      1.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     14405376                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1050776640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          498476480                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2633.392105                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1249.251246                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   20.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               13.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               40.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    44926863823.296417                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    59729598248.146591                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   69060928654.390167                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  29273779002.713287                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 142257501648.827820                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 315169135430.540466                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 18316473262.890907                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  678734280071.031372                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1701.002312                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  25162669406                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  35939750000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 337917768976                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11643619                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7788748                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8553270                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4774821                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4774821                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       11643619                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     49178898                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     49178898                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               49178898                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   1549260032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   1549260032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1549260032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16418440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16418440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16418440                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         21285645505                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        30068145018                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       19663122                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     11704137                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        23420                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      6986267                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        6982247                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.942459                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2259230                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2258240                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2254665                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         3575                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          455                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       515320                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts        21298                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1197799393                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.292000                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.291288                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1110726308     92.73%     92.73% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     24365325      2.03%     94.76% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     13409616      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8387948      0.70%     96.58% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      9310188      0.78%     97.36% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2840815      0.24%     97.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3473555      0.29%     97.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1162653      0.10%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     24122985      2.01%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1197799393                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     349757009                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          128242900                       # Number of memory references committed
system.switch_cpus0.commit.loads             91494356                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          19571554                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         186752785                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          247706387                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2252877                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    136081785     38.91%     38.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      6295215      1.80%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      1146980      0.33%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      2863744      0.82%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     27044982      7.73%     49.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      2309950      0.66%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     44922710     12.84%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     39560789     11.31%     74.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6809695      1.95%     76.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     51933567     14.85%     91.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     29938849      8.56%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    349757009                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     24122985                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8570587                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1142965417                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         25414944                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     20900529                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles         22762                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      6965793                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         2140                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     350572522                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        10779                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           91614858                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           36758249                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                55444                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                18826                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        70079                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             251093850                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           19663122                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11496142                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1197779281                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          49768                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         31001769                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes         1359                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1197874246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.293214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.375028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1135366893     94.78%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3911621      0.33%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6387897      0.53%     95.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8191743      0.68%     96.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         3529446      0.29%     96.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         4638351      0.39%     97.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         4888344      0.41%     97.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4348504      0.36%     97.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        26611447      2.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1197874246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.016410                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.209549                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           31001770                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  115                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           16412520                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         202873                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2268                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         54510                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache        653845                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 399020198382                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles         22762                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        15958421                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      603038744                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         37835955                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    541018357                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     350401809                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       602491                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8425630                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      58532026                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     470280560                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    343259098                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          926563636                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       380809433                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        296883705                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    342586589                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          672502                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        112994022                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1523948737                       # The number of ROB reads
system.switch_cpus0.rob.writes              700619668                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          349757009                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       19662989                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     11703960                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        23422                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      6986302                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        6982268                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.942258                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        2259225                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2258247                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2254666                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         3581                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          453                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       515353                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts        21298                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1197815158                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.291991                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.291091                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1110702827     92.73%     92.73% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     24382008      2.04%     94.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     13451252      1.12%     95.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      8373943      0.70%     96.59% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      9315330      0.78%     97.36% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2832619      0.24%     97.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3483296      0.29%     97.89% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1170656      0.10%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     24103227      2.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1197815158                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249995803                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     349750940                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          128240642                       # Number of memory references committed
system.switch_cpus1.commit.loads             91492787                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19571234                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         186749677                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          247701921                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2252845                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    136079305     38.91%     38.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      6295039      1.80%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      1146948      0.33%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      2863664      0.82%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     27044614      7.73%     49.66% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      2309902      0.66%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     44922083     12.84%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     39560084     11.31%     74.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6809567      1.95%     76.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     51932703     14.85%     91.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     29938288      8.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    349750940                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     24103227                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8579005                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1142973202                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         25391070                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     20923943                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles         22775                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      6965787                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         2142                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     350566037                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        10770                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           91613345                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           36757445                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                55436                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                18825                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        71004                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             251089965                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           19662989                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11496159                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1197794097                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          49798                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         31001453                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         1353                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1197890002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.293205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.375069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1135387811     94.78%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3911667      0.33%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6390938      0.53%     95.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8192314      0.68%     96.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3520848      0.29%     96.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         4633908      0.39%     97.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         4883287      0.41%     97.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4349748      0.36%     97.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        26619481      2.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1197890002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.016410                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.209546                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           31001454                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  112                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           16413571                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         203129                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2274                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         54202                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache        636051                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 399020198382                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles         22775                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        15962975                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      603370687                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         37803983                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    540729575                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     350395582                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       588048                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       8417060                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      57354409                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     471145701                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    343252615                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          926546506                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       380801618                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        296878604                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    342580589                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          672026                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        113219920                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1523978224                       # The number of ROB reads
system.switch_cpus1.rob.writes              700607589                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249995803                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          349750940                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       19662397                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     11703633                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        23423                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      6986194                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        6982153                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.942157                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2259171                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2258150                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2254584                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         3566                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          464                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       513622                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts        21302                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1197791922                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.291989                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.290968                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1110689334     92.73%     92.73% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     24349695      2.03%     94.76% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     13444179      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      8394982      0.70%     96.58% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      9340601      0.78%     97.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2834088      0.24%     97.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3482140      0.29%     97.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1161540      0.10%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     24095363      2.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1197791922                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249989893                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     349742367                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          128237485                       # Number of memory references committed
system.switch_cpus2.commit.loads             91490587                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19570780                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         186745296                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          247695622                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2252800                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    136075772     38.91%     38.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      6294786      1.80%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      1146902      0.33%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      2863549      0.82%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     27044091      7.73%     49.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      2309833      0.66%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     44921206     12.84%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     39559102     11.31%     74.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6809384      1.95%     76.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     51931485     14.85%     91.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     29937514      8.56%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    349742367                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     24095363                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8598286                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1142932139                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         25370008                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     20943402                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         22771                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      6965575                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         2138                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     350554879                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        10794                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           91611140                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           36756473                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                55438                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                18825                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        76128                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             251083099                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           19662397                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11495908                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1197765591                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          49784                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         31000737                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes         1356                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1197866613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.293202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.375006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1135365056     94.78%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3910902      0.33%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6383548      0.53%     95.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8189359      0.68%     96.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         3534354      0.30%     96.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         4633148      0.39%     97.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         4889601      0.41%     97.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         4354630      0.36%     97.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        26606015      2.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1197866613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.016409                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.209540                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           31000738                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  110                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           16411856                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         203363                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2261                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         54226                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache        611230                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 399020198382                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         22771                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        15971030                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      602970475                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         37844365                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    541057965                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     350385004                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       582826                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8450180                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      56935732                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     471931352                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    343242267                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          926519245                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       380789393                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        296871527                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    342572082                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          670182                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        113066707                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1523952548                       # The number of ROB reads
system.switch_cpus2.rob.writes              700586827                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249989893                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          349742367                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       19662607                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     11703745                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        23419                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      6986168                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        6982124                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.942114                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2259175                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2258231                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2254618                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         3613                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          457                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       514268                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        21296                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1197780271                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.291997                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.291188                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1110701149     92.73%     92.73% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     24360676      2.03%     94.76% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     13415802      1.12%     95.88% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      8386685      0.70%     96.58% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9323294      0.78%     97.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2840611      0.24%     97.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3476351      0.29%     97.89% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1164046      0.10%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     24111657      2.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1197780271                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249993937                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     349748250                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          128239632                       # Number of memory references committed
system.switch_cpus3.commit.loads             91492082                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19571091                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         186748297                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          247699936                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2252831                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    136078211     38.91%     38.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      6294962      1.80%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      1146934      0.33%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      2863629      0.82%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     27044453      7.73%     49.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      2309881      0.66%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     44921805     12.84%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     39559770     11.31%     74.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6809511      1.95%     76.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     51932312     14.85%     91.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     29938039      8.56%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    349748250                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     24111657                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8573256                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1142944251                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         25410122                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     20904585                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         22753                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      6965615                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         2142                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     350561228                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        10754                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           91612605                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           36757193                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                55442                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                18826                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        73416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             251086345                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           19662607                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11495917                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1197756680                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          49752                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         31000928                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         1362                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1197854974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.293210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.375020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1135344214     94.78%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         3914340      0.33%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6422369      0.54%     95.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8152655      0.68%     96.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         3530937      0.29%     96.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         4614239      0.39%     97.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         4911524      0.41%     97.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4376071      0.37%     97.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        26588625      2.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1197854974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.016409                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.209543                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           31000929                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  112                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16258433017608                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           16412006                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         203359                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2269                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         54418                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache        672520                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 399020198382                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         22753                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        15966865                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      600912677                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         37847671                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    543105001                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     350391597                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       585519                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8492942                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      59104701                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     471846645                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    343249055                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          926536460                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       380797377                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        296876163                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    342577922                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          671062                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        112765115                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1523931132                       # The number of ROB reads
system.switch_cpus3.rob.writes              700599975                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249993937                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          349748250                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
