Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      old # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6kernelv'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6kernelv'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6kernelv'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6kernelv'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6kernelv'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6kernelv'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6kernelv'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6kernelv'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6kernelv'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6kernelv'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6kernelv'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6kernelv'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6kernelv'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6kernelv'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6kernelv'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6kernelv'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6kernelv'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6kernelv'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6kernelv'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6kernelv'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6kernelv'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6kernelv'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6kernelv'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6kernelv'
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 12690
gpu_sim_insn = 6559671
gpu_ipc =     516.9166
gpu_tot_sim_cycle = 12690
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     516.9166
gpu_tot_issued_cta = 51
gpu_occupancy = 39.5620% 
gpu_tot_occupancy = 39.5620% 
max_total_param_size = 0
gpu_stall_dramfull = 732
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.1002
partiton_level_parallism_total  =       3.1002
partiton_level_parallism_util =       7.2358
partiton_level_parallism_util_total  =       7.2358
L2_BW  =     119.0461 GB/Sec
L2_BW_total  =     119.0461 GB/Sec
gpu_total_sim_rate=1311934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1993, Miss = 1516, Miss_rate = 0.761, Pending_hits = 171, Reservation_fails = 68
	L1D_cache_core[1]: Access = 2072, Miss = 1597, Miss_rate = 0.771, Pending_hits = 161, Reservation_fails = 74
	L1D_cache_core[2]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 157, Reservation_fails = 49
	L1D_cache_core[3]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 168, Reservation_fails = 56
	L1D_cache_core[4]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 158, Reservation_fails = 50
	L1D_cache_core[5]: Access = 2022, Miss = 1541, Miss_rate = 0.762, Pending_hits = 149, Reservation_fails = 84
	L1D_cache_core[6]: Access = 1944, Miss = 1465, Miss_rate = 0.754, Pending_hits = 162, Reservation_fails = 38
	L1D_cache_core[7]: Access = 2066, Miss = 1592, Miss_rate = 0.771, Pending_hits = 166, Reservation_fails = 106
	L1D_cache_core[8]: Access = 1990, Miss = 1516, Miss_rate = 0.762, Pending_hits = 156, Reservation_fails = 172
	L1D_cache_core[9]: Access = 2024, Miss = 1546, Miss_rate = 0.764, Pending_hits = 164, Reservation_fails = 182
	L1D_cache_core[10]: Access = 2074, Miss = 1597, Miss_rate = 0.770, Pending_hits = 171, Reservation_fails = 198
	L1D_cache_core[11]: Access = 2022, Miss = 1546, Miss_rate = 0.765, Pending_hits = 159, Reservation_fails = 152
	L1D_cache_core[12]: Access = 2075, Miss = 1597, Miss_rate = 0.770, Pending_hits = 173, Reservation_fails = 190
	L1D_cache_core[13]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 86, Reservation_fails = 54
	L1D_cache_core[14]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 78, Reservation_fails = 55
	L1D_cache_core[15]: Access = 1006, Miss = 768, Miss_rate = 0.763, Pending_hits = 84, Reservation_fails = 54
	L1D_cache_core[16]: Access = 930, Miss = 692, Miss_rate = 0.744, Pending_hits = 85, Reservation_fails = 54
	L1D_cache_core[17]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 85, Reservation_fails = 59
	L1D_cache_core[18]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 85, Reservation_fails = 71
	L1D_cache_core[19]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 78, Reservation_fails = 70
	L1D_cache_core[20]: Access = 933, Miss = 692, Miss_rate = 0.742, Pending_hits = 93, Reservation_fails = 54
	L1D_cache_core[21]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 91, Reservation_fails = 85
	L1D_cache_core[22]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 84, Reservation_fails = 75
	L1D_cache_core[23]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 76, Reservation_fails = 56
	L1D_cache_core[24]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 87, Reservation_fails = 81
	L1D_cache_core[25]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 80, Reservation_fails = 62
	L1D_cache_core[26]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 85, Reservation_fails = 82
	L1D_cache_core[27]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 83, Reservation_fails = 56
	L1D_cache_core[28]: Access = 931, Miss = 692, Miss_rate = 0.743, Pending_hits = 87, Reservation_fails = 61
	L1D_cache_core[29]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 85, Reservation_fails = 82
	L1D_cache_core[30]: Access = 1061, Miss = 824, Miss_rate = 0.777, Pending_hits = 82, Reservation_fails = 77
	L1D_cache_core[31]: Access = 1012, Miss = 773, Miss_rate = 0.764, Pending_hits = 81, Reservation_fails = 89
	L1D_cache_core[32]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 88, Reservation_fails = 59
	L1D_cache_core[33]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 85, Reservation_fails = 64
	L1D_cache_core[34]: Access = 1014, Miss = 773, Miss_rate = 0.762, Pending_hits = 82, Reservation_fails = 65
	L1D_cache_core[35]: Access = 1009, Miss = 768, Miss_rate = 0.761, Pending_hits = 90, Reservation_fails = 60
	L1D_cache_core[36]: Access = 980, Miss = 743, Miss_rate = 0.758, Pending_hits = 85, Reservation_fails = 76
	L1D_cache_core[37]: Access = 1011, Miss = 773, Miss_rate = 0.765, Pending_hits = 91, Reservation_fails = 93
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 39341
	L1D_total_cache_miss_rate = 0.7638
	L1D_total_cache_pending_hits = 4231
	L1D_total_cache_reservation_fails = 3113
	L1D_cache_data_port_util = 0.030
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4231
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2826
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 287
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18819
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2173
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:104276	W0_Idle:146756	W0_Scoreboard:588071	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:62475	WS1:62526	WS2:59568	WS3:59568	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 150552 {8:18819,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752760 {40:18819,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 1741 
max_icnt2mem_latency = 356 
maxmrqlatency = 282 
max_icnt2sh_latency = 45 
averagemflatency = 584 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 3 
mrq_lat_table:13076 	945 	1118 	2089 	3679 	5715 	3473 	647 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7113 	628 	31391 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	37456 	1807 	55 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30679 	6097 	1845 	592 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        15        18        25        24        18        14        19        16        18        20        23        12        15        13        17 
dram[1]:        17        13        35        32        40        43        21        17        10        27        17        33        12        18        21         9 
dram[2]:        15        16        14        17        12        20        17        28        19        24        15        23        14        30        13        23 
dram[3]:        31        24        18        21        10        14        17        17        20        13        21        36        11        25        12        14 
dram[4]:        18        18        29        29        41        20        25        24        24        15        36        27        35        23        21         9 
dram[5]:        16        12        10        26        13        10        18        24        15        13        26        22        19        13        11         9 
dram[6]:        16        18        23        28        20        21        24        17        14        11        15         9        20        18        14        12 
dram[7]:        25        16        16        19        26        16        18        13        34        12        20        18        46        20        11        14 
dram[8]:        18        38        16        22        12        14        18        22        21        28        17        22        17        23        19        19 
dram[9]:        27        20        24        19        17        26        14        14        19        29        21        15        14        20        15        16 
dram[10]:        14        17        13        15        26        15        14        25        18         9        24        26        12        14        13        14 
dram[11]:        26        20        15        21        18        17        24        21        23        13        24        15        34        22        14        15 
dram[12]:        27        20        19        23        11        23        16        26        19        15        11        11        14        12        17        23 
dram[13]:        25        17        37        15        23        16        14        14        23        19        16        18        14        14        18        14 
dram[14]:        14        11        26        18        42        19        18        16        11        24        10        19        25        13        14        21 
dram[15]:        14        12        17        15        34        11        16        29        20        17        28        22        18        20        19        13 
maximum service time to same row:
dram[0]:      6036      6015      6006      6010      6041      6023      6013      6028      6427      6022      6006      6017      6401      6020      6428      6428 
dram[1]:      6021      6441      6035      5981      6016      6045      6303      6018      6408      6912      5165      5977      6037      6052      6773      5974 
dram[2]:      5998      6444      5995      6008      6400      6406      6002      6039      6367      6010      6379      6042      6405      6414      6011      6010 
dram[3]:      5981      6000      6016      6011      6063      6064      6027      6033      6015      6405      6039      6045      6456      6403      6061      6016 
dram[4]:      5981      6003      5999      6004      6285      6013      6020      6029      6412      6401      5967      6359      6030      6046      6014      6034 
dram[5]:      6011      5985      5978      5976      6059      6055      6006      6006      5991      5981      5964      5961      6043      6027      6034      6399 
dram[6]:      6453      6043      6001      6031      6059      6367      5996      5994      5979      6023      6374      6370      6440      6445      5991      6012 
dram[7]:      6426      6671      6390      6004      6384      6411      6282      6011      6019      6033      5817      5820      6420      6416      6435      6037 
dram[8]:      6049      5987      5994      5976      6008      6041      6044      6010      5991      6030      5828      5834      6051      6054      6029      6004 
dram[9]:      5985      5994      6000      5995      6414      6012      6006      6012      6043      5993      5827      5822      6052      6414      5998      6031 
dram[10]:      5991      6008      6013      6005      6384      6382      6004      5987      5992      6391      5992      5986      6057      6949      6808      6832 
dram[11]:      6003      6031      6021      6020      6408      6121      6109      6715      6373      6371      5292      6116      6068      6130      6433      6435 
dram[12]:      6021      6006      6378      6373      6015      6034      6011      6007      6040      6031      5822      6214      6412      6413      6047      5990 
dram[13]:      6646      6028      6008      5982      6062      6362      6009      6018      6430      6044      5165      5816      6431      6410      5989      5993 
dram[14]:      5999      5992      5978      5988      6815      6394      6053      6676      6375      6399      5997      5993      6045      5987      6014      6011 
dram[15]:      6051      6048      6005      6555      6059      6393      6013      5982      6386      6010      5328      6559      6995      6572      6441      6616 
average row accesses per activate:
dram[0]:  5.125000  4.200000  4.846154  6.888889  5.833333  7.210526  4.096774  5.160000  5.590909  4.720000  7.437500  5.000000  9.363636 12.375000  5.550000  8.750000 
dram[1]:  4.655172  4.212121  7.352941  7.705883  5.869565  5.869565  6.277778  4.958333  3.687500  5.333333  5.578948 11.000000  9.666667  7.235294  8.066667  7.176471 
dram[2]:  4.958333  4.880000  7.529412  5.545455  4.500000  6.736842  5.904762  4.884615  5.631579  6.111111  5.190476  5.473684  8.714286  9.153846  7.125000  5.772727 
dram[3]:  6.882353  5.800000  4.100000  4.920000  4.633333  4.925926  5.863636  5.583333  4.423077  4.640000  5.428571  6.210526 13.000000  8.333333 12.375000 10.300000 
dram[4]:  4.482759  4.464286  6.368421  6.421052  6.473684  5.120000  5.681818  4.032258  5.000000  4.233333  6.812500  6.411765 11.100000  7.466667  6.400000  6.473684 
dram[5]:  4.645161  4.531250  5.523809  5.571429  4.814815  4.814815  4.400000  5.416667  3.631579  4.258065  7.666667  9.583333 16.333334 10.000000  4.695652 13.625000 
dram[6]:  4.703704  4.266667  5.666667  5.428571  6.047619  6.190476  6.761905  4.468750  4.592593  4.653846  5.181818  5.842105 10.900000 11.222222  6.588235  6.470588 
dram[7]:  5.894737  5.043478  4.875000  5.260870  6.100000  4.800000  5.037037  4.962963  5.900000  4.480000  5.789474  5.500000  7.785714  7.866667  6.833333  7.437500 
dram[8]:  4.480000  7.600000  4.840000  6.473684  5.782609  4.517241  6.150000  5.636364  4.863636  5.523809  6.000000  5.450000 13.222222 11.900000  8.428572  7.562500 
dram[9]:  6.388889  4.370370  5.333333  4.880000  6.428571  6.400000  5.076923  4.482759  5.947369  5.850000  5.320000  5.120000  9.545455  8.500000  7.071429  9.272727 
dram[10]:  5.333333  4.107143  4.846154  5.714286  5.640000  5.000000  4.703704  5.280000  5.347826  3.361111  6.588235  4.791667  9.545455  7.142857 10.090909  7.466667 
dram[11]:  4.518518  4.960000  4.666667  6.150000  4.962963  5.791667  5.800000  5.217391  4.760000  5.434783  6.625000  4.666667  9.333333  9.583333  5.500000  7.687500 
dram[12]:  6.315790  4.259259  5.450000  5.043478  6.473684  5.360000  4.303030  6.523809  4.920000  4.535714  5.045455  5.550000 12.000000 14.857142  5.285714  7.266667 
dram[13]:  5.227273  5.545455  6.421052  6.421052  6.105263  5.500000  5.480000  4.500000  4.869565  4.230769  4.720000  4.625000  8.769231 12.333333  6.823529  7.294117 
dram[14]:  3.657895  4.633333  7.625000  6.833333  4.958333  4.615385  5.120000  4.807693  5.000000  4.500000  7.000000  8.416667  8.692307  7.866667  7.277778  6.047619 
dram[15]:  4.466667  4.121212  5.545455  4.913043  6.190476  4.551724  4.290323  5.909091  6.380952  4.433333  5.631579  7.571429  9.800000 12.500000  6.588235  6.562500 
average row locality = 30748/5376 = 5.719494
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        49        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10226
bank skew: 63/18 = 3.50
chip skew: 688/597 = 1.15
number of total write accesses:
dram[0]:        87        87        77        77        78        79        79        77        77        77        78        80        82        80        81        77 
dram[1]:        90        90        77        78        79        77        73        75        79        78        81        80        80        81        77        77 
dram[2]:        87        87        79        78        77        81        79        81        78        77        78        78        80        79        79        81 
dram[3]:        87        90        77        81        78        80        77        79        77        77        81        84        80        80        78        80 
dram[4]:        88        87        79        79        78        82        79        78        77        81        84        86        82        82        78        77 
dram[5]:        87        91        78        78        78        78        78        79        80        78        87        84        80        80        77        78 
dram[6]:        90        87        81        78        78        78        80        80        78        77        80        83        82        80        79        80 
dram[7]:        87        90        81        78        78        78        78        78        79        77        86        89        80        82        77        77 
dram[8]:        83        84        77        77        80        80        78        78        79        79        80        82        81        81        81        78 
dram[9]:        85        85        77        79        79        77        77        78        80        79        84        82        81        80        78        79 
dram[10]:        83        83        80        78        78        81        80        81        80        79        80        81        82        80        80        81 
dram[11]:        83        87        78        82        79        79        77        79        80        79        81        84        80        82        78        80 
dram[12]:        84        83        79        77        77        80        79        78        77        81        80        82        83        81        80        78 
dram[13]:        83        87        77        77        77        77        77        79        79        79        82        80        80        80        78        79 
dram[14]:        92        88        79        77        77        77        79        79        77        78        77        79        83        80        79        81 
dram[15]:        87        88        81        77        77        77        77        77        79        77        79        79        80        82        78        78 
total dram writes = 20522
bank skew: 92/73 = 1.26
chip skew: 1297/1271 = 1.02
average mf latency per bank:
dram[0]:        717       720       777       750       818       775       733       747       747       770       730       732       688       705       759       746
dram[1]:        739       767       848       878       805       812       747       837       775       757      1074       759       764       741       811       793
dram[2]:        745       709       741       744       746       747       769       760       724       721       753       714       719       735       716       730
dram[3]:        694       706       757       751       774       759       781       818       725       708       732       737       708       703       691       712
dram[4]:        716       718       773       737       758       771       743       780       742       742       714       688       704       701       785       759
dram[5]:        769       754       732       743       801       793       794       765       784       758       709       728       681       706       726       700
dram[6]:        726       719       727       728       788       744       827       802       736       755       709       714       721       700       716       724
dram[7]:        730       691       758       729       738       773       761       798       686       720       716       734       731       713       733       756
dram[8]:        725       696       735       780       754       773       745       768       713       708       731       701       708       695       725       754
dram[9]:        701       712       760       734       763       777       807       806       697       733       749       701       717       709       708       679
dram[10]:        713       727       738       783       796       783       786       770       750       744       718       706       707       705       744       752
dram[11]:        717       727       784       737       780       779       716       727       771       753       846       709       684       720       774       740
dram[12]:        721       720       706       734       762       760       786       764       718       738       714       721       692       727       738       710
dram[13]:        719       723       757       722       731       732       799       818       714       734       819       727       718       702       730       732
dram[14]:        751       764       746       732       737       769       761       780       770       762       712       702       704       712       758       762
dram[15]:        750       786       738       770       791       774       845       774       806       786       932       735       701       695       750       741
maximum mf latency per bank:
dram[0]:        827       760       784       783       841       771       776       813       755       760       784       861       765       751       781       746
dram[1]:       1027      1473      1481      1487      1503      1121       812      1431      1466       849      1741      1444      1474      1072      1448      1443
dram[2]:        795       788       721       753       734       740       740       758       801       770       818       730       728       738       746       787
dram[3]:        744       754       802       794       802       791       799       802       780       757       756       749       789       740       754       806
dram[4]:        728       761       798       803       803       781       798       818       754       751       729       747       800       790       815       738
dram[5]:        828       856       819       861       925       782       931       754       811       778       818       806       777       775       752       685
dram[6]:        780       818       840       824       842       838       816       868       746       853       738       751       734       712       849       786
dram[7]:        786       741       826       868       805       883       802       804       737       787       750       754       781       774       766       720
dram[8]:        841       726       729       748       787       797       795       730       729       764       795       753       728       776       775       814
dram[9]:        773       734       844       722       814       831       754       814       755       733       807       751       738       770       753       771
dram[10]:        782       853       775       876       785       803       882       762       816       819       753       760       761       772       758       785
dram[11]:        746       781       850       753       803       792       780       797       795       809      1447       815       710       749       817       732
dram[12]:        777       789       757       793       820       779       812       809       727       782       787       811       725       740       816       706
dram[13]:        742       772       743       773       802       762       759       798       793       754       756       762       766       783       738       722
dram[14]:        773       801       829       787       756       773       824       763       816       836       763       856       775       769       796       776
dram[15]:       1244      1197       766      1214       876      1225      1231      1240      1201       857      1443      1211       748      1200       837       840
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71496 n_act=335 n_pre=319 n_ref_event=0 n_req=1930 n_rd=657 n_rd_L2_A=0 n_write=1273 n_wr_bk=0 bw_util=0.02607
n_activity=30277 dram_eff=0.06374
bk0: 36a 64895i bk1: 39a 64128i bk2: 49a 64930i bk3: 47a 67592i bk4: 62a 65144i bk5: 58a 65897i bk6: 48a 63702i bk7: 52a 65153i bk8: 46a 65208i bk9: 41a 65328i bk10: 41a 66979i bk11: 40a 65749i bk12: 21a 68455i bk13: 19a 68496i bk14: 30a 66776i bk15: 28a 68015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826425
Row_Buffer_Locality_read = 0.701674
Row_Buffer_Locality_write = 0.890809
Bank_Level_Parallism = 4.703862
Bank_Level_Parallism_Col = 3.269790
Bank_Level_Parallism_Ready = 1.299482
write_to_read_ratio_blp_rw_average = 0.520848
GrpLevelPara = 2.341361 

BW Util details:
bwutil = 0.026071 
total_CMD = 74030 
util_bw = 1930 
Wasted_Col = 23265 
Wasted_Row = 2434 
Idle = 46401 

BW Util Bottlenecks: 
RCDc_limit = 18172 
RCDWRc_limit = 10607 
WTRc_limit = 14158 
RTWc_limit = 18976 
CCDLc_limit = 31095 
rwq = 0 
CCDLc_limit_alone = 24980 
WTRc_limit_alone = 10040 
RTWc_limit_alone = 16979 

Commands details: 
total_CMD = 74030 
n_nop = 71496 
Read = 657 
Write = 1273 
L2_Alloc = 0 
L2_WB = 0 
n_act = 335 
n_pre = 319 
n_ref = 0 
n_req = 1930 
total_req = 1930 

Dual Bus Interface Util: 
issued_total_row = 654 
issued_total_col = 1930 
Row_Bus_Util =  0.008834 
CoL_Bus_Util = 0.026071 
Either_Row_CoL_Bus_Util = 0.034229 
Issued_on_Two_Bus_Simul_Util = 0.000675 
issued_two_Eff = 0.019732 
queue_avg = 3.812468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71485 n_act=327 n_pre=311 n_ref_event=0 n_req=1960 n_rd=688 n_rd_L2_A=0 n_write=1272 n_wr_bk=0 bw_util=0.02648
n_activity=30888 dram_eff=0.06346
bk0: 45a 63558i bk1: 49a 61839i bk2: 48a 68054i bk3: 53a 67498i bk4: 56a 63821i bk5: 58a 64610i bk6: 40a 66626i bk7: 44a 64479i bk8: 39a 63022i bk9: 34a 64903i bk10: 25a 66305i bk11: 30a 68261i bk12: 36a 67918i bk13: 42a 66982i bk14: 44a 66953i bk15: 45a 66211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833163
Row_Buffer_Locality_read = 0.716570
Row_Buffer_Locality_write = 0.896226
Bank_Level_Parallism = 4.780398
Bank_Level_Parallism_Col = 3.345610
Bank_Level_Parallism_Ready = 1.296429
write_to_read_ratio_blp_rw_average = 0.503802
GrpLevelPara = 2.280941 

BW Util details:
bwutil = 0.026476 
total_CMD = 74030 
util_bw = 1960 
Wasted_Col = 24439 
Wasted_Row = 1925 
Idle = 45706 

BW Util Bottlenecks: 
RCDc_limit = 18050 
RCDWRc_limit = 10198 
WTRc_limit = 20818 
RTWc_limit = 19264 
CCDLc_limit = 33198 
rwq = 0 
CCDLc_limit_alone = 25131 
WTRc_limit_alone = 14278 
RTWc_limit_alone = 17737 

Commands details: 
total_CMD = 74030 
n_nop = 71485 
Read = 688 
Write = 1272 
L2_Alloc = 0 
L2_WB = 0 
n_act = 327 
n_pre = 311 
n_ref = 0 
n_req = 1960 
total_req = 1960 

Dual Bus Interface Util: 
issued_total_row = 638 
issued_total_col = 1960 
Row_Bus_Util =  0.008618 
CoL_Bus_Util = 0.026476 
Either_Row_CoL_Bus_Util = 0.034378 
Issued_on_Two_Bus_Simul_Util = 0.000716 
issued_two_Eff = 0.020825 
queue_avg = 4.719992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.71999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71527 n_act=324 n_pre=308 n_ref_event=0 n_req=1908 n_rd=629 n_rd_L2_A=0 n_write=1279 n_wr_bk=0 bw_util=0.02577
n_activity=29724 dram_eff=0.06419
bk0: 32a 64963i bk1: 35a 65523i bk2: 49a 67375i bk3: 44a 66616i bk4: 49a 65392i bk5: 47a 66754i bk6: 45a 66534i bk7: 46a 65719i bk8: 29a 66832i bk9: 33a 67737i bk10: 31a 65517i bk11: 26a 67057i bk12: 42a 68179i bk13: 40a 68788i bk14: 35a 68052i bk15: 46a 66514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830189
Row_Buffer_Locality_read = 0.702703
Row_Buffer_Locality_write = 0.892885
Bank_Level_Parallism = 4.451120
Bank_Level_Parallism_Col = 3.047909
Bank_Level_Parallism_Ready = 1.269916
write_to_read_ratio_blp_rw_average = 0.515527
GrpLevelPara = 2.252887 

BW Util details:
bwutil = 0.025773 
total_CMD = 74030 
util_bw = 1908 
Wasted_Col = 22711 
Wasted_Row = 2079 
Idle = 47332 

BW Util Bottlenecks: 
RCDc_limit = 17232 
RCDWRc_limit = 10588 
WTRc_limit = 16131 
RTWc_limit = 15079 
CCDLc_limit = 28941 
rwq = 0 
CCDLc_limit_alone = 23058 
WTRc_limit_alone = 11828 
RTWc_limit_alone = 13499 

Commands details: 
total_CMD = 74030 
n_nop = 71527 
Read = 629 
Write = 1279 
L2_Alloc = 0 
L2_WB = 0 
n_act = 324 
n_pre = 308 
n_ref = 0 
n_req = 1908 
total_req = 1908 

Dual Bus Interface Util: 
issued_total_row = 632 
issued_total_col = 1908 
Row_Bus_Util =  0.008537 
CoL_Bus_Util = 0.025773 
Either_Row_CoL_Bus_Util = 0.033811 
Issued_on_Two_Bus_Simul_Util = 0.000500 
issued_two_Eff = 0.014782 
queue_avg = 3.122248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=3.12225
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71555 n_act=324 n_pre=308 n_ref_event=0 n_req=1883 n_rd=597 n_rd_L2_A=0 n_write=1286 n_wr_bk=0 bw_util=0.02544
n_activity=30346 dram_eff=0.06205
bk0: 30a 68294i bk1: 26a 66673i bk2: 46a 63065i bk3: 42a 65443i bk4: 61a 64305i bk5: 53a 63722i bk6: 52a 64905i bk7: 55a 64430i bk8: 38a 65143i bk9: 39a 65263i bk10: 33a 66556i bk11: 34a 66875i bk12: 24a 69930i bk13: 20a 68559i bk14: 21a 69933i bk15: 23a 69053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827934
Row_Buffer_Locality_read = 0.685092
Row_Buffer_Locality_write = 0.894246
Bank_Level_Parallism = 4.471668
Bank_Level_Parallism_Col = 3.124166
Bank_Level_Parallism_Ready = 1.260223
write_to_read_ratio_blp_rw_average = 0.526296
GrpLevelPara = 2.236590 

BW Util details:
bwutil = 0.025436 
total_CMD = 74030 
util_bw = 1883 
Wasted_Col = 23618 
Wasted_Row = 2277 
Idle = 46252 

BW Util Bottlenecks: 
RCDc_limit = 17473 
RCDWRc_limit = 10467 
WTRc_limit = 14373 
RTWc_limit = 19162 
CCDLc_limit = 29289 
rwq = 0 
CCDLc_limit_alone = 23117 
WTRc_limit_alone = 9947 
RTWc_limit_alone = 17416 

Commands details: 
total_CMD = 74030 
n_nop = 71555 
Read = 597 
Write = 1286 
L2_Alloc = 0 
L2_WB = 0 
n_act = 324 
n_pre = 308 
n_ref = 0 
n_req = 1883 
total_req = 1883 

Dual Bus Interface Util: 
issued_total_row = 632 
issued_total_col = 1883 
Row_Bus_Util =  0.008537 
CoL_Bus_Util = 0.025436 
Either_Row_CoL_Bus_Util = 0.033432 
Issued_on_Two_Bus_Simul_Util = 0.000540 
issued_two_Eff = 0.016162 
queue_avg = 3.659503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=3.6595
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71469 n_act=343 n_pre=327 n_ref_event=0 n_req=1938 n_rd=641 n_rd_L2_A=0 n_write=1297 n_wr_bk=0 bw_util=0.02618
n_activity=30858 dram_eff=0.0628
bk0: 42a 65668i bk1: 38a 64717i bk2: 42a 67382i bk3: 43a 67027i bk4: 45a 66874i bk5: 46a 65249i bk6: 46a 65809i bk7: 47a 63769i bk8: 43a 65652i bk9: 46a 64328i bk10: 25a 66769i bk11: 23a 67955i bk12: 29a 67829i bk13: 30a 67843i bk14: 50a 65889i bk15: 46a 67386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823013
Row_Buffer_Locality_read = 0.683307
Row_Buffer_Locality_write = 0.892059
Bank_Level_Parallism = 4.398495
Bank_Level_Parallism_Col = 2.996777
Bank_Level_Parallism_Ready = 1.295150
write_to_read_ratio_blp_rw_average = 0.520038
GrpLevelPara = 2.210321 

BW Util details:
bwutil = 0.026179 
total_CMD = 74030 
util_bw = 1938 
Wasted_Col = 24780 
Wasted_Row = 1990 
Idle = 45322 

BW Util Bottlenecks: 
RCDc_limit = 18889 
RCDWRc_limit = 10741 
WTRc_limit = 13661 
RTWc_limit = 19631 
CCDLc_limit = 28535 
rwq = 0 
CCDLc_limit_alone = 23091 
WTRc_limit_alone = 9940 
RTWc_limit_alone = 17908 

Commands details: 
total_CMD = 74030 
n_nop = 71469 
Read = 641 
Write = 1297 
L2_Alloc = 0 
L2_WB = 0 
n_act = 343 
n_pre = 327 
n_ref = 0 
n_req = 1938 
total_req = 1938 

Dual Bus Interface Util: 
issued_total_row = 670 
issued_total_col = 1938 
Row_Bus_Util =  0.009050 
CoL_Bus_Util = 0.026179 
Either_Row_CoL_Bus_Util = 0.034594 
Issued_on_Two_Bus_Simul_Util = 0.000635 
issued_two_Eff = 0.018352 
queue_avg = 3.452303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4523
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71419 n_act=356 n_pre=340 n_ref_event=0 n_req=1959 n_rd=668 n_rd_L2_A=0 n_write=1291 n_wr_bk=0 bw_util=0.02646
n_activity=30126 dram_eff=0.06503
bk0: 57a 61633i bk1: 54a 62538i bk2: 38a 65471i bk3: 39a 65455i bk4: 52a 63165i bk5: 52a 63473i bk6: 54a 63280i bk7: 51a 65269i bk8: 58a 60383i bk9: 54a 63516i bk10: 28a 65818i bk11: 31a 67297i bk12: 18a 70296i bk13: 20a 68606i bk14: 31a 66139i bk15: 31a 70711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818275
Row_Buffer_Locality_read = 0.675150
Row_Buffer_Locality_write = 0.892332
Bank_Level_Parallism = 5.255424
Bank_Level_Parallism_Col = 3.578710
Bank_Level_Parallism_Ready = 1.314957
write_to_read_ratio_blp_rw_average = 0.536305
GrpLevelPara = 2.438058 

BW Util details:
bwutil = 0.026462 
total_CMD = 74030 
util_bw = 1959 
Wasted_Col = 23586 
Wasted_Row = 1739 
Idle = 46746 

BW Util Bottlenecks: 
RCDc_limit = 20037 
RCDWRc_limit = 10680 
WTRc_limit = 18644 
RTWc_limit = 24050 
CCDLc_limit = 32370 
rwq = 0 
CCDLc_limit_alone = 24780 
WTRc_limit_alone = 13910 
RTWc_limit_alone = 21194 

Commands details: 
total_CMD = 74030 
n_nop = 71419 
Read = 668 
Write = 1291 
L2_Alloc = 0 
L2_WB = 0 
n_act = 356 
n_pre = 340 
n_ref = 0 
n_req = 1959 
total_req = 1959 

Dual Bus Interface Util: 
issued_total_row = 696 
issued_total_col = 1959 
Row_Bus_Util =  0.009402 
CoL_Bus_Util = 0.026462 
Either_Row_CoL_Bus_Util = 0.035269 
Issued_on_Two_Bus_Simul_Util = 0.000594 
issued_two_Eff = 0.016852 
queue_avg = 4.523693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.52369
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71483 n_act=341 n_pre=325 n_ref_event=0 n_req=1932 n_rd=641 n_rd_L2_A=0 n_write=1291 n_wr_bk=0 bw_util=0.0261
n_activity=28605 dram_eff=0.06754
bk0: 37a 63821i bk1: 41a 62840i bk2: 38a 66085i bk3: 36a 64836i bk4: 49a 65620i bk5: 52a 65526i bk6: 62a 65344i bk7: 63a 60864i bk8: 46a 64691i bk9: 44a 63746i bk10: 34a 66441i bk11: 28a 67118i bk12: 27a 69543i bk13: 21a 69402i bk14: 33a 67747i bk15: 30a 67584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823499
Row_Buffer_Locality_read = 0.695788
Row_Buffer_Locality_write = 0.886909
Bank_Level_Parallism = 5.009782
Bank_Level_Parallism_Col = 3.450409
Bank_Level_Parallism_Ready = 1.304865
write_to_read_ratio_blp_rw_average = 0.498142
GrpLevelPara = 2.416729 

BW Util details:
bwutil = 0.026098 
total_CMD = 74030 
util_bw = 1932 
Wasted_Col = 23393 
Wasted_Row = 1663 
Idle = 47042 

BW Util Bottlenecks: 
RCDc_limit = 18031 
RCDWRc_limit = 11296 
WTRc_limit = 19032 
RTWc_limit = 20409 
CCDLc_limit = 31041 
rwq = 0 
CCDLc_limit_alone = 24311 
WTRc_limit_alone = 13979 
RTWc_limit_alone = 18732 

Commands details: 
total_CMD = 74030 
n_nop = 71483 
Read = 641 
Write = 1291 
L2_Alloc = 0 
L2_WB = 0 
n_act = 341 
n_pre = 325 
n_ref = 0 
n_req = 1932 
total_req = 1932 

Dual Bus Interface Util: 
issued_total_row = 666 
issued_total_col = 1932 
Row_Bus_Util =  0.008996 
CoL_Bus_Util = 0.026098 
Either_Row_CoL_Bus_Util = 0.034405 
Issued_on_Two_Bus_Simul_Util = 0.000689 
issued_two_Eff = 0.020024 
queue_avg = 4.075226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=4.07523
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71529 n_act=335 n_pre=319 n_ref_event=0 n_req=1897 n_rd=602 n_rd_L2_A=0 n_write=1295 n_wr_bk=0 bw_util=0.02562
n_activity=30009 dram_eff=0.06321
bk0: 25a 66522i bk1: 26a 66632i bk2: 36a 63935i bk3: 43a 65240i bk4: 44a 66160i bk5: 42a 64283i bk6: 58a 64591i bk7: 56a 64073i bk8: 39a 65959i bk9: 35a 65638i bk10: 24a 66273i bk11: 21a 66080i bk12: 29a 68022i bk13: 36a 68448i bk14: 46a 66555i bk15: 42a 68160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823405
Row_Buffer_Locality_read = 0.672757
Row_Buffer_Locality_write = 0.893436
Bank_Level_Parallism = 4.722107
Bank_Level_Parallism_Col = 3.220025
Bank_Level_Parallism_Ready = 1.313126
write_to_read_ratio_blp_rw_average = 0.536696
GrpLevelPara = 2.334649 

BW Util details:
bwutil = 0.025625 
total_CMD = 74030 
util_bw = 1897 
Wasted_Col = 23716 
Wasted_Row = 1876 
Idle = 46541 

BW Util Bottlenecks: 
RCDc_limit = 18187 
RCDWRc_limit = 10624 
WTRc_limit = 17628 
RTWc_limit = 18702 
CCDLc_limit = 29665 
rwq = 0 
CCDLc_limit_alone = 24337 
WTRc_limit_alone = 13754 
RTWc_limit_alone = 17248 

Commands details: 
total_CMD = 74030 
n_nop = 71529 
Read = 602 
Write = 1295 
L2_Alloc = 0 
L2_WB = 0 
n_act = 335 
n_pre = 319 
n_ref = 0 
n_req = 1897 
total_req = 1897 

Dual Bus Interface Util: 
issued_total_row = 654 
issued_total_col = 1897 
Row_Bus_Util =  0.008834 
CoL_Bus_Util = 0.025625 
Either_Row_CoL_Bus_Util = 0.033784 
Issued_on_Two_Bus_Simul_Util = 0.000675 
issued_two_Eff = 0.019992 
queue_avg = 3.607727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.60773
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71576 n_act=308 n_pre=292 n_ref_event=0 n_req=1898 n_rd=620 n_rd_L2_A=0 n_write=1278 n_wr_bk=0 bw_util=0.02564
n_activity=29674 dram_eff=0.06396
bk0: 29a 65263i bk1: 30a 68304i bk2: 44a 64857i bk3: 46a 66058i bk4: 53a 64745i bk5: 51a 63431i bk6: 45a 67175i bk7: 46a 66318i bk8: 28a 66655i bk9: 37a 66333i bk10: 28a 67317i bk11: 27a 67022i bk12: 38a 70435i bk13: 38a 69542i bk14: 37a 68096i bk15: 43a 67393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837724
Row_Buffer_Locality_read = 0.704839
Row_Buffer_Locality_write = 0.902191
Bank_Level_Parallism = 4.265054
Bank_Level_Parallism_Col = 2.954375
Bank_Level_Parallism_Ready = 1.251844
write_to_read_ratio_blp_rw_average = 0.498818
GrpLevelPara = 2.248104 

BW Util details:
bwutil = 0.025638 
total_CMD = 74030 
util_bw = 1898 
Wasted_Col = 23709 
Wasted_Row = 1927 
Idle = 46496 

BW Util Bottlenecks: 
RCDc_limit = 16985 
RCDWRc_limit = 9699 
WTRc_limit = 17498 
RTWc_limit = 13975 
CCDLc_limit = 27474 
rwq = 0 
CCDLc_limit_alone = 22420 
WTRc_limit_alone = 13585 
RTWc_limit_alone = 12834 

Commands details: 
total_CMD = 74030 
n_nop = 71576 
Read = 620 
Write = 1278 
L2_Alloc = 0 
L2_WB = 0 
n_act = 308 
n_pre = 292 
n_ref = 0 
n_req = 1898 
total_req = 1898 

Dual Bus Interface Util: 
issued_total_row = 600 
issued_total_col = 1898 
Row_Bus_Util =  0.008105 
CoL_Bus_Util = 0.025638 
Either_Row_CoL_Bus_Util = 0.033149 
Issued_on_Two_Bus_Simul_Util = 0.000594 
issued_two_Eff = 0.017930 
queue_avg = 3.229231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=3.22923
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71543 n_act=327 n_pre=311 n_ref_event=0 n_req=1907 n_rd=627 n_rd_L2_A=0 n_write=1280 n_wr_bk=0 bw_util=0.02576
n_activity=29647 dram_eff=0.06432
bk0: 30a 66745i bk1: 33a 64187i bk2: 51a 65155i bk3: 43a 66223i bk4: 56a 65019i bk5: 51a 65952i bk6: 55a 65087i bk7: 52a 63198i bk8: 33a 65693i bk9: 38a 65839i bk10: 49a 64557i bk11: 46a 65839i bk12: 24a 69403i bk13: 22a 68706i bk14: 21a 67539i bk15: 23a 69003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828526
Row_Buffer_Locality_read = 0.698565
Row_Buffer_Locality_write = 0.892187
Bank_Level_Parallism = 4.575986
Bank_Level_Parallism_Col = 3.225642
Bank_Level_Parallism_Ready = 1.326167
write_to_read_ratio_blp_rw_average = 0.519694
GrpLevelPara = 2.272572 

BW Util details:
bwutil = 0.025760 
total_CMD = 74030 
util_bw = 1907 
Wasted_Col = 23891 
Wasted_Row = 2227 
Idle = 46005 

BW Util Bottlenecks: 
RCDc_limit = 17529 
RCDWRc_limit = 10634 
WTRc_limit = 16774 
RTWc_limit = 18605 
CCDLc_limit = 31273 
rwq = 0 
CCDLc_limit_alone = 25214 
WTRc_limit_alone = 12459 
RTWc_limit_alone = 16861 

Commands details: 
total_CMD = 74030 
n_nop = 71543 
Read = 627 
Write = 1280 
L2_Alloc = 0 
L2_WB = 0 
n_act = 327 
n_pre = 311 
n_ref = 0 
n_req = 1907 
total_req = 1907 

Dual Bus Interface Util: 
issued_total_row = 638 
issued_total_col = 1907 
Row_Bus_Util =  0.008618 
CoL_Bus_Util = 0.025760 
Either_Row_CoL_Bus_Util = 0.033594 
Issued_on_Two_Bus_Simul_Util = 0.000783 
issued_two_Eff = 0.023321 
queue_avg = 4.102607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.10261
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71454 n_act=355 n_pre=339 n_ref_event=0 n_req=1928 n_rd=641 n_rd_L2_A=0 n_write=1287 n_wr_bk=0 bw_util=0.02604
n_activity=29042 dram_eff=0.06639
bk0: 45a 64259i bk1: 32a 64182i bk2: 46a 65032i bk3: 42a 65035i bk4: 63a 63298i bk5: 59a 63235i bk6: 47a 63393i bk7: 51a 63450i bk8: 43a 64519i bk9: 42a 61140i bk10: 32a 66338i bk11: 34a 64366i bk12: 23a 68394i bk13: 20a 67554i bk14: 31a 68385i bk15: 31a 67662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815871
Row_Buffer_Locality_read = 0.673947
Row_Buffer_Locality_write = 0.886558
Bank_Level_Parallism = 5.390595
Bank_Level_Parallism_Col = 3.647427
Bank_Level_Parallism_Ready = 1.352178
write_to_read_ratio_blp_rw_average = 0.552417
GrpLevelPara = 2.494279 

BW Util details:
bwutil = 0.026043 
total_CMD = 74030 
util_bw = 1928 
Wasted_Col = 23526 
Wasted_Row = 1661 
Idle = 46915 

BW Util Bottlenecks: 
RCDc_limit = 19387 
RCDWRc_limit = 11233 
WTRc_limit = 15162 
RTWc_limit = 27811 
CCDLc_limit = 31919 
rwq = 0 
CCDLc_limit_alone = 25310 
WTRc_limit_alone = 11314 
RTWc_limit_alone = 25050 

Commands details: 
total_CMD = 74030 
n_nop = 71454 
Read = 641 
Write = 1287 
L2_Alloc = 0 
L2_WB = 0 
n_act = 355 
n_pre = 339 
n_ref = 0 
n_req = 1928 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 694 
issued_total_col = 1928 
Row_Bus_Util =  0.009375 
CoL_Bus_Util = 0.026043 
Either_Row_CoL_Bus_Util = 0.034797 
Issued_on_Two_Bus_Simul_Util = 0.000621 
issued_two_Eff = 0.017857 
queue_avg = 4.246279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=4.24628
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71477 n_act=343 n_pre=327 n_ref_event=0 n_req=1937 n_rd=649 n_rd_L2_A=0 n_write=1288 n_wr_bk=0 bw_util=0.02617
n_activity=30482 dram_eff=0.06355
bk0: 39a 64562i bk1: 37a 64757i bk2: 48a 63986i bk3: 41a 67126i bk4: 55a 64177i bk5: 60a 64523i bk6: 39a 66554i bk7: 41a 66516i bk8: 39a 64372i bk9: 46a 65823i bk10: 25a 68708i bk11: 28a 65173i bk12: 32a 69781i bk13: 33a 68500i bk14: 43a 65567i bk15: 43a 66790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822922
Row_Buffer_Locality_read = 0.687211
Row_Buffer_Locality_write = 0.891304
Bank_Level_Parallism = 4.690402
Bank_Level_Parallism_Col = 3.198829
Bank_Level_Parallism_Ready = 1.306660
write_to_read_ratio_blp_rw_average = 0.513597
GrpLevelPara = 2.339820 

BW Util details:
bwutil = 0.026165 
total_CMD = 74030 
util_bw = 1937 
Wasted_Col = 23891 
Wasted_Row = 1782 
Idle = 46420 

BW Util Bottlenecks: 
RCDc_limit = 18810 
RCDWRc_limit = 10767 
WTRc_limit = 18729 
RTWc_limit = 17745 
CCDLc_limit = 29567 
rwq = 0 
CCDLc_limit_alone = 24094 
WTRc_limit_alone = 14613 
RTWc_limit_alone = 16388 

Commands details: 
total_CMD = 74030 
n_nop = 71477 
Read = 649 
Write = 1288 
L2_Alloc = 0 
L2_WB = 0 
n_act = 343 
n_pre = 327 
n_ref = 0 
n_req = 1937 
total_req = 1937 

Dual Bus Interface Util: 
issued_total_row = 670 
issued_total_col = 1937 
Row_Bus_Util =  0.009050 
CoL_Bus_Util = 0.026165 
Either_Row_CoL_Bus_Util = 0.034486 
Issued_on_Two_Bus_Simul_Util = 0.000729 
issued_two_Eff = 0.021152 
queue_avg = 3.261894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=3.26189
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71537 n_act=334 n_pre=318 n_ref_event=0 n_req=1900 n_rd=621 n_rd_L2_A=0 n_write=1279 n_wr_bk=0 bw_util=0.02567
n_activity=30857 dram_eff=0.06157
bk0: 36a 65304i bk1: 32a 63605i bk2: 30a 66364i bk3: 39a 65607i bk4: 46a 67121i bk5: 54a 64994i bk6: 63a 62705i bk7: 59a 65047i bk8: 46a 65689i bk9: 46a 63835i bk10: 31a 66632i bk11: 29a 67610i bk12: 25a 69668i bk13: 23a 70341i bk14: 31a 66925i bk15: 31a 68661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824211
Row_Buffer_Locality_read = 0.681159
Row_Buffer_Locality_write = 0.893667
Bank_Level_Parallism = 4.502157
Bank_Level_Parallism_Col = 3.123753
Bank_Level_Parallism_Ready = 1.282632
write_to_read_ratio_blp_rw_average = 0.495769
GrpLevelPara = 2.247272 

BW Util details:
bwutil = 0.025665 
total_CMD = 74030 
util_bw = 1900 
Wasted_Col = 23699 
Wasted_Row = 2448 
Idle = 45983 

BW Util Bottlenecks: 
RCDc_limit = 18335 
RCDWRc_limit = 10444 
WTRc_limit = 18123 
RTWc_limit = 14566 
CCDLc_limit = 29636 
rwq = 0 
CCDLc_limit_alone = 24368 
WTRc_limit_alone = 13967 
RTWc_limit_alone = 13454 

Commands details: 
total_CMD = 74030 
n_nop = 71537 
Read = 621 
Write = 1279 
L2_Alloc = 0 
L2_WB = 0 
n_act = 334 
n_pre = 318 
n_ref = 0 
n_req = 1900 
total_req = 1900 

Dual Bus Interface Util: 
issued_total_row = 652 
issued_total_col = 1900 
Row_Bus_Util =  0.008807 
CoL_Bus_Util = 0.025665 
Either_Row_CoL_Bus_Util = 0.033676 
Issued_on_Two_Bus_Simul_Util = 0.000797 
issued_two_Eff = 0.023666 
queue_avg = 3.616385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=3.61639
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71519 n_act=332 n_pre=316 n_ref_event=0 n_req=1906 n_rd=635 n_rd_L2_A=0 n_write=1271 n_wr_bk=0 bw_util=0.02575
n_activity=30650 dram_eff=0.06219
bk0: 32a 65536i bk1: 35a 66414i bk2: 45a 67424i bk3: 45a 65725i bk4: 39a 66486i bk5: 44a 65050i bk6: 60a 65080i bk7: 56a 63343i bk8: 33a 64942i bk9: 31a 64930i bk10: 36a 64974i bk11: 31a 64962i bk12: 34a 68384i bk13: 31a 68925i bk14: 38a 67768i bk15: 45a 67596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825813
Row_Buffer_Locality_read = 0.700787
Row_Buffer_Locality_write = 0.888277
Bank_Level_Parallism = 4.601186
Bank_Level_Parallism_Col = 3.212151
Bank_Level_Parallism_Ready = 1.300105
write_to_read_ratio_blp_rw_average = 0.538120
GrpLevelPara = 2.321253 

BW Util details:
bwutil = 0.025746 
total_CMD = 74030 
util_bw = 1906 
Wasted_Col = 24395 
Wasted_Row = 1702 
Idle = 46027 

BW Util Bottlenecks: 
RCDc_limit = 17496 
RCDWRc_limit = 11003 
WTRc_limit = 18362 
RTWc_limit = 19306 
CCDLc_limit = 30165 
rwq = 0 
CCDLc_limit_alone = 24302 
WTRc_limit_alone = 13684 
RTWc_limit_alone = 18121 

Commands details: 
total_CMD = 74030 
n_nop = 71519 
Read = 635 
Write = 1271 
L2_Alloc = 0 
L2_WB = 0 
n_act = 332 
n_pre = 316 
n_ref = 0 
n_req = 1906 
total_req = 1906 

Dual Bus Interface Util: 
issued_total_row = 648 
issued_total_col = 1906 
Row_Bus_Util =  0.008753 
CoL_Bus_Util = 0.025746 
Either_Row_CoL_Bus_Util = 0.033919 
Issued_on_Two_Bus_Simul_Util = 0.000581 
issued_two_Eff = 0.017125 
queue_avg = 3.572309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=3.57231
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71465 n_act=346 n_pre=330 n_ref_event=0 n_req=1940 n_rd=658 n_rd_L2_A=0 n_write=1282 n_wr_bk=0 bw_util=0.02621
n_activity=29764 dram_eff=0.06518
bk0: 47a 61124i bk1: 51a 62288i bk2: 43a 66032i bk3: 46a 66233i bk4: 42a 65143i bk5: 43a 63665i bk6: 49a 64486i bk7: 46a 64450i bk8: 43a 64142i bk9: 39a 63222i bk10: 21a 67566i bk11: 22a 68154i bk12: 30a 67998i bk13: 38a 66161i bk14: 52a 67773i bk15: 46a 65915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821649
Row_Buffer_Locality_read = 0.686930
Row_Buffer_Locality_write = 0.890796
Bank_Level_Parallism = 5.359439
Bank_Level_Parallism_Col = 3.549621
Bank_Level_Parallism_Ready = 1.328866
write_to_read_ratio_blp_rw_average = 0.539444
GrpLevelPara = 2.481038 

BW Util details:
bwutil = 0.026206 
total_CMD = 74030 
util_bw = 1940 
Wasted_Col = 23134 
Wasted_Row = 1434 
Idle = 47522 

BW Util Bottlenecks: 
RCDc_limit = 19110 
RCDWRc_limit = 10743 
WTRc_limit = 15550 
RTWc_limit = 24679 
CCDLc_limit = 31139 
rwq = 0 
CCDLc_limit_alone = 25193 
WTRc_limit_alone = 12126 
RTWc_limit_alone = 22157 

Commands details: 
total_CMD = 74030 
n_nop = 71465 
Read = 658 
Write = 1282 
L2_Alloc = 0 
L2_WB = 0 
n_act = 346 
n_pre = 330 
n_ref = 0 
n_req = 1940 
total_req = 1940 

Dual Bus Interface Util: 
issued_total_row = 676 
issued_total_col = 1940 
Row_Bus_Util =  0.009131 
CoL_Bus_Util = 0.026206 
Either_Row_CoL_Bus_Util = 0.034648 
Issued_on_Two_Bus_Simul_Util = 0.000689 
issued_two_Eff = 0.019883 
queue_avg = 4.429083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=4.42908
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=74030 n_nop=71477 n_act=346 n_pre=330 n_ref_event=0 n_req=1925 n_rd=652 n_rd_L2_A=0 n_write=1273 n_wr_bk=0 bw_util=0.026
n_activity=30484 dram_eff=0.06315
bk0: 47a 63030i bk1: 48a 61497i bk2: 41a 66323i bk3: 36a 66019i bk4: 53a 66458i bk5: 55a 63592i bk6: 56a 64316i bk7: 53a 66208i bk8: 55a 64945i bk9: 56a 62875i bk10: 28a 68280i bk11: 27a 68677i bk12: 18a 70061i bk13: 18a 70432i bk14: 34a 67199i bk15: 27a 67134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820260
Row_Buffer_Locality_read = 0.693252
Row_Buffer_Locality_write = 0.885310
Bank_Level_Parallism = 4.700716
Bank_Level_Parallism_Col = 3.137734
Bank_Level_Parallism_Ready = 1.270649
write_to_read_ratio_blp_rw_average = 0.522985
GrpLevelPara = 2.285852 

BW Util details:
bwutil = 0.026003 
total_CMD = 74030 
util_bw = 1925 
Wasted_Col = 24007 
Wasted_Row = 1587 
Idle = 46511 

BW Util Bottlenecks: 
RCDc_limit = 18520 
RCDWRc_limit = 11266 
WTRc_limit = 16390 
RTWc_limit = 18152 
CCDLc_limit = 29413 
rwq = 0 
CCDLc_limit_alone = 23516 
WTRc_limit_alone = 12268 
RTWc_limit_alone = 16377 

Commands details: 
total_CMD = 74030 
n_nop = 71477 
Read = 652 
Write = 1273 
L2_Alloc = 0 
L2_WB = 0 
n_act = 346 
n_pre = 330 
n_ref = 0 
n_req = 1925 
total_req = 1925 

Dual Bus Interface Util: 
issued_total_row = 676 
issued_total_col = 1925 
Row_Bus_Util =  0.009131 
CoL_Bus_Util = 0.026003 
Either_Row_CoL_Bus_Util = 0.034486 
Issued_on_Two_Bus_Simul_Util = 0.000648 
issued_two_Eff = 0.018801 
queue_avg = 4.156788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=4.15679

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1256, Miss = 969, Miss_rate = 0.771, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[1]: Access = 1228, Miss = 961, Miss_rate = 0.783, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[2]: Access = 1297, Miss = 978, Miss_rate = 0.754, Pending_hits = 50, Reservation_fails = 1577
L2_cache_bank[3]: Access = 1247, Miss = 982, Miss_rate = 0.787, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[4]: Access = 1171, Miss = 954, Miss_rate = 0.815, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[5]: Access = 1262, Miss = 954, Miss_rate = 0.756, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[6]: Access = 1215, Miss = 963, Miss_rate = 0.793, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[7]: Access = 1171, Miss = 920, Miss_rate = 0.786, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[8]: Access = 1259, Miss = 974, Miss_rate = 0.774, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[9]: Access = 1215, Miss = 964, Miss_rate = 0.793, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[10]: Access = 1282, Miss = 979, Miss_rate = 0.764, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[11]: Access = 1253, Miss = 980, Miss_rate = 0.782, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[12]: Access = 1219, Miss = 951, Miss_rate = 0.780, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[13]: Access = 1244, Miss = 981, Miss_rate = 0.789, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[14]: Access = 1198, Miss = 958, Miss_rate = 0.800, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[15]: Access = 1195, Miss = 939, Miss_rate = 0.786, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[16]: Access = 1188, Miss = 943, Miss_rate = 0.794, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[17]: Access = 1247, Miss = 955, Miss_rate = 0.766, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[18]: Access = 1199, Miss = 954, Miss_rate = 0.796, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[19]: Access = 1205, Miss = 953, Miss_rate = 0.791, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[20]: Access = 1245, Miss = 962, Miss_rate = 0.773, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[21]: Access = 1225, Miss = 966, Miss_rate = 0.789, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[22]: Access = 1271, Miss = 972, Miss_rate = 0.765, Pending_hits = 50, Reservation_fails = 797
L2_cache_bank[23]: Access = 1232, Miss = 965, Miss_rate = 0.783, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[24]: Access = 1203, Miss = 952, Miss_rate = 0.791, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[25]: Access = 1204, Miss = 948, Miss_rate = 0.787, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[26]: Access = 1223, Miss = 959, Miss_rate = 0.784, Pending_hits = 50, Reservation_fails = 405
L2_cache_bank[27]: Access = 1210, Miss = 947, Miss_rate = 0.783, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[28]: Access = 1262, Miss = 967, Miss_rate = 0.766, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[29]: Access = 1214, Miss = 973, Miss_rate = 0.801, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[30]: Access = 1269, Miss = 958, Miss_rate = 0.755, Pending_hits = 53, Reservation_fails = 1187
L2_cache_bank[31]: Access = 1232, Miss = 967, Miss_rate = 0.785, Pending_hits = 38, Reservation_fails = 0
L2_total_cache_accesses = 39341
L2_total_cache_misses = 30748
L2_total_cache_miss_rate = 0.7816
L2_total_cache_pending_hits = 1335
L2_total_cache_reservation_fails = 3966
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1335
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20522
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3966
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=39341
icnt_total_pkts_simt_to_mem=39341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39341
Req_Network_cycles = 12690
Req_Network_injected_packets_per_cycle =       3.1002 
Req_Network_conflicts_per_cycle =       0.8548
Req_Network_conflicts_per_cycle_util =       1.9950
Req_Bank_Level_Parallism =       7.2358
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1397
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1307

Reply_Network_injected_packets_num = 39341
Reply_Network_cycles = 12690
Reply_Network_injected_packets_per_cycle =        3.1002
Reply_Network_conflicts_per_cycle =        1.3199
Reply_Network_conflicts_per_cycle_util =       2.9909
Reply_Bank_Level_Parallism =       7.0252
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1379
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0816
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 1311934 (inst/sec)
gpgpu_simulation_rate = 2538 (cycle/sec)
gpgpu_silicon_slowdown = 472813x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
