

================================================================
== Vivado HLS Report for 'decision_function_39'
================================================================
* Date:           Mon Dec 11 23:07:04 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Final_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.791|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    122|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    457|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      10|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      10|    654|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |my_prj_acceleratobkb_x18_U133  |my_prj_acceleratobkb_x18  |        0|      0|  0|  457|    0|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |Total                          |                          |        0|      0|  0|  457|    0|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |and_ln73_178_fu_152_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_179_fu_162_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_180_fu_167_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_181_fu_183_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_182_fu_177_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln73_fu_148_p2         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1497_12_fu_142_p2   |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln1497_1_fu_118_p2    |   icmp   |      0|  0|  13|          12|          10|
    |icmp_ln1497_2_fu_124_p2    |   icmp   |      0|  0|  13|          12|          10|
    |icmp_ln1497_8_fu_130_p2    |   icmp   |      0|  0|  13|          12|          10|
    |icmp_ln1497_9_fu_136_p2    |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln1497_fu_112_p2      |   icmp   |      0|  0|  13|          12|           1|
    |or_ln88_106_fu_194_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln88_107_fu_199_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln88_fu_189_p2          |    or    |      0|  0|   2|           1|           1|
    |select_ln89_180_fu_227_p3  |  select  |      0|  0|   4|           1|           3|
    |select_ln89_181_fu_234_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln89_182_fu_242_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln89_fu_215_p3      |  select  |      0|  0|   3|           1|           2|
    |tmp_fu_258_p9              |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_70_fu_172_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_fu_157_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln89_fu_205_p2         |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 122|          92|          86|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |x_V_address0             |  21|          4|    4|         16|
    |x_V_address1             |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         15|   11|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |icmp_ln1497_1_reg_299        |  1|   0|    1|          0|
    |icmp_ln1497_2_reg_304        |  1|   0|    1|          0|
    |icmp_ln1497_8_reg_319        |  1|   0|    1|          0|
    |icmp_ln1497_9_reg_325        |  1|   0|    1|          0|
    |icmp_ln1497_reg_290          |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 10|   0|   10|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | decision_function.39 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | decision_function.39 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | decision_function.39 | return value |
|ap_done       | out |    1| ap_ctrl_hs | decision_function.39 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | decision_function.39 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | decision_function.39 | return value |
|ap_return     | out |   12| ap_ctrl_hs | decision_function.39 | return value |
|x_V_address0  | out |    4|  ap_memory |          x_V         |     array    |
|x_V_ce0       | out |    1|  ap_memory |          x_V         |     array    |
|x_V_q0        |  in |   12|  ap_memory |          x_V         |     array    |
|x_V_address1  | out |    4|  ap_memory |          x_V         |     array    |
|x_V_ce1       | out |    1|  ap_memory |          x_V         |     array    |
|x_V_q1        |  in |   12|  ap_memory |          x_V         |     array    |
+--------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [12 x i12]* %x_V, i64 0, i64 0" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 5 'getelementptr' 'x_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (2.32ns)   --->   "%x_V_load = load i12* %x_V_addr, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 6 'load' 'x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_V_addr_161 = getelementptr [12 x i12]* %x_V, i64 0, i64 1" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 7 'getelementptr' 'x_V_addr_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (2.32ns)   --->   "%x_V_load_1 = load i12* %x_V_addr_161, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 8 'load' 'x_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 2 <SV = 1> <Delay = 4.31>
ST_2 : Operation 9 [1/2] (2.32ns)   --->   "%x_V_load = load i12* %x_V_addr, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 9 'load' 'x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 10 [1/1] (1.99ns)   --->   "%icmp_ln1497 = icmp slt i12 %x_V_load, 1" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 10 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/2] (2.32ns)   --->   "%x_V_load_1 = load i12* %x_V_addr_161, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 11 'load' 'x_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 12 [1/1] (1.99ns)   --->   "%icmp_ln1497_1 = icmp slt i12 %x_V_load_1, 641" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 12 'icmp' 'icmp_ln1497_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.99ns)   --->   "%icmp_ln1497_2 = icmp slt i12 %x_V_load_1, 513" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 13 'icmp' 'icmp_ln1497_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%x_V_addr_162 = getelementptr [12 x i12]* %x_V, i64 0, i64 7" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 14 'getelementptr' 'x_V_addr_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.32ns)   --->   "%x_V_load_8 = load i12* %x_V_addr_162, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 15 'load' 'x_V_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%x_V_addr_163 = getelementptr [12 x i12]* %x_V, i64 0, i64 9" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 16 'getelementptr' 'x_V_addr_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.32ns)   --->   "%x_V_load_9 = load i12* %x_V_addr_163, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 17 'load' 'x_V_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 18 [1/2] (2.32ns)   --->   "%x_V_load_8 = load i12* %x_V_addr_162, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 18 'load' 'x_V_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 19 [1/1] (1.99ns)   --->   "%icmp_ln1497_8 = icmp slt i12 %x_V_load_8, 513" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 19 'icmp' 'icmp_ln1497_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/2] (2.32ns)   --->   "%x_V_load_9 = load i12* %x_V_addr_163, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 20 'load' 'x_V_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 21 [1/1] (1.99ns)   --->   "%icmp_ln1497_9 = icmp slt i12 %x_V_load_9, -1151" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 21 'icmp' 'icmp_ln1497_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%x_V_addr_164 = getelementptr [12 x i12]* %x_V, i64 0, i64 3" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 22 'getelementptr' 'x_V_addr_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (2.32ns)   --->   "%x_V_load_12 = load i12* %x_V_addr_164, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 23 'load' 'x_V_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 6.79>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../my-conifer-prj/firmware/BDT.h:25]   --->   Operation 24 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (2.32ns)   --->   "%x_V_load_12 = load i12* %x_V_addr_164, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 25 'load' 'x_V_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 26 [1/1] (1.99ns)   --->   "%icmp_ln1497_12 = icmp slt i12 %x_V_load_12, -1535" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 26 'icmp' 'icmp_ln1497_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.97ns)   --->   "%and_ln73 = and i1 %icmp_ln1497_1, %icmp_ln1497" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 27 'and' 'and_ln73' <Predicate = (icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_180)   --->   "%and_ln73_178 = and i1 %icmp_ln1497_2, %and_ln73" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 28 'and' 'and_ln73_178' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.97ns)   --->   "%xor_ln75 = xor i1 %icmp_ln1497, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 29 'xor' 'xor_ln75' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.97ns)   --->   "%and_ln73_179 = and i1 %icmp_ln1497_8, %xor_ln75" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 30 'and' 'and_ln73_179' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_182)   --->   "%and_ln73_180 = and i1 %icmp_ln1497_9, %and_ln73_179" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 31 'and' 'and_ln73_180' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln75_70 = xor i1 %icmp_ln1497_8, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 32 'xor' 'xor_ln75_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln73_182 = and i1 %icmp_ln1497_12, %xor_ln75" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 33 'and' 'and_ln73_182' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln73_181 = and i1 %and_ln73_182, %xor_ln75_70" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 34 'and' 'and_ln73_181' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_182)   --->   "%or_ln88 = or i1 %icmp_ln1497, %and_ln73_180" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 35 'or' 'or_ln88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.97ns)   --->   "%or_ln88_106 = or i1 %icmp_ln1497, %and_ln73_179" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 36 'or' 'or_ln88_106' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln88_107 = or i1 %or_ln88_106, %and_ln73_181" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 37 'or' 'or_ln88_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_180)   --->   "%xor_ln89 = xor i1 %and_ln73_178, true" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 38 'xor' 'xor_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_180)   --->   "%zext_ln89 = zext i1 %xor_ln89 to i2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 39 'zext' 'zext_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_180)   --->   "%select_ln89 = select i1 %and_ln73, i2 %zext_ln89, i2 -2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 40 'select' 'select_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_180)   --->   "%zext_ln89_36 = zext i2 %select_ln89 to i3" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 41 'zext' 'zext_ln89_36' <Predicate = (icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln89_180 = select i1 %icmp_ln1497, i3 %zext_ln89_36, i3 -4" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 42 'select' 'select_ln89_180' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_182)   --->   "%select_ln89_181 = select i1 %or_ln88, i3 %select_ln89_180, i3 -3" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 43 'select' 'select_ln89_181' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln89_182 = select i1 %or_ln88_106, i3 %select_ln89_181, i3 -2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 44 'select' 'select_ln89_182' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln89_183 = select i1 %or_ln88_107, i3 %select_ln89_182, i3 -1" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 45 'select' 'select_ln89_183' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp = call i12 @_ssdm_op_Mux.ap_auto.8i12.i3(i12 -18, i12 -47, i12 -31, i12 14, i12 -26, i12 21, i12 -31, i12 34, i3 %select_ln89_183)" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 46 'mux' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 4.03> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "ret i12 %tmp" [../my-conifer-prj/firmware/BDT.h:93]   --->   Operation 47 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_addr          (getelementptr) [ 00100]
x_V_addr_161      (getelementptr) [ 00100]
x_V_load          (load         ) [ 00000]
icmp_ln1497       (icmp         ) [ 01011]
x_V_load_1        (load         ) [ 00000]
icmp_ln1497_1     (icmp         ) [ 01011]
icmp_ln1497_2     (icmp         ) [ 01011]
x_V_addr_162      (getelementptr) [ 00010]
x_V_addr_163      (getelementptr) [ 00010]
x_V_load_8        (load         ) [ 00000]
icmp_ln1497_8     (icmp         ) [ 01001]
x_V_load_9        (load         ) [ 00000]
icmp_ln1497_9     (icmp         ) [ 01001]
x_V_addr_164      (getelementptr) [ 01001]
specpipeline_ln25 (specpipeline ) [ 00000]
x_V_load_12       (load         ) [ 00000]
icmp_ln1497_12    (icmp         ) [ 00000]
and_ln73          (and          ) [ 00000]
and_ln73_178      (and          ) [ 00000]
xor_ln75          (xor          ) [ 00000]
and_ln73_179      (and          ) [ 00000]
and_ln73_180      (and          ) [ 00000]
xor_ln75_70       (xor          ) [ 00000]
and_ln73_182      (and          ) [ 00000]
and_ln73_181      (and          ) [ 00000]
or_ln88           (or           ) [ 00000]
or_ln88_106       (or           ) [ 00000]
or_ln88_107       (or           ) [ 00000]
xor_ln89          (xor          ) [ 00000]
zext_ln89         (zext         ) [ 00000]
select_ln89       (select       ) [ 00000]
zext_ln89_36      (zext         ) [ 00000]
select_ln89_180   (select       ) [ 00000]
select_ln89_181   (select       ) [ 00000]
select_ln89_182   (select       ) [ 00000]
select_ln89_183   (select       ) [ 00000]
tmp               (mux          ) [ 00000]
ret_ln93          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i12.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="x_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="12" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="0"/>
<pin id="80" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="81" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="82" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="12" slack="0"/>
<pin id="83" dir="1" index="7" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_V_load/1 x_V_load_1/1 x_V_load_8/2 x_V_load_9/2 x_V_load_12/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_V_addr_161_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_161/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="x_V_addr_162_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="12" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_162/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="x_V_addr_163_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_163/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="x_V_addr_164_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="3" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_164/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln1497_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="12" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln1497_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="0" index="1" bw="12" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln1497_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="12" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_2/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln1497_8_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="0" index="1" bw="12" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_8/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln1497_9_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="12" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_9/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln1497_12_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="12" slack="0"/>
<pin id="144" dir="0" index="1" bw="12" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_12/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="and_ln73_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="2"/>
<pin id="150" dir="0" index="1" bw="1" slack="2"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="and_ln73_178_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="2"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_178/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="xor_ln75_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="2"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="and_ln73_179_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_179/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="and_ln73_180_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_180/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="xor_ln75_70_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_70/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="and_ln73_182_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_182/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="and_ln73_181_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_181/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="or_ln88_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="2"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="or_ln88_106_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="2"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_106/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="or_ln88_107_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_107/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="xor_ln89_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln89_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln89_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="2" slack="0"/>
<pin id="218" dir="0" index="2" bw="2" slack="0"/>
<pin id="219" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln89_36_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="0"/>
<pin id="225" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_36/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln89_180_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="2"/>
<pin id="229" dir="0" index="1" bw="3" slack="0"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_180/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln89_181_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="0" index="2" bw="3" slack="0"/>
<pin id="238" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_181/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln89_182_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_182/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln89_183_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="3" slack="0"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_183/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="0" index="2" bw="7" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="0" index="4" bw="5" slack="0"/>
<pin id="264" dir="0" index="5" bw="6" slack="0"/>
<pin id="265" dir="0" index="6" bw="6" slack="0"/>
<pin id="266" dir="0" index="7" bw="6" slack="0"/>
<pin id="267" dir="0" index="8" bw="7" slack="0"/>
<pin id="268" dir="0" index="9" bw="3" slack="0"/>
<pin id="269" dir="1" index="10" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="280" class="1005" name="x_V_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="1"/>
<pin id="282" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="x_V_addr_161_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="1"/>
<pin id="287" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_161 "/>
</bind>
</comp>

<comp id="290" class="1005" name="icmp_ln1497_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="2"/>
<pin id="292" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497 "/>
</bind>
</comp>

<comp id="299" class="1005" name="icmp_ln1497_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="2"/>
<pin id="301" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln1497_2_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="2"/>
<pin id="306" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497_2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="x_V_addr_162_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_162 "/>
</bind>
</comp>

<comp id="314" class="1005" name="x_V_addr_163_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_163 "/>
</bind>
</comp>

<comp id="319" class="1005" name="icmp_ln1497_8_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1497_8 "/>
</bind>
</comp>

<comp id="325" class="1005" name="icmp_ln1497_9_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1497_9 "/>
</bind>
</comp>

<comp id="330" class="1005" name="x_V_addr_164_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_164 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="58" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="93"><net_src comp="85" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="102"><net_src comp="94" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="111"><net_src comp="103" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="116"><net_src comp="66" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="66" pin="7"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="66" pin="7"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="66" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="66" pin="7"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="66" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="156"><net_src comp="148" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="157" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="162" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="142" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="157" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="172" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="167" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="162" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="183" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="152" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="148" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="223" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="189" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="227" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="194" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="234" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="199" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="242" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="258" pin=5"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="258" pin=6"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="258" pin=7"/></net>

<net id="278"><net_src comp="56" pin="0"/><net_sink comp="258" pin=8"/></net>

<net id="279"><net_src comp="250" pin="3"/><net_sink comp="258" pin=9"/></net>

<net id="283"><net_src comp="58" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="288"><net_src comp="72" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="293"><net_src comp="112" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="302"><net_src comp="118" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="307"><net_src comp="124" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="312"><net_src comp="85" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="317"><net_src comp="94" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="322"><net_src comp="130" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="328"><net_src comp="136" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="333"><net_src comp="103" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="66" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
 - Input state : 
	Port: decision_function.39 : x_V | {1 2 3 4 }
  - Chain level:
	State 1
		x_V_load : 1
		x_V_load_1 : 1
	State 2
		icmp_ln1497 : 1
		icmp_ln1497_1 : 1
		icmp_ln1497_2 : 1
		x_V_load_8 : 1
		x_V_load_9 : 1
	State 3
		icmp_ln1497_8 : 1
		icmp_ln1497_9 : 1
		x_V_load_12 : 1
	State 4
		icmp_ln1497_12 : 1
		and_ln73_182 : 2
		and_ln73_181 : 2
		or_ln88_107 : 2
		select_ln89 : 1
		zext_ln89_36 : 2
		select_ln89_180 : 3
		select_ln89_181 : 4
		select_ln89_182 : 5
		select_ln89_183 : 6
		tmp : 7
		ret_ln93 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    mux   |       tmp_fu_258       |    0    |   457   |
|----------|------------------------|---------|---------|
|          |   icmp_ln1497_fu_112   |    0    |    13   |
|          |  icmp_ln1497_1_fu_118  |    0    |    13   |
|   icmp   |  icmp_ln1497_2_fu_124  |    0    |    13   |
|          |  icmp_ln1497_8_fu_130  |    0    |    13   |
|          |  icmp_ln1497_9_fu_136  |    0    |    13   |
|          |  icmp_ln1497_12_fu_142 |    0    |    13   |
|----------|------------------------|---------|---------|
|          |   select_ln89_fu_215   |    0    |    2    |
|          | select_ln89_180_fu_227 |    0    |    3    |
|  select  | select_ln89_181_fu_234 |    0    |    3    |
|          | select_ln89_182_fu_242 |    0    |    3    |
|          | select_ln89_183_fu_250 |    0    |    3    |
|----------|------------------------|---------|---------|
|          |     and_ln73_fu_148    |    0    |    2    |
|          |   and_ln73_178_fu_152  |    0    |    2    |
|    and   |   and_ln73_179_fu_162  |    0    |    2    |
|          |   and_ln73_180_fu_167  |    0    |    2    |
|          |   and_ln73_182_fu_177  |    0    |    2    |
|          |   and_ln73_181_fu_183  |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     xor_ln75_fu_157    |    0    |    2    |
|    xor   |   xor_ln75_70_fu_172   |    0    |    2    |
|          |     xor_ln89_fu_205    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln88_fu_189     |    0    |    2    |
|    or    |   or_ln88_106_fu_194   |    0    |    2    |
|          |   or_ln88_107_fu_199   |    0    |    2    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln89_fu_211    |    0    |    0    |
|          |   zext_ln89_36_fu_223  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   573   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|icmp_ln1497_1_reg_299|    1   |
|icmp_ln1497_2_reg_304|    1   |
|icmp_ln1497_8_reg_319|    1   |
|icmp_ln1497_9_reg_325|    1   |
| icmp_ln1497_reg_290 |    1   |
| x_V_addr_161_reg_285|    4   |
| x_V_addr_162_reg_309|    4   |
| x_V_addr_163_reg_314|    4   |
| x_V_addr_164_reg_330|    4   |
|   x_V_addr_reg_280  |    4   |
+---------------------+--------+
|        Total        |   25   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_66 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_66 |  p2  |   4  |   0  |    0   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.8125 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   573  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   54   |
|  Register |    -   |   25   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   25   |   627  |
+-----------+--------+--------+--------+
