# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work {/home/ms21.41/Desktop/istruction decode/register.vhd}
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:53 on Aug 20,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/istruction decode/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1
# -- Compiling architecture beh of register_1
# End time: 16:20:53 on Aug 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/ms21.41/Desktop/istruction decode/registerfile.vhd}
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:55 on Aug 20,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/istruction decode/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity register_file
# -- Compiling architecture A of register_file
# -- Compiling configuration CFG_RF_BEH
# -- Loading entity register_file
# -- Loading architecture A of register_file
# End time: 16:20:55 on Aug 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/ms21.41/Desktop/istruction decode/reg_fetch.vhd}
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:20:57 on Aug 20,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity reg_fetch
# -- Compiling architecture structural of reg_fetch
# ** Error: /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd(77): (vcom-1035) Formal port "d_in" has OPEN or no actual associated with it.
# ** Error: /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd(77): (vcom-1035) Formal port "en" has OPEN or no actual associated with it.
# ** Error: /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd(78): near "port": syntax error
# ** Error: /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd(83): (vcom-1035) Formal port "d_in" has OPEN or no actual associated with it.
# ** Error: /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd(83): (vcom-1035) Formal port "en" has OPEN or no actual associated with it.
# ** Error: /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd(84): near "port": syntax error
# ** Error: /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd(89): (vcom-1035) Formal port "d_in" has OPEN or no actual associated with it.
# ** Error: /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd(89): (vcom-1035) Formal port "en" has OPEN or no actual associated with it.
# ** Error: /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd(90): near "port": syntax error
# ** Note: /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd(94): VHDL Compiler exiting
# End time: 16:20:57 on Aug 20,2021, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vcom -reportprogress 300 -work work {/home/ms21.41/Desktop/istruction decode/reg_fetch.vhd}
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:22:43 on Aug 20,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity reg_fetch
# -- Compiling architecture structural of reg_fetch
# ** Error: /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd(92): (vcom-1436) Actual expression (indexed name) of formal "en" is not globally static.
# ** Error: /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd(92): (vcom-1136) Unknown identifier "inst_type".
# ** Note: /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd(94): VHDL Compiler exiting
# End time: 16:22:43 on Aug 20,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work {/home/ms21.41/Desktop/istruction decode/reg_fetch.vhd}
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:26:19 on Aug 20,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/istruction decode/reg_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity reg_fetch
# -- Compiling architecture structural of reg_fetch
# End time: 16:26:19 on Aug 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
