{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 17:56:54 2015 " "Info: Processing started: Tue Nov 17 17:56:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsubtract.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file addsubtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubtract " "Info: Found entity 1: AddSubtract" {  } { { "AddSubtract.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/AddSubtract.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Increment " "Info: Found entity 1: Increment" {  } { { "Increment.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/Increment.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructioncycleoperations.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instructioncycleoperations.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionCycleOperations " "Info: Found entity 1: InstructionCycleOperations" {  } { { "InstructionCycleOperations.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/InstructionCycleOperations.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsetoperations.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instructionsetoperations.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionSetOperations " "Info: Found entity 1: InstructionSetOperations" {  } { { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/InstructionSetOperations.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_To_1 " "Info: Found entity 1: MUX_2_To_1" {  } { { "MUX_2_To_1.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/MUX_2_To_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_4_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_To_1 " "Info: Found entity 1: MUX_4_To_1" {  } { { "MUX_4_To_1.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/MUX_4_To_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/RAM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Info: Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/DataPath.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file datapath_tb.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Info: Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out DataPath.v(6) " "Warning (10034): Output port \"out\" at DataPath.v(6) has no driver" {  } { { "DataPath.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/DataPath.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCycleOperations InstructionCycleOperations:ICO " "Info: Elaborating entity \"InstructionCycleOperations\" for hierarchy \"InstructionCycleOperations:ICO\"" {  } { { "DataPath.v" "ICO" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/DataPath.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register InstructionCycleOperations:ICO\|Register:IR " "Info: Elaborating entity \"Register\" for hierarchy \"InstructionCycleOperations:ICO\|Register:IR\"" {  } { { "instructioncycleoperations.v" "IR" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/instructioncycleoperations.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_To_1 InstructionCycleOperations:ICO\|MUX_2_To_1:IMP " "Info: Elaborating entity \"MUX_2_To_1\" for hierarchy \"InstructionCycleOperations:ICO\|MUX_2_To_1:IMP\"" {  } { { "instructioncycleoperations.v" "IMP" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/instructioncycleoperations.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register InstructionCycleOperations:ICO\|Register:PC " "Info: Elaborating entity \"Register\" for hierarchy \"InstructionCycleOperations:ICO\|Register:PC\"" {  } { { "instructioncycleoperations.v" "PC" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/instructioncycleoperations.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment InstructionCycleOperations:ICO\|Increment:Inc1 " "Info: Elaborating entity \"Increment\" for hierarchy \"InstructionCycleOperations:ICO\|Increment:Inc1\"" {  } { { "instructioncycleoperations.v" "Inc1" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/instructioncycleoperations.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 increment.v(8) " "Warning (10230): Verilog HDL assignment warning at increment.v(8): truncated value with size 32 to match size of target (5)" {  } { { "increment.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/increment.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ramA " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:ramA\"" {  } { { "DataPath.v" "ramA" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/DataPath.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionSetOperations InstructionSetOperations:ISO " "Info: Elaborating entity \"InstructionSetOperations\" for hierarchy \"InstructionSetOperations:ISO\"" {  } { { "DataPath.v" "ISO" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/DataPath.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 InstructionSetOperations.v(25) " "Warning (10230): Verilog HDL assignment warning at InstructionSetOperations.v(25): truncated value with size 32 to match size of target (1)" {  } { { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/InstructionSetOperations.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 InstructionSetOperations.v(26) " "Warning (10230): Verilog HDL assignment warning at InstructionSetOperations.v(26): truncated value with size 32 to match size of target (1)" {  } { { "InstructionSetOperations.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/InstructionSetOperations.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_To_1 InstructionSetOperations:ISO\|MUX_4_To_1:Mux1 " "Info: Elaborating entity \"MUX_4_To_1\" for hierarchy \"InstructionSetOperations:ISO\|MUX_4_To_1:Mux1\"" {  } { { "InstructionSetOperations.v" "Mux1" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/InstructionSetOperations.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intA mux_4_to_1.v(12) " "Warning (10235): Verilog HDL Always Construct warning at mux_4_to_1.v(12): variable \"intA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4_to_1.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/mux_4_to_1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intB mux_4_to_1.v(13) " "Warning (10235): Verilog HDL Always Construct warning at mux_4_to_1.v(13): variable \"intB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4_to_1.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/mux_4_to_1.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intC mux_4_to_1.v(14) " "Warning (10235): Verilog HDL Always Construct warning at mux_4_to_1.v(14): variable \"intC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4_to_1.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/mux_4_to_1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intD mux_4_to_1.v(15) " "Warning (10235): Verilog HDL Always Construct warning at mux_4_to_1.v(15): variable \"intD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4_to_1.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/mux_4_to_1.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSubtract InstructionSetOperations:ISO\|AddSubtract:AddSub " "Info: Elaborating entity \"AddSubtract\" for hierarchy \"InstructionSetOperations:ISO\|AddSubtract:AddSub\"" {  } { { "InstructionSetOperations.v" "AddSub" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/InstructionSetOperations.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "out\[0\] GND " "Warning (13410): Pin \"out\[0\]\" is stuck at GND" {  } { { "DataPath.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/DataPath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[1\] GND " "Warning (13410): Pin \"out\[1\]\" is stuck at GND" {  } { { "DataPath.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/DataPath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[2\] GND " "Warning (13410): Pin \"out\[2\]\" is stuck at GND" {  } { { "DataPath.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/DataPath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[3\] GND " "Warning (13410): Pin \"out\[3\]\" is stuck at GND" {  } { { "DataPath.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/DataPath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[4\] GND " "Warning (13410): Pin \"out\[4\]\" is stuck at GND" {  } { { "DataPath.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/DataPath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[5\] GND " "Warning (13410): Pin \"out\[5\]\" is stuck at GND" {  } { { "DataPath.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/DataPath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[6\] GND " "Warning (13410): Pin \"out\[6\]\" is stuck at GND" {  } { { "DataPath.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/DataPath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[7\] GND " "Warning (13410): Pin \"out\[7\]\" is stuck at GND" {  } { { "DataPath.v" "" { Text "C:/Users/Student/Desktop/LAB 2/DataPath/DataPath.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "579 " "Info: Implemented 579 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "526 " "Info: Implemented 526 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 17 17:56:55 2015 " "Info: Processing ended: Tue Nov 17 17:56:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
