Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : tex0_cache_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ac0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 504ac8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 504ac0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 504ac8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180440, value: ef141300, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x13 | 2 = 0x14 | 3 = 0xef }
(w) register: 180444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 12111000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x10 | 2 = 0x11 | 3 = 0x12 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180440, value: ef141300, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x13 | 2 = 0x14 | 3 = 0xef }
(w) register: 180444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 12111000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x10 | 2 = 0x11 | 3 = 0x12 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ac0, value: 00000005, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(r) register: 504ac8, value: 00000003, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ac0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 504ac8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ac0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 504ac8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 000069d5, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x69d5
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'tex0_cache_sector_queries' saved in file 'tex0_cache_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : tex1_cache_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ac0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 504ac8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 504ac0, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(w) register: 504ac8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180440, value: ef141300, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x13 | 2 = 0x14 | 3 = 0xef }
(w) register: 180444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 12111000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x10 | 2 = 0x11 | 3 = 0x12 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180440, value: ef141300, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0x13 | 2 = 0x14 | 3 = 0xef }
(w) register: 180444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 12111000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x10 | 2 = 0x11 | 3 = 0x12 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ac0, value: 00000005, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 }
(r) register: 504ac8, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ac0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 504ac8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ac0, value: 80000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x5 | SEL_D = 0 | ENABLE }
(w) register: 504ac8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 0000689e, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x689e
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'tex1_cache_sector_queries' saved in file 'tex1_cache_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : tex0_cache_sector_misses 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ac0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 504ac8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 504ac0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 504ac8, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180440, value: ef100f00, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0xf | 2 = 0x10 | 3 = 0xef }
(w) register: 180444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 0e0d0c00, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0xc | 2 = 0xd | 3 = 0xe }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180440, value: ef100f00, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0xf | 2 = 0x10 | 3 = 0xef }
(w) register: 180444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 0e0d0c00, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0xc | 2 = 0xd | 3 = 0xe }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ac0, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(r) register: 504ac8, value: 00000003, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ac0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 504ac8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ac0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 504ac8, value: 80000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x3 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 000063ef, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x63ef
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'tex0_cache_sector_misses' saved in file 'tex0_cache_sector_misses.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : tex1_cache_sector_misses 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ac0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 504ac8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 504ac0, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(w) register: 504ac8, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180440, value: ef100f00, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0xf | 2 = 0x10 | 3 = 0xef }
(w) register: 180444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 0e0d0c00, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0xc | 2 = 0xd | 3 = 0xe }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180440, value: ef100f00, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0xf | 2 = 0x10 | 3 = 0xef }
(w) register: 180444, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 0e0d0c00, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0xc | 2 = 0xd | 3 = 0xe }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0 | SEL_D = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ac0, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 }
(r) register: 504ac8, value: 00000004, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ac0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 504ac8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ac0, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_C_D => { SEL_C = 0x4 | SEL_D = 0 | ENABLE }
(w) register: 504ac8, value: 80000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x4 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00005fe8, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x5fe8
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'tex1_cache_sector_misses' saved in file 'tex1_cache_sector_misses.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_subp0_gld_warp_count_32b 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 18049c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000019, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0x19 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000019, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0x19 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ab0, value: 0000003a, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ab0, value: 8000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a | ENABLE }
(w) register: 504ac8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ab0, value: 8000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a | ENABLE }
(w) register: 504ac8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 000064b7, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x64b7
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'rocache_subp0_gld_warp_count_32b' saved in file 'rocache_subp0_gld_warp_count_32b.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_subp1_gld_warp_count_32b 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a }
(w) register: 504ac8, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(w) register: 504ab0, value: 0000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a }
(w) register: 504ac8, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(w) register: 18049c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000019, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0x19 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000019, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0x19 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ab0, value: 0000003a, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a }
(r) register: 504ac8, value: 00000010, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ab0, value: 8000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a | ENABLE }
(w) register: 504ac8, value: 80000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ab0, value: 8000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a | ENABLE }
(w) register: 504ac8, value: 80000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00006160, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x6160
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'rocache_subp1_gld_warp_count_32b' saved in file 'rocache_subp1_gld_warp_count_32b.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_subp0_gld_warp_count_64b 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 18049c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000019, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0x19 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000019, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0x19 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ab0, value: 0000003b, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ab0, value: 8000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b | ENABLE }
(w) register: 504ac8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ab0, value: 8000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b | ENABLE }
(w) register: 504ac8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00006666, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x6666
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'rocache_subp0_gld_warp_count_64b' saved in file 'rocache_subp0_gld_warp_count_64b.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_subp1_gld_warp_count_64b 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b }
(w) register: 504ac8, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(w) register: 504ab0, value: 0000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b }
(w) register: 504ac8, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(w) register: 18049c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000019, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0x19 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000019, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0x19 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ab0, value: 0000003b, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b }
(r) register: 504ac8, value: 00000010, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ab0, value: 8000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b | ENABLE }
(w) register: 504ac8, value: 80000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ab0, value: 8000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b | ENABLE }
(w) register: 504ac8, value: 80000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 0000604f, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x604f
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'rocache_subp1_gld_warp_count_64b' saved in file 'rocache_subp1_gld_warp_count_64b.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_subp0_gld_warp_count_128b 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 18049c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000019, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0x19 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000019, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0x19 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ab0, value: 0000003c, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ab0, value: 8000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c | ENABLE }
(w) register: 504ac8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ab0, value: 8000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c | ENABLE }
(w) register: 504ac8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00006938, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x6938
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'rocache_subp0_gld_warp_count_128b' saved in file 'rocache_subp0_gld_warp_count_128b.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_subp1_gld_warp_count_128b 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c }
(w) register: 504ac8, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(w) register: 504ab0, value: 0000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c }
(w) register: 504ac8, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(w) register: 18049c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000019, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0x19 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000019, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0x19 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ab0, value: 0000003c, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c }
(r) register: 504ac8, value: 00000010, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ab0, value: 8000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c | ENABLE }
(w) register: 504ac8, value: 80000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ab0, value: 8000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c | ENABLE }
(w) register: 504ac8, value: 80000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00006476, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x6476
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'rocache_subp1_gld_warp_count_128b' saved in file 'rocache_subp1_gld_warp_count_128b.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_subp0_gld_thread_count_32b 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 18171600, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x16 | 2 = 0x17 | 3 = 0x18 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 18171600, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x16 | 2 = 0x17 | 3 = 0x18 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ab0, value: 0000003a, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ab0, value: 8000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a | ENABLE }
(w) register: 504ac8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ab0, value: 8000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a | ENABLE }
(w) register: 504ac8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 000068c7, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x68c7
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'rocache_subp0_gld_thread_count_32b' saved in file 'rocache_subp0_gld_thread_count_32b.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_subp1_gld_thread_count_32b 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a }
(w) register: 504ac8, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(w) register: 504ab0, value: 0000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a }
(w) register: 504ac8, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 18171600, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x16 | 2 = 0x17 | 3 = 0x18 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 18171600, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x16 | 2 = 0x17 | 3 = 0x18 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ab0, value: 0000003a, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a }
(r) register: 504ac8, value: 00000010, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ab0, value: 8000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a | ENABLE }
(w) register: 504ac8, value: 80000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ab0, value: 8000003a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3a | ENABLE }
(w) register: 504ac8, value: 80000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00006c26, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x6c26
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'rocache_subp1_gld_thread_count_32b' saved in file 'rocache_subp1_gld_thread_count_32b.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_subp0_gld_thread_count_64b 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 18171600, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x16 | 2 = 0x17 | 3 = 0x18 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 18171600, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x16 | 2 = 0x17 | 3 = 0x18 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ab0, value: 0000003b, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ab0, value: 8000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b | ENABLE }
(w) register: 504ac8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ab0, value: 8000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b | ENABLE }
(w) register: 504ac8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00006966, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x6966
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'rocache_subp0_gld_thread_count_64b' saved in file 'rocache_subp0_gld_thread_count_64b.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_subp1_gld_thread_count_64b 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b }
(w) register: 504ac8, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(w) register: 504ab0, value: 0000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b }
(w) register: 504ac8, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 18171600, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x16 | 2 = 0x17 | 3 = 0x18 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 18171600, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x16 | 2 = 0x17 | 3 = 0x18 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ab0, value: 0000003b, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b }
(r) register: 504ac8, value: 00000010, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ab0, value: 8000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b | ENABLE }
(w) register: 504ac8, value: 80000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ab0, value: 8000003b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3b | ENABLE }
(w) register: 504ac8, value: 80000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00006636, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x6636
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'rocache_subp1_gld_thread_count_64b' saved in file 'rocache_subp1_gld_thread_count_64b.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_subp0_gld_thread_count_128b 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 18171600, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x16 | 2 = 0x17 | 3 = 0x18 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 18171600, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x16 | 2 = 0x17 | 3 = 0x18 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ab0, value: 0000003c, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ab0, value: 8000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c | ENABLE }
(w) register: 504ac8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ab0, value: 8000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c | ENABLE }
(w) register: 504ac8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00006887, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x6887
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'rocache_subp0_gld_thread_count_128b' saved in file 'rocache_subp0_gld_thread_count_128b.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_subp1_gld_thread_count_128b 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(w) register: 504ab0, value: 0000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c }
(w) register: 504ac8, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(w) register: 504ab0, value: 0000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c }
(w) register: 504ac8, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 18171600, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x16 | 2 = 0x17 | 3 = 0x18 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 0000002a, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = UNK5 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 18171600, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0x16 | 2 = 0x17 | 3 = 0x18 }
(w) register: 18045c, value: 0000ffff, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0xffff | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 504ab0, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0 }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(r) register: 504ab0, value: 0000003c, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c }
(r) register: 504ac8, value: 00000010, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 }
(r) register: 504ab8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 }
(w) register: 504ab0, value: 8000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c | ENABLE }
(w) register: 504ac8, value: 80000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 504ab0, value: 8000003c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_MUX_A => { SEL = 0x3c | ENABLE }
(w) register: 504ac8, value: 80000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKC8 => { SEL = 0x10 | ENABLE }
(w) register: 504ab8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].TEX.PM_UNKB8 => { SEL = 0 | ENABLE }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00006777, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x6777
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'rocache_subp1_gld_thread_count_128b' saved in file 'rocache_subp1_gld_thread_count_128b.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : elapsed_cycles_sm 
Event Value : 26519
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 180500, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].FILTER[0x2] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 18049c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18049c, value: 00000002, mask: ffffffff <== PCOUNTER.GPC_DOM[0].CTRL[0x2] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 180440, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180444, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].PRE_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180448, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18044c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].START_OP[0x2] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180450, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 180454, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].EVENT_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 180458, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_SRC[0x2] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 18045c, value: 00000000, mask: ffffffff <== PCOUNTER.GPC_DOM[0].STOP_OP[0x2] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(w) register: 18046c, value: 0000008d, mask: ffffffff <== PCOUNTER.GPC_DOM[0].SWAP_SRC[0x2] => 0x8d
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0
(r) register: 18048c, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_PRE[0x2] => 0
(r) register: 180488, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_START[0x2] => 0
(r) register: 180480, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_EVENT[0x2] => 0
(r) register: 180490, value: 00000000, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_STOP[0x2] => 0
(r) register: 180470, value: 00006797, mask: 00000000 ==> PCOUNTER.GPC_DOM[0].CTR_CYCLES[0x2] => 0x6797
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
(w) register: 1804a0, value: 00000001, mask: ffffffff <== PCOUNTER.GPC_DOM[0].QUAD_ACK_TRIGGER[0x2] => 0x1
Trace of 'elapsed_cycles_sm' saved in file 'elapsed_cycles_sm.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp0_read_sectors 
Event Value : 3317
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(w) register: 10f100, value: 00000110, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 10f100, value: 00000110, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000110, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 10f100, value: 00000111, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 10f100, value: 00000111, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000cf5, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0xcf5
(r) register: 1a0070, value: 00006528, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x6528
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb_subp0_read_sectors' saved in file 'fb_subp0_read_sectors.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp1_read_sectors 
Event Value : 3265
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(w) register: 10f100, value: 00000120, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x120
(w) register: 10f100, value: 00000120, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x120
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000120, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x120
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000cc1, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0xcc1
(r) register: 1a0070, value: 0000675e, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x675e
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb_subp1_read_sectors' saved in file 'fb_subp1_read_sectors.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp0_write_sectors 
Event Value : 2333
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(w) register: 10f100, value: 00000110, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 10f100, value: 00000110, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000110, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x110
(w) register: 10f100, value: 00000111, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 10f100, value: 00000111, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x111
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 0000091d, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x91d
(r) register: 1a0070, value: 000067ff, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x67ff
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb_subp0_write_sectors' saved in file 'fb_subp0_write_sectors.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : fb_subp1_write_sectors 
Event Value : 2351
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(w) register: 10f100, value: 00000120, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x120
(w) register: 10f100, value: 00000120, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x120
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x1 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 10f100, value: 00000000, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0
(r) register: 10f100, value: 00000120, mask: 00000000 ==> PBFB_BROADCAST.PM_UNK100 => 0x120
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 10f100, value: 00000121, mask: ffffffff <== PBFB_BROADCAST.PM_UNK100 => 0x121
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 0000092f, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x92f
(r) register: 1a0070, value: 0000678e, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x678e
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'fb_subp1_write_sectors' saved in file 'fb_subp1_write_sectors.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_sector_misses 
Event Value : 2232
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000060, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x60
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x61
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x61
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 000008b8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x8b8
(r) register: 1a0070, value: 00006597, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x6597
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_write_sector_misses' saved in file 'l2_subp0_write_sector_misses.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_sector_misses 
Event Value : 2146
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000010, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x10
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000010, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x10
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000015, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x15 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000060, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x60
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000010, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x10
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x61
(w) register: 140028, value: 00000011, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x11
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x61
(w) register: 140028, value: 00000011, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x11
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000862, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0x862
(r) register: 1a0070, value: 00006336, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x6336
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_write_sector_misses' saved in file 'l2_subp1_write_sector_misses.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_sector_misses 
Event Value : 3269
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000016, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x16 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000016, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x16 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000060, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x60
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x61
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x61
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000cc5, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0xcc5
(r) register: 1a0070, value: 00006947, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x6947
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_sector_misses' saved in file 'l2_subp0_read_sector_misses.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_sector_misses 
Event Value : 3273
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000010, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x10
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 140028, value: 00000010, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x10
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000016, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x16 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 00000002, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = SIMPLE | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000016, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0x16 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 0000aaaa, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0xaaaa | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000060, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x60
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000010, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x10
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x61
(w) register: 140028, value: 00000011, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x11
(w) register: 14125c, value: 00000060, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x60
(w) register: 14165c, value: 00000061, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x61
(w) register: 140028, value: 00000011, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x11
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000cc9, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0xcc9
(r) register: 1a0070, value: 00006236, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x6236
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_sector_misses' saved in file 'l2_subp1_read_sector_misses.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_l1_sector_queries 
Event Value : 3128
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102412, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x24 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102412, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x24 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000800, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x800
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x801
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x801
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00006637, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x6637
(r) register: 1a0080, value: 00000c38, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0xc38
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00006637, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x6637
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_write_l1_sector_queries' saved in file 'l2_subp0_write_l1_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_l1_sector_queries 
Event Value : 3122
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102412, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x24 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102412, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x24 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000800, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x800
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000212, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x801
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x801
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 0000655f, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x655f
(r) register: 1a0080, value: 00000c32, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0xc32
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 0000655f, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x655f
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_write_l1_sector_queries' saved in file 'l2_subp1_write_l1_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_l1_sector_queries 
Event Value : 6250
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000800, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x800
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x801
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x801
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000065be, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x65be
(r) register: 1a0080, value: 0000186a, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x186a
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000065be, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x65be
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_l1_sector_queries' saved in file 'l2_subp0_read_l1_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_l1_sector_queries 
Event Value : 6250
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000800, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x800
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000212, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x801
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 14125c, value: 00000800, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x800
(w) register: 14165c, value: 00000801, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x801
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 0000616e, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x616e
(r) register: 1a0080, value: 0000186a, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x186a
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 0000616e, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x616e
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_l1_sector_queries' saved in file 'l2_subp1_read_l1_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_l1_hit_sectors 
Event Value : 2992
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 19102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0x19 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 19102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0x19 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000802, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x802
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000803, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x803
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000803, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x803
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00006146, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x6146
(r) register: 1a0080, value: 00000bb0, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0xbb0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00006146, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x6146
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_l1_hit_sectors' saved in file 'l2_subp0_read_l1_hit_sectors.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_l1_hit_sectors 
Event Value : 2976
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 19102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0x19 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 19102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0x19 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000802, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x802
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000212, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 14165c, value: 00000803, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x803
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 14125c, value: 00000802, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x802
(w) register: 14165c, value: 00000803, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x803
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000067d0, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x67d0
(r) register: 1a0080, value: 00000ba0, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0xba0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000067d0, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x67d0
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_l1_hit_sectors' saved in file 'l2_subp1_read_l1_hit_sectors.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_tex_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000600, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x600
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000601, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x601
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000601, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x601
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00006660, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x6660
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00006660, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x6660
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_tex_sector_queries' saved in file 'l2_subp0_read_tex_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_tex_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000600, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x600
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000212, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 14165c, value: 00000601, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x601
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 14125c, value: 00000600, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x600
(w) register: 14165c, value: 00000601, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x601
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000069d6, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x69d6
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000069d6, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x69d6
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_tex_sector_queries' saved in file 'l2_subp1_read_tex_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_tex_hit_sectors 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 19102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0x19 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 19102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0x19 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000602, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x602
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000603, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x603
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000603, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x603
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000067e1, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x67e1
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000067e1, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x67e1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_tex_hit_sectors' saved in file 'l2_subp0_read_tex_hit_sectors.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_tex_hit_sectors 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 140028, value: 00000212, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x212
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 19102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0x19 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 19102512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x10 | 3 = 0x19 }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8000 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000602, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0x602
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000212, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x212
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 14165c, value: 00000603, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x603
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 14125c, value: 00000602, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x602
(w) register: 14165c, value: 00000603, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x603
(w) register: 140028, value: 00000213, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x213
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000067ef, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x67ef
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000067ef, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x67ef
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_tex_hit_sectors' saved in file 'l2_subp1_read_tex_hit_sectors.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_read_sysmem_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 001f2512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x1f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 001f2512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x1f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000067d6, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x67d6
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000067d6, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x67d6
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_read_sysmem_sector_queries' saved in file 'l2_subp0_read_sysmem_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_read_sysmem_sector_queries 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 001f2512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x1f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 001f2512, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x25 | 2 = 0x1f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000012, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00006938, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x6938
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00006938, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x6938
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_read_sysmem_sector_queries' saved in file 'l2_subp1_read_sysmem_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_write_sysmem_sector_queries 
Event Value : 1
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 001f2412, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x24 | 2 = 0x1f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 001f2412, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x24 | 2 = 0x1f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00006490, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x6490
(r) register: 1a0080, value: 00000001, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x1
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00006490, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x6490
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_write_sysmem_sector_queries' saved in file 'l2_subp0_write_sysmem_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_write_sysmem_sector_queries 
Event Value : 1
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 001f2412, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x24 | 2 = 0x1f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 001f2412, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x12 | 1 = 0x24 | 2 = 0x1f | 3 = 0 }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0x8080 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000012, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00006957, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x6957
(r) register: 1a0080, value: 00000001, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x1
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00006957, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x6957
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_write_sysmem_sector_queries' saved in file 'l2_subp1_write_sysmem_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_total_read_sector_queries 
Event Value : 6271
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122523, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x23 | 1 = 0x25 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122523, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x23 | 1 = 0x25 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000069e8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x69e8
(r) register: 1a0080, value: 0000187f, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x187f
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000069e8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x69e8
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_total_read_sector_queries' saved in file 'l2_subp0_total_read_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_total_read_sector_queries 
Event Value : 6294
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122523, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x23 | 1 = 0x25 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122523, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x23 | 1 = 0x25 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000012, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 0000648f, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x648f
(r) register: 1a0080, value: 00001896, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0x1896
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 0000648f, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x648f
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_total_read_sector_queries' saved in file 'l2_subp1_total_read_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp0_total_write_sector_queries 
Event Value : 3129
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000000, mask: ffffffff <== PMFB[0].PM_UNK28 => 0
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122423, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x23 | 1 = 0x24 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122423, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x23 | 1 = 0x24 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 14125c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0x1
(w) register: 14165c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0
(w) register: 140028, value: 00000001, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x1
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 000067e8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x67e8
(r) register: 1a0080, value: 00000c39, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0xc39
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 000067e8, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x67e8
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp0_total_write_sector_queries' saved in file 'l2_subp0_total_write_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l2_subp1_total_write_sector_queries 
Event Value : 3124
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022548, value: 00000000, mask: 00000000 ==> PUNITS.HW_PART_DISABLE_MASK => 0
(r) register: 022438, value: 00000000, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0
(r) register: 022438, value: 00000001, mask: 00000000 ==> PUNITS.DESIGN_PART_COUNT => 0x1
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(w) register: 1a0100, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].FILTER[0] => { SRC_MASK = 0 }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x50
(w) register: 1b4054, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x54
(w) register: 1b4058, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0x58
(w) register: 1b4000, value: 00000004, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4000, value: 00000000, mask: ffffffff <== PCOUNTER.MAIN+0
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x20
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x40
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x28
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x48
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x24
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x44
(w) register: 1b4008, value: 00000701, mask: ffffffff <== PCOUNTER.MAIN+0x8
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== PCOUNTER.MAIN+0x104
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 140028, value: 00000012, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x12
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122423, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x23 | 1 = 0x24 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a009c, value: 0000000a, mask: ffffffff <== PCOUNTER.PART_DOM[0].CTRL[0] => { MODE = QUAD | CTR_MODE = EVENT_B4 | EVENT_CTR_PERIOD = ONE | EVENT_IMPORT_MODE = CONTINUOUS | FLAG_IMPORT_MODE = CONTINUOUS | UNK9 = 0 | UNK18 = 0 | PERIODIC_PERIOD = DISABLED | QUAD_STATE = EMPTY | UNK26 = 0 | SINGLE_STATE = INACTIVE }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].PRE_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0 | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_SRC[0] => { 0 = 0 | 1 = 0 | 2 = 0 | 3 = 0 }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== PCOUNTER.PART_DOM[0].STOP_OP[0] => { FUNC = 0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0048, value: 0f0e0d0c, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_SRC[0] => { 0 = 0xc | 1 = 0xd | 2 = 0xe | 3 = 0xf }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== PCOUNTER.PART_DOM[0].START_OP[0] => { FUNC = 0xffff | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(w) register: 1a0050, value: 00122423, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_SRC[0] => { 0 = 0x23 | 1 = 0x24 | 2 = 0x12 | 3 = 0 }
(w) register: 1a0054, value: 0000e0e0, mask: ffffffff <== PCOUNTER.PART_DOM[0].EVENT_OP[0] => { FUNC = 0xe0e0 | ARG3 = SRC | ARG2 = SRC2 | ARG3_SRC = SRC3 }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0 | CACHE_LINES = 0 | CACHE_LINE_SIZE = 512 | SLICES_PER_FBP = 0 }
(r) register: 1410dc, value: 221b001c, mask: 00000000 ==> PMFB[0].SUBP[0].CONFIG => { COMPTAGS_PER_CACHE_LINE = 0x1c | CACHE_LINES = 0x1b | CACHE_LINE_SIZE = 2k | SLICES_PER_FBP = 0x2 }
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000000, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0
(r) register: 14125c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0].PM_UNK25C => 0
(r) register: 14165c, value: 00000000, mask: 00000000 ==> PMFB[0].SUBP[0x1].PM_UNK25C => 0
(r) register: 140028, value: 00000012, mask: 00000000 ==> PMFB[0].PM_UNK28 => 0x12
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 14125c, value: 00000000, mask: ffffffff <== PMFB[0].SUBP[0].PM_UNK25C => 0
(w) register: 14165c, value: 00000001, mask: ffffffff <== PMFB[0].SUBP[0x1].PM_UNK25C => 0x1
(w) register: 140028, value: 00000013, mask: ffffffff <== PMFB[0].PM_UNK28 => 0x13
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== PCOUNTER.PART_DOM[0].SWAP_SRC[0] => 0x4d
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_PRE[0] => 0
(r) register: 1a0088, value: 00005fbe, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_START[0] => 0x5fbe
(r) register: 1a0080, value: 00000c34, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_EVENT[0] => 0xc34
(r) register: 1a0090, value: 00000000, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_STOP[0] => 0
(r) register: 1a0070, value: 00005fbe, mask: 00000000 ==> PCOUNTER.PART_DOM[0].CTR_CYCLES[0] => 0x5fbe
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== PCOUNTER.PART_DOM[0].QUAD_ACK_TRIGGER[0] => 0x1
Trace of 'l2_subp1_total_write_sector_queries' saved in file 'l2_subp1_total_write_sector_queries.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_8bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gld_inst_8bit' saved in file 'gld_inst_8bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_16bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gld_inst_16bit' saved in file 'gld_inst_16bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_32bit 
Event Value : 50336
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00003120, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x3120
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00003100, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x3100
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00003140, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x3140
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00003140, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x3140
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gld_inst_32bit' saved in file 'gld_inst_32bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_64bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gld_inst_64bit' saved in file 'gld_inst_64bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : gld_inst_128bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gld_inst_128bit' saved in file 'gld_inst_128bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_8bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gst_inst_8bit' saved in file 'gst_inst_8bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_16bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gst_inst_16bit' saved in file 'gst_inst_16bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_32bit 
Event Value : 24320
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000017c0, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x17c0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000017c0, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x17c0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000017c0, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x17c0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000017c0, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x17c0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gst_inst_32bit' saved in file 'gst_inst_32bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_64bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gst_inst_64bit' saved in file 'gst_inst_64bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : gst_inst_128bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gst_inst_128bit' saved in file 'gst_inst_128bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_gld_inst_8bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'rocache_gld_inst_8bit' saved in file 'rocache_gld_inst_8bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_gld_inst_16bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'rocache_gld_inst_16bit' saved in file 'rocache_gld_inst_16bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_gld_inst_32bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'rocache_gld_inst_32bit' saved in file 'rocache_gld_inst_32bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_gld_inst_64bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'rocache_gld_inst_64bit' saved in file 'rocache_gld_inst_64bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : rocache_gld_inst_128bit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x2 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'rocache_gld_inst_128bit' saved in file 'rocache_gld_inst_128bit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_00 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_00' saved in file 'prof_trigger_00.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_01 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_01' saved in file 'prof_trigger_01.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_02 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_02' saved in file 'prof_trigger_02.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_03 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_03' saved in file 'prof_trigger_03.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_04 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_04' saved in file 'prof_trigger_04.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_05 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_05' saved in file 'prof_trigger_05.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_06 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000018, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000018, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_06' saved in file 'prof_trigger_06.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : prof_trigger_07 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x7 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000001, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = USER | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 0000001c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x7 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'prof_trigger_07' saved in file 'prof_trigger_07.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : warps_launched 
Event Value : 784
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LAUNCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LAUNCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000000c4, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xc4
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000000c4, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xc4
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000000c4, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xc4
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000000c4, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xc4
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'warps_launched' saved in file 'warps_launched.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : threads_launched 
Event Value : 25600
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LAUNCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 398a4188, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0x3 | GRP2 = 0 | SIG2 = 0x4 | GRP3 = 0 | SIG3 = 0x5 | GRP4 = 0 | SIG4 = 0x6 | GRP5 = 0 | SIG5 = 0x7 }
(w) register: 504e04, value: 00000003, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LAUNCH | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 398a4188, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0x3 | GRP2 = 0 | SIG2 = 0x4 | GRP3 = 0 | SIG3 = 0x5 | GRP4 = 0 | SIG4 = 0x6 | GRP5 = 0 | SIG5 = 0x7 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00001900, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x1900
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00001900, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x1900
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00001900, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x1900
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00001900, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x1900
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'threads_launched' saved in file 'threads_launched.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : inst_issued1 
Event Value : 15827
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = ISSUE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = ISSUE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000f72, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xf72
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000f79, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xf79
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000f78, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xf78
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000f70, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xf70
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'inst_issued1' saved in file 'inst_issued1.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : inst_issued2 
Event Value : 792
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = ISSUE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000005, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = ISSUE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000000c6, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xc6
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000000c6, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xc6
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000000c6, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xc6
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000000c6, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xc6
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'inst_issued2' saved in file 'inst_issued2.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : inst_executed 
Event Value : 14744
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = EXEC | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000398, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0x7 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = EXEC | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000398, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0x7 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000e66, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xe66
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000e66, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xe66
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000e66, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xe66
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000e66, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xe66
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'inst_executed' saved in file 'inst_executed.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : thread_inst_executed 
Event Value : 466944
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x11 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 29062080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0x1 | GRP2 = 0 | SIG2 = 0x2 | GRP3 = 0 | SIG3 = 0x3 | GRP4 = 0 | SIG4 = 0x4 | GRP5 = 0 | SIG5 = 0x5 }
(w) register: 504e04, value: 00000011, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x11 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 29062080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0x1 | GRP2 = 0 | SIG2 = 0x2 | GRP3 = 0 | SIG3 = 0x3 | GRP4 = 0 | SIG4 = 0x4 | GRP5 = 0 | SIG5 = 0x5 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 0000e400, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xe400
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 0000e400, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xe400
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 0000e400, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xe400
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 0000e400, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xe400
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'thread_inst_executed' saved in file 'thread_inst_executed.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : not_predicated_off_thread_inst_executed 
Event Value : 449824
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x14 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 29062080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0x1 | GRP2 = 0 | SIG2 = 0x2 | GRP3 = 0 | SIG3 = 0x3 | GRP4 = 0 | SIG4 = 0x4 | GRP5 = 0 | SIG5 = 0x5 }
(w) register: 504e04, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x14 | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 29062080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0x1 | GRP2 = 0 | SIG2 = 0x2 | GRP3 = 0 | SIG3 = 0x3 | GRP4 = 0 | SIG4 = 0x4 | GRP5 = 0 | SIG5 = 0x5 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 0000db40, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xdb40
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 0000dbe0, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xdbe0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 0000dbe0, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xdbe0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 0000db90, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xdb90
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'not_predicated_off_thread_inst_executed' saved in file 'not_predicated_off_thread_inst_executed.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : atom_count 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 0000001a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x1a | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 0000001a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x1a | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'atom_count' saved in file 'atom_count.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : atom_cas_count 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 0000001a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x1a | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 0000001a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x1a | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'atom_cas_count' saved in file 'atom_cas_count.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : gred_count 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 0000001a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x1a | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000018, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 0000001a, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = 0x1a | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000018, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x6 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gred_count' saved in file 'gred_count.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : shared_load 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'shared_load' saved in file 'shared_load.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : shared_store 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000004, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x1 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'shared_store' saved in file 'shared_store.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : local_load 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000008, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x2 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'local_load' saved in file 'local_load.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : local_store 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 0000000c, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x3 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'local_store' saved in file 'local_store.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : gld_request 
Event Value : 1542
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000010, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x4 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000182, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x182
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000182, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x182
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000182, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x182
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000180, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0x180
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gld_request' saved in file 'gld_request.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : gst_request 
Event Value : 787
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 0000001b, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = LDST | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000002, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = B6 | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f30, value: 00000014, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SRCSEL[0] => { GRP0 = 0 | SIG0 = 0x5 | GRP1 = 0 | SIG1 = 0 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(w) register: 504e00, value: 00408080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x408080
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000000c5, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xc5
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000000c4, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xc4
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000000c5, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xc5
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e74, value: 000000c5, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0xc5
(r) register: 504e78, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(r) register: 504e7c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(r) register: 504e80, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'gst_request' saved in file 'gst_request.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : active_cycles 
Event Value : 23673
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000200, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = WARP | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000200, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = WARP | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108421, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108421, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00005c79, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0x5c79
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'active_cycles' saved in file 'active_cycles.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : active_warps 
Event Value : 1302610
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000200, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = WARP | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000200, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = WARP | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000220, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = B6 | 0 = LOGOP }
(w) register: 504e58, value: 00000220, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = B6 | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 0210b525, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0x1 | SIG1 = 0x2 | GRP2 = 0x1 | SIG2 = 0x3 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504f48, value: 0210e6b1, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x2] => { GRP0 = 0x1 | SIG0 = 0x4 | GRP1 = 0x1 | SIG1 = 0x5 | GRP2 = 0x1 | SIG2 = 0x6 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 0210b525, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0x1 | SIG1 = 0x2 | GRP2 = 0x1 | SIG2 = 0x3 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504f48, value: 0210e6b1, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x2] => { GRP0 = 0x1 | SIG0 = 0x4 | GRP1 = 0x1 | SIG1 = 0x5 | GRP2 = 0x1 | SIG2 = 0x6 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00400080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00011421, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0x11421
(r) register: 504e8c, value: 00011b81, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0x11b81
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'active_warps' saved in file 'active_warps.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : sm_cta_launched 
Event Value : 96
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000200, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = WARP | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000200, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = WARP | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 0210843d, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x7 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 0210843d, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x7 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000060, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0x60
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'sm_cta_launched' saved in file 'sm_cta_launched.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : local_load_transactions 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000e00, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = TRANSACTION | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000e00, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = TRANSACTION | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108421, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108421, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'local_load_transactions' saved in file 'local_load_transactions.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : local_store_transactions 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000e00, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = TRANSACTION | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000e00, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = TRANSACTION | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108425, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108425, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'local_store_transactions' saved in file 'local_store_transactions.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l1_shared_load_transactions 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000e00, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = TRANSACTION | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000e00, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = TRANSACTION | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108429, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x2 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108429, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x2 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_shared_load_transactions' saved in file 'l1_shared_load_transactions.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l1_shared_store_transactions 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000e00, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = TRANSACTION | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000e00, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = TRANSACTION | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 0210842d, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x3 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 0210842d, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x3 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_shared_store_transactions' saved in file 'l1_shared_store_transactions.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : __l1_global_load_transactions 
Event Value : 1575
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000f00, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = 0xf | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000f00, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = 0xf | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108421, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108421, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000627, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0x627
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of '__l1_global_load_transactions' saved in file '__l1_global_load_transactions.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : __l1_global_store_transactions 
Event Value : 784
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000f00, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = 0xf | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000f00, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = 0xf | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108425, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108425, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000310, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0x310
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of '__l1_global_store_transactions' saved in file '__l1_global_store_transactions.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_load_hit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00001000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = L1 | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00001000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = L1 | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108421, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108421, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_local_load_hit' saved in file 'l1_local_load_hit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_load_miss 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00001000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = L1 | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00001000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = L1 | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108425, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108425, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_local_load_miss' saved in file 'l1_local_load_miss.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_store_hit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00001000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = L1 | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00001000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = L1 | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108429, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x2 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108429, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x2 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_local_store_hit' saved in file 'l1_local_store_hit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l1_local_store_miss 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00001000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = L1 | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00001000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = L1 | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 0210842d, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x3 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 0210842d, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x3 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_local_store_miss' saved in file 'l1_local_store_miss.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l1_global_load_hit 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00001000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = L1 | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00001000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = L1 | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108431, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x4 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108431, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x4 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_global_load_hit' saved in file 'l1_global_load_hit.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : l1_global_load_miss 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00001000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = L1 | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00001000, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = L1 | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108435, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x5 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108435, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x5 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'l1_global_load_miss' saved in file 'l1_global_load_miss.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : uncached_global_load_transaction 
Event Value : 1552
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00001100, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = MEM | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00001100, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = MEM | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108421, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108421, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000610, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0x610
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'uncached_global_load_transaction' saved in file 'uncached_global_load_transaction.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : global_store_transaction 
Event Value : 763
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00001100, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = MEM | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00001100, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = MEM | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108425, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108425, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x1 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 000002fb, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0x2fb
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'global_store_transaction' saved in file 'global_store_transaction.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : global_ld_mem_divergence_replays 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000800, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = REPLAY | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000800, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = REPLAY | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108431, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x4 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108431, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x4 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'global_ld_mem_divergence_replays' saved in file 'global_ld_mem_divergence_replays.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : global_st_mem_divergence_replays 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00000800, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = REPLAY | 2 = NONE | 3 = NONE }
(w) register: 504e08, value: 00000800, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = REPLAY | 2 = NONE | 3 = NONE }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000020, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = B6 | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108435, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x5 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 02108435, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x5 | GRP1 = 0x1 | SIG1 = 0 | GRP2 = 0x1 | SIG2 = 0 | GRP3 = 0x1 | SIG3 = 0 | GRP4 = 0x1 | SIG4 = 0 | GRP5 = 0x1 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'global_st_mem_divergence_replays' saved in file 'global_st_mem_divergence_replays.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : shared_load_replay 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00081300, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = 0x13 | 2 = REPLAY | 3 = NONE }
(w) register: 504e08, value: 00081300, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = 0x13 | 2 = REPLAY | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 00000151, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x4 | GRP1 = 0x2 | SIG1 = 0x2 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 00000151, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x4 | GRP1 = 0x2 | SIG1 = 0x2 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'shared_load_replay' saved in file 'shared_load_replay.trace'

Usage: /home/ilia/cuda-7.0/extras/CUPTI/sample/callback_event/callback_event [device_num] [event_name]
CUDA Device Number: 0
CUDA Device Name: GeForce GT 720
Launching kernel: blocks 196, thread/block 256
Event Name : shared_store_replay 
Event Value : 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 419eac, value: 00000000, mask: 00000004 <== PGRAPH.GPC_BROADCAST.TPC_ALL.MP.CTX_UNK0AC => 0
(w) register: 504e08, value: 00081300, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = 0x13 | 2 = REPLAY | 3 = NONE }
(w) register: 504e08, value: 00081300, mask: ffffff00 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SIGSEL => { 0 = NONE | 1 = 0x13 | 2 = REPLAY | 3 = NONE }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e58, value: 00000000, mask: 0000fff0 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e68, value: 00000000, mask: ffff0000 <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x2] => { 0 = 0 | 1 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 000001d1, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x4 | GRP1 = 0x2 | SIG1 = 0x3 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(w) register: 504e04, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_SIGSEL => { 0 = NONE | 1 = NONE | 2 = NONE | 3 = NONE }
(w) register: 504e5c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_A_MODE => { 0 = LOGOP | 0 = LOGOP | 0 = LOGOP | 0 = LOGOP }
(w) register: 504e60, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0] => { 0 = 0 | 1 = 0 }
(w) register: 504e64, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x1] => { 0 = 0 | 1 = 0 }
(w) register: 504e6c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_FUNC[0x3] => { 0 = 0 | 1 = 0 }
(w) register: 504f44, value: 000001d1, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_B_SRCSEL[0x1] => { GRP0 = 0x1 | SIG0 = 0x4 | GRP1 = 0x2 | SIG1 = 0x3 | GRP2 = 0 | SIG2 = 0 | GRP3 = 0 | SIG3 = 0 | GRP4 = 0 | SIG4 = 0 | GRP5 = 0 | SIG5 = 0 }
(r) register: 504e00, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0
(r) register: 504e00, value: 00000080, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x80
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(w) register: 504e00, value: 00400080, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_UNK000 => 0x400080
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS }
(r) register: 504ca8, value: 80000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(w) register: 504ca8, value: 80000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].L1.PM_MUX => { SEL = STATUS | ENABLE }
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e88, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(r) register: 504e8c, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(r) register: 504e90, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e70, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_A => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(r) register: 504e94, value: 00000000, mask: 00000000 ==> PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER_OVERFLOW_B => { 0 }
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e88, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x5] => 0
(w) register: 504e8c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x6] => 0
(w) register: 504e90, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x7] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
(w) register: 504e74, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0] => 0
(w) register: 504e78, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x1] => 0
(w) register: 504e7c, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x2] => 0
(w) register: 504e80, value: 00000000, mask: ffffffff <== PGRAPH.GPC[0].TPC[0x1].MP.PM_COUNTER[0x3] => 0
Trace of 'shared_store_replay' saved in file 'shared_store_replay.trace'

