Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 9f22d05b1c5f45859e7e9ac2959b3f59 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PWM_w_Int_v1_0_behav xil_defaultlib.PWM_w_Int_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PWM_w_Int_v1_0_S00_AXI(C_S_AXI_D...
Compiling module xil_defaultlib.PWM_Controller_Int(period=20)
Compiling module xil_defaultlib.PWM_w_Int_v1_0
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot PWM_w_Int_v1_0_behav
