/*
 * Data version: 210421_084401
 *
 * Copyright (C) 2017-2021, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 * its contributors may be used to endorse or promote products derived
 * from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#include <clk.h>
#include <clk_mux.h>
#include <clk_dev.h>
#include <clk_div.h>
#include <clk_pll.h>
#include <types/array_size.h>
#include <types/devgrps.h>
#include <soc/j721e/control.h>
#include <soc/j721e/clk_ids.h>
#include <soc/j721e/devices.h>
#include <soc/j721e/clocks.h>
#include <soc/j721e/clk_mux_j7_dpi.h>
#include <soc/j721e/clk_mux_j7_ahclko.h>
#include <soc/j721e/clk_soc_hfosc0.h>
#include <clk_fixed.h>
#include <clk_div.h>
#include <clk_pllctrl.h>
#include <clk_pll_deskew.h>
#include <clk_pll_16fft.h>


enum {
	J721E_FREQ_VALUE_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
	J721E_FREQ_VALUE_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
	J721E_FREQ_VALUE_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
	J721E_FREQ_VALUE_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
	J721E_FREQ_VALUE_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
	J721E_FREQ_VALUE_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
	J721E_FREQ_VALUE_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
	J721E_FREQ_VALUE_BOARD_0_AUDIO_EXT_REFCLK3_OUT,
	J721E_FREQ_VALUE_BOARD_0_CPTS0_RFT_CLK_OUT,
	J721E_FREQ_VALUE_BOARD_0_EXT_REFCLK1_OUT,
	J721E_FREQ_VALUE_BOARD_0_GPMC0_CLK_OUT,
	J721E_FREQ_VALUE_BOARD_0_HFOSC1_CLK_OUT,
	J721E_FREQ_VALUE_BOARD_0_I2C0_SCL_OUT,
	J721E_FREQ_VALUE_BOARD_0_I2C1_SCL_OUT,
	J721E_FREQ_VALUE_BOARD_0_I2C2_SCL_OUT,
	J721E_FREQ_VALUE_BOARD_0_I2C3_SCL_OUT,
	J721E_FREQ_VALUE_BOARD_0_I2C4_SCL_OUT,
	J721E_FREQ_VALUE_BOARD_0_I2C5_SCL_OUT,
	J721E_FREQ_VALUE_BOARD_0_I2C6_SCL_OUT,
	J721E_FREQ_VALUE_BOARD_0_I3C0_SCL_OUT,
	J721E_FREQ_VALUE_BOARD_0_LED_CLK_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP0_ACLKR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP0_ACLKX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP0_AFSR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP0_AFSX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP10_ACLKR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP10_ACLKX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP10_AFSR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP10_AFSX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP11_ACLKR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP11_ACLKX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP11_AFSR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP11_AFSX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP1_ACLKR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP1_ACLKX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP1_AFSR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP1_AFSX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP2_ACLKR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP2_ACLKX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP2_AFSR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP2_AFSX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP3_ACLKR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP3_ACLKX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP3_AFSR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP3_AFSX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP4_ACLKR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP4_ACLKX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP4_AFSR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP4_AFSX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP5_ACLKR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP5_ACLKX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP5_AFSR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP5_AFSX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP6_ACLKR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP6_ACLKX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP6_AFSR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP6_AFSX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP7_ACLKR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP7_ACLKX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP7_AFSR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP7_AFSX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP8_ACLKR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP8_ACLKX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP8_AFSR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP8_AFSX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP9_ACLKR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP9_ACLKX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP9_AFSR_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCASP9_AFSX_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCU_EXT_REFCLK0_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCU_I2C0_SCL_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCU_I2C1_SCL_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCU_I3C0_SCL_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCU_I3C1_SCL_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCU_OSPI0_DQS_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCU_OSPI1_DQS_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCU_RGMII1_RXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCU_RGMII1_TXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_MCU_RMII1_REF_CLK_OUT,
	J721E_FREQ_VALUE_BOARD_0_MLB0_MLBCLK_OUT,
	J721E_FREQ_VALUE_BOARD_0_MLB0_MLBCP_OUT,
	J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK0N_OUT,
	J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK0P_OUT,
	J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK1N_OUT,
	J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK1P_OUT,
	J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK2N_OUT,
	J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK2P_OUT,
	J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK3N_OUT,
	J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK3P_OUT,
	J721E_FREQ_VALUE_BOARD_0_PRG0_RGMII1_RXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_PRG0_RGMII1_TXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_PRG0_RGMII2_RXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_PRG0_RGMII2_TXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_PRG1_RGMII1_RXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_PRG1_RGMII1_TXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_PRG1_RGMII2_RXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_PRG1_RGMII2_TXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_RGMII3_RXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_RGMII4_RXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_RGMII5_RXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_RGMII6_RXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_RGMII7_RXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_RGMII8_RXC_OUT,
	J721E_FREQ_VALUE_BOARD_0_RMII_REF_CLK_OUT,
	J721E_FREQ_VALUE_BOARD_0_TCK_OUT,
	J721E_FREQ_VALUE_BOARD_0_VOUT1_EXTPCLKIN_OUT,
	J721E_FREQ_VALUE_BOARD_0_VOUT2_EXTPCLKIN_OUT,
	J721E_FREQ_VALUE_BOARD_0_VPFE0_PCLK_OUT,
	J721E_FREQ_VALUE_BOARD_0_WKUP_I2C0_SCL_OUT,
	J721E_FREQ_VALUE_CPSW_2GUSS_MCU_0_CPTS_GENF0,
	J721E_FREQ_VALUE_CPSW_2GUSS_MCU_0_MDIO_MDCLK_O,
	J721E_FREQ_VALUE_CPSW_2GUSS_MCU_0_RGMII1_TXC_O,
	J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_CPTS_GENF0,
	J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_MDIO_MDCLK_O,
	J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES1_TXCLK,
	J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES2_TXCLK,
	J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES3_TXCLK,
	J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES4_TXCLK,
	J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES5_TXCLK,
	J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES6_TXCLK,
	J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES7_TXCLK,
	J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES8_TXCLK,
	J721E_FREQ_VALUE_DDR32SS_16FFC_EW_DV_WRAP_MAIN_0_DDRSS_IO_CK,
	J721E_FREQ_VALUE_DDR32SS_16FFC_EW_DV_WRAP_MAIN_0_DDRSS_IO_CK_N,
	J721E_FREQ_VALUE_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MCU_0_TIMER_PWM,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MCU_2_TIMER_PWM,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MCU_4_TIMER_PWM,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MCU_6_TIMER_PWM,
	J721E_FREQ_VALUE_DMTIMER_DMC1MS_MCU_8_TIMER_PWM,
	J721E_FREQ_VALUE_EMMC8SS_16FFC_MAIN_0_EMMCSS_IO_CLK,
	J721E_FREQ_VALUE_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O,
	J721E_FREQ_VALUE_EMMCSD4SS_MAIN_1_EMMCSDSS_IO_CLK_O,
	J721E_FREQ_VALUE_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_N,
	J721E_FREQ_VALUE_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_P,
	J721E_FREQ_VALUE_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK,
	J721E_FREQ_VALUE_FSS_MCU_0_OSPI_1_OSPI_OCLK_CLK,
	J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT0_N,
	J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT0_P,
	J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT1_N,
	J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT1_P,
	J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT0_N,
	J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT0_P,
	J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT1_N,
	J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT1_P,
	J721E_FREQ_VALUE_GPMC_MAIN_0_PO_GPMC_DEV_CLK,
	J721E_FREQ_VALUE_I3C_MAIN_0_I3C_SCL_DO,
	J721E_FREQ_VALUE_I3C_MCU_0_I3C_SCL_DO,
	J721E_FREQ_VALUE_I3C_MCU_1_I3C_SCL_DO,
	J721E_FREQ_VALUE_ICSS_G_MAIN_0_PR1_MDIO_MDCLK_O,
	J721E_FREQ_VALUE_ICSS_G_MAIN_0_PR1_RGMII0_TXC_O,
	J721E_FREQ_VALUE_ICSS_G_MAIN_0_PR1_RGMII1_TXC_O,
	J721E_FREQ_VALUE_ICSS_G_MAIN_1_PR1_MDIO_MDCLK_O,
	J721E_FREQ_VALUE_ICSS_G_MAIN_1_PR1_RGMII0_TXC_O,
	J721E_FREQ_VALUE_ICSS_G_MAIN_1_PR1_RGMII1_TXC_O,
	J721E_FREQ_VALUE_ICSS_G_MAIN_1_SERDES0_TXCLK,
	J721E_FREQ_VALUE_ICSS_G_MAIN_1_SERDES1_TXCLK,
	J721E_FREQ_VALUE_K3_C66_COREPAC_MAIN_0_K3_C66_CGEM_288KB_0_GEM_CLK2_OUT_CLK,
	J721E_FREQ_VALUE_K3_C66_COREPAC_MAIN_0_K3_C66_CGEM_288KB_0_GEM_PBIST_ROM_CLK,
	J721E_FREQ_VALUE_K3_C66_COREPAC_MAIN_1_K3_C66_CGEM_288KB_0_GEM_CLK2_OUT_CLK,
	J721E_FREQ_VALUE_K3_C66_COREPAC_MAIN_1_K3_C66_CGEM_288KB_0_GEM_PBIST_ROM_CLK,
	J721E_FREQ_VALUE_K3_DPHY_RX_MAIN_0_PPI_RX_BYTE_CLK,
	J721E_FREQ_VALUE_K3_DPHY_RX_MAIN_1_PPI_RX_BYTE_CLK,
	J721E_FREQ_VALUE_K3_DSS_EDP_MAIN_0_PHY_LN0_TXCLK,
	J721E_FREQ_VALUE_K3_DSS_EDP_MAIN_0_PHY_LN1_TXCLK,
	J721E_FREQ_VALUE_K3_DSS_EDP_MAIN_0_PHY_LN2_TXCLK,
	J721E_FREQ_VALUE_K3_DSS_EDP_MAIN_0_PHY_LN3_TXCLK,
	J721E_FREQ_VALUE_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_2X_CLK,
	J721E_FREQ_VALUE_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_CLK,
	J721E_FREQ_VALUE_K3_DSS_MAIN_0_DSS_INST0_DPI_1_OUT_CLK,
	J721E_FREQ_VALUE_K3_DSS_MAIN_0_DSS_INST0_DPI_2_OUT_CLK,
	J721E_FREQ_VALUE_K3_DSS_MAIN_0_DSS_INST0_DPI_3_OUT_CLK,
	J721E_FREQ_VALUE_MCASP_MAIN_0_MCASP_ACLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_0_MCASP_ACLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_0_MCASP_AHCLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_0_MCASP_AHCLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_10_MCASP_ACLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_10_MCASP_ACLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_10_MCASP_AHCLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_10_MCASP_AHCLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_11_MCASP_ACLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_11_MCASP_ACLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_11_MCASP_AHCLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_11_MCASP_AHCLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_1_MCASP_ACLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_1_MCASP_ACLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_1_MCASP_AHCLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_1_MCASP_AHCLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_2_MCASP_ACLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_2_MCASP_ACLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_2_MCASP_AHCLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_2_MCASP_AHCLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_3_MCASP_ACLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_3_MCASP_ACLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_3_MCASP_AHCLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_3_MCASP_AHCLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_4_MCASP_ACLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_4_MCASP_ACLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_5_MCASP_ACLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_5_MCASP_ACLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_5_MCASP_AHCLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_5_MCASP_AHCLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_6_MCASP_ACLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_6_MCASP_ACLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_6_MCASP_AHCLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_6_MCASP_AHCLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_7_MCASP_ACLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_7_MCASP_ACLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_7_MCASP_AHCLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_7_MCASP_AHCLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_8_MCASP_ACLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_8_MCASP_ACLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_8_MCASP_AHCLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_8_MCASP_AHCLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_9_MCASP_ACLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_9_MCASP_ACLKX_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_9_MCASP_AHCLKR_POUT,
	J721E_FREQ_VALUE_MCASP_MAIN_9_MCASP_AHCLKX_POUT,
	J721E_FREQ_VALUE_MSHSI2C_MAIN_0_PORSCL,
	J721E_FREQ_VALUE_MSHSI2C_MAIN_1_PORSCL,
	J721E_FREQ_VALUE_MSHSI2C_MAIN_2_PORSCL,
	J721E_FREQ_VALUE_MSHSI2C_MAIN_3_PORSCL,
	J721E_FREQ_VALUE_MSHSI2C_MAIN_4_PORSCL,
	J721E_FREQ_VALUE_MSHSI2C_MAIN_5_PORSCL,
	J721E_FREQ_VALUE_MSHSI2C_MAIN_6_PORSCL,
	J721E_FREQ_VALUE_MSHSI2C_MCU_0_PORSCL,
	J721E_FREQ_VALUE_MSHSI2C_MCU_1_PORSCL,
	J721E_FREQ_VALUE_MSHSI2C_WKUP_0_PORSCL,
	J721E_FREQ_VALUE_NAVSS512L_MAIN_0_CPTS0_GENF2,
	J721E_FREQ_VALUE_NAVSS512L_MAIN_0_CPTS0_GENF3,
	J721E_FREQ_VALUE_NAVSS512L_MAIN_0_CPTS_0_TS_GENF0,
	J721E_FREQ_VALUE_NAVSS512L_MAIN_0_CPTS_0_TS_GENF1,
	J721E_FREQ_VALUE_PCIE_G4X2_MAIN_0_COMMON_0_PCIE_LANE0_TXCLK,
	J721E_FREQ_VALUE_PCIE_G4X2_MAIN_0_COMMON_0_PCIE_LANE1_TXCLK,
	J721E_FREQ_VALUE_PCIE_G4X2_MAIN_1_COMMON_0_PCIE_LANE0_TXCLK,
	J721E_FREQ_VALUE_PCIE_G4X2_MAIN_1_COMMON_0_PCIE_LANE1_TXCLK,
	J721E_FREQ_VALUE_PCIE_G4X2_MAIN_2_COMMON_0_PCIE_LANE0_TXCLK,
	J721E_FREQ_VALUE_PCIE_G4X2_MAIN_2_COMMON_0_PCIE_LANE1_TXCLK,
	J721E_FREQ_VALUE_PCIE_G4X2_MAIN_3_COMMON_0_PCIE_LANE0_TXCLK,
	J721E_FREQ_VALUE_PCIE_G4X2_MAIN_3_COMMON_0_PCIE_LANE1_TXCLK,
	J721E_FREQ_VALUE_PLLDESKEW_16FFT_MAIN_24,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_0,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_1,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_13,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_14,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_15,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_16,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_17,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_18,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_19,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_2,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_23,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_25,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_3,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_4,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_5,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_6,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_7,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_8,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MCU_0,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MCU_1,
	J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MCU_2,
	J721E_FREQ_VALUE_PLLFRACF_SSMOD_16FFT_MAIN_12,
	J721E_FREQ_VALUE_SPI_MAIN_0_IO_CLKSPIO_CLK,
	J721E_FREQ_VALUE_SPI_MAIN_1_IO_CLKSPIO_CLK,
	J721E_FREQ_VALUE_SPI_MAIN_2_IO_CLKSPIO_CLK,
	J721E_FREQ_VALUE_SPI_MAIN_3_IO_CLKSPIO_CLK,
	J721E_FREQ_VALUE_SPI_MAIN_4_IO_CLKSPIO_CLK,
	J721E_FREQ_VALUE_SPI_MAIN_5_IO_CLKSPIO_CLK,
	J721E_FREQ_VALUE_SPI_MAIN_6_IO_CLKSPIO_CLK,
	J721E_FREQ_VALUE_SPI_MAIN_7_IO_CLKSPIO_CLK,
	J721E_FREQ_VALUE_SPI_MCU_0_IO_CLKSPIO_CLK,
	J721E_FREQ_VALUE_SPI_MCU_1_IO_CLKSPIO_CLK,
	J721E_FREQ_VALUE_SPI_MCU_2_IO_CLKSPIO_CLK,
	J721E_FREQ_VALUE_UFSHCI2P1SS_16FFC_MAIN_0_UFSHCI_MPHY_REFCLK,
	J721E_FREQ_VALUE_USB3P0SS_16FFC_MAIN_0_PIPE_TXCLK,
	J721E_FREQ_VALUE_USB3P0SS_16FFC_MAIN_1_PIPE_TXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN0_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN0_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN0_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN0_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN0_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN1_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN1_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN1_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN1_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN1_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN0_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN0_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN0_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN1_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN1_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN1_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP3_LN1_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP3_LN1_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP3_LN1_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP3_LN1_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP3_LN1_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_REF1_OUT_CLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_REF_DER_OUT_CLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_REF_OUT_CLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN0_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN0_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN0_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN0_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN0_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN1_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN1_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN1_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN1_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN1_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN0_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN0_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN0_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN1_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN1_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN1_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP3_LN1_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP3_LN1_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP3_LN1_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP3_LN1_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP3_LN1_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN0_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN0_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN0_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN0_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN0_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN1_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN1_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN1_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN1_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN1_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_REF1_OUT_CLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_REF_DER_OUT_CLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_REF_OUT_CLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN0_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN0_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN0_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN1_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN1_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN1_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP3_LN1_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP3_LN1_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP3_LN1_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP3_LN1_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP3_LN1_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN0_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN0_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN0_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN0_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN0_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN1_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN1_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN1_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN1_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN1_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_REF1_OUT_CLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_REF_DER_OUT_CLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_REF_OUT_CLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN0_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN0_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN0_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN1_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN1_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN1_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP3_LN1_REFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP3_LN1_RXCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP3_LN1_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP3_LN1_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP3_LN1_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_REF1_OUT_CLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_REF_DER_OUT_CLK,
	J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_REF_OUT_CLK,
	J721E_FREQ_VALUE_WIZ16B8M4CDT_MAIN_0_CK_M,
	J721E_FREQ_VALUE_WIZ16B8M4CDT_MAIN_0_CK_P,
	J721E_FREQ_VALUE_WIZ16B8M4CDT_MAIN_0_IP1_PPI_M_RXCLKESC_CLK,
	J721E_FREQ_VALUE_WIZ16B8M4CDT_MAIN_0_IP1_PPI_TXBYTECLKHS_CL_CLK,
	J721E_FREQ_VALUE_WIZ16B8M4CDT_MAIN_0_IP2_PPI_TXBYTECLKHS_CL_CLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN0_REFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN0_RXCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN0_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN0_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN0_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN1_REFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN1_RXCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN1_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN1_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN1_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN2_REFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN2_RXCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN2_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN2_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN2_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN3_REFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN3_RXCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN3_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN3_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN3_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN0_REFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN0_RXCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN0_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN0_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN0_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN1_REFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN1_RXCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN1_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN1_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN1_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN2_REFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN2_RXCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN2_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN2_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN2_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN3_REFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN3_RXCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN3_RXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN3_TXFCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN3_TXMCLK,
	J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_REF_OUT_CLK,
	J721E_FREQ_VALUE_COUNT,
};

enum {
	J721E_FREQ_RANGE_ANY,
	J721E_FREQ_RANGE_GLUELOGIC_LPXOSC_CLKOUT,
	J721E_FREQ_RANGE_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
	J721E_FREQ_RANGE_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
	J721E_FREQ_RANGE_VCO_PLLDESKEW_16FFT_MAIN_24,
	J721E_FREQ_RANGE_VCO_IN_PLLDESKEW_16FFT_MAIN_24,
	J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
	J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
	J721E_FREQ_RANGE_ID_MAX,
};

enum {
	PLL_ENTRY_MAIN_19_2MHZ_1000MHZ_F24BIT,
	PLL_ENTRY_MAIN_20MHZ_1000MHZ,
	PLL_ENTRY_MAIN_24MHZ_1000MHZ_F24BIT,
	PLL_ENTRY_MAIN_25MHZ_1000MHZ,
	PLL_ENTRY_MAIN_26MHZ_1000MHZ_F24BIT,
	PLL_ENTRY_MAIN_27MHZ_1000MHZ_F24BIT,
	PLL_ENTRY_PER0_19_2MHZ_960MHZ,
	PLL_ENTRY_PER0_20MHZ_960MHZ,
	PLL_ENTRY_PER0_24MHZ_960MHZ,
	PLL_ENTRY_PER0_25MHZ_960MHZ_F24BIT,
	PLL_ENTRY_PER0_26MHZ_960MHZ_F24BIT,
	PLL_ENTRY_PER0_27MHZ_960MHZ_F24BIT,
	PLL_ENTRY_PER1_19_2MHZ_900MHZ_F24BIT,
	PLL_ENTRY_PER1_20MHZ_900MHZ,
	PLL_ENTRY_PER1_24MHZ_900MHZ,
	PLL_ENTRY_PER1_25MHZ_900MHZ,
	PLL_ENTRY_PER1_26MHZ_900MHZ_F24BIT,
	PLL_ENTRY_PER1_27MHZ_900MHZ_F24BIT,
	PLL_ENTRY_CPSW_19_2MHZ_2000MHZ_F24BIT,
	PLL_ENTRY_CPSW_20MHZ_2000MHZ,
	PLL_ENTRY_CPSW_24MHZ_2000MHZ_F24BIT,
	PLL_ENTRY_CPSW_26MHZ_2000MHZ_F24BIT,
	PLL_ENTRY_CPSW_27MHZ_2000MHZ_F24BIT,
	PLL_ENTRY_AUDIO_19_2MHZ_1179_648MHZ_F24BIT,
	PLL_ENTRY_AUDIO_20MHZ_1179_648MHZ_F24BIT,
	PLL_ENTRY_AUDIO_24MHZ_1179_648MHZ_F24BIT,
	PLL_ENTRY_AUDIO_25MHZ_1179_648MHZ_F24BIT,
	PLL_ENTRY_AUDIO_26MHZ_1179_648MHZ_F24BIT,
	PLL_ENTRY_AUDIO_27MHZ_1179_648MHZ_F24BIT,
	PLL_ENTRY_AUDIO_19_2MHZ_1083_8016MHZ_F24BIT,
	PLL_ENTRY_AUDIO_20MHZ_1083_8016MHZ_F24BIT,
	PLL_ENTRY_AUDIO_24MHZ_1083_8016MHZ_F24BIT,
	PLL_ENTRY_AUDIO_25MHZ_1083_8016MHZ_F24BIT,
	PLL_ENTRY_AUDIO_26MHZ_1083_8016MHZ_F24BIT,
	PLL_ENTRY_AUDIO_27MHZ_1083_8016MHZ_F24BIT,
	PLL_ENTRY_VIDEO_19_2MHZ_2750MHZ_F24BIT,
	PLL_ENTRY_VIDEO_20MHZ_2750MHZ_F24BIT,
	PLL_ENTRY_VIDEO_24MHZ_2750MHZ_F24BIT,
	PLL_ENTRY_VIDEO_25MHZ_2750MHZ,
	PLL_ENTRY_VIDEO_26MHZ_2750MHZ_F24BIT,
	PLL_ENTRY_VIDEO_27MHZ_2750MHZ_F24BIT,
	PLL_ENTRY_GPU_19_2MHZ_1500MHZ_F24BIT,
	PLL_ENTRY_GPU_20MHZ_1500MHZ,
	PLL_ENTRY_GPU_24MHZ_1500MHZ_F24BIT,
	PLL_ENTRY_GPU_25MHZ_1500MHZ,
	PLL_ENTRY_GPU_26MHZ_1500MHZ_F24BIT,
	PLL_ENTRY_GPU_27MHZ_1500MHZ_F24BIT,
	PLL_ENTRY_C7X_25MHZ_2000MHZ,
	PLL_ENTRY_DDR_19_2MHZ_1866_00_MHZ_F24BIT,
	PLL_ENTRY_DDR_20MHZ_1866_00_MHZ_F24BIT,
	PLL_ENTRY_DDR_24MHZ_1866_00_MHZ_F24BIT,
	PLL_ENTRY_DDR_25MHZ_1866_00_MHZ_F24BIT,
	PLL_ENTRY_DDR_26MHZ_1866_00_MHZ_F24BIT,
	PLL_ENTRY_DDR_27MHZ_1866_00_MHZ_F24BIT,
	PLL_ENTRY_C66_19_2MHZ_2700MHZ_F24BIT,
	PLL_ENTRY_C66_20MHZ_2700MHZ,
	PLL_ENTRY_C66_24MHZ_2700MHZ_F24BIT,
	PLL_ENTRY_C66_25MHZ_2700MHZ,
	PLL_ENTRY_C66_26MHZ_2700MHZ_F24BIT,
	PLL_ENTRY_C66_27MHZ_2700MHZ,
	PLL_ENTRY_DSS_19_2MHZ_1200MHZ_F24BIT,
	PLL_ENTRY_DSS_20MHZ_1200MHZ,
	PLL_ENTRY_DSS_24MHZ_1200MHZ,
	PLL_ENTRY_DSS_25MHZ_1200MHZ,
	PLL_ENTRY_DSS_26MHZ_1200MHZ_F24BIT,
	PLL_ENTRY_DSS_27MHZ_1200MHZ_F24BIT,
	PLL_ENTRY_VISION_19_2MHZ_2600MHZ_F24BIT,
	PLL_ENTRY_VISION_20MHZ_2600MHZ,
	PLL_ENTRY_VISION_24MHZ_2600MHZ_F24BIT,
	PLL_ENTRY_VISION_25MHZ_2600MHZ,
	PLL_ENTRY_VISION_26MHZ_2600MHZ,
	PLL_ENTRY_VISION_27MHZ_2600MHZ_F24BIT,
	PLL_ENTRY_VISION_19_2MHZ_2880MHZ,
	PLL_ENTRY_VISION_20MHZ_2880MHZ,
	PLL_ENTRY_VISION_24MHZ_2880MHZ,
	PLL_ENTRY_VISION_25MHZ_2880MHZ_F24BIT,
	PLL_ENTRY_VISION_26MHZ_2880MHZ_F24BIT,
	PLL_ENTRY_VISION_27MHZ_2880MHZ_F24BIT,
	PLL_ENTRY_MCU_PER_19_2MHZ_2400MHZ,
	PLL_ENTRY_MCU_PER_20MHZ_2400MHZ,
	PLL_ENTRY_MCU_PER_24MHZ_2400MHZ,
	PLL_ENTRY_MCU_PER_25MHZ_2400MHZ,
	PLL_ENTRY_MCU_PER_26MHZ_2400MHZ_F24BIT,
	PLL_ENTRY_MCU_PER_27MHZ_2400MHZ_F24BIT,
};

enum {
	NO_DEFAULT_FREQ,
	FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_0_DEFAULT,
	FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_1_DEFAULT,
	FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_13_DEFAULT,
	FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_14_DEFAULT,
	FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_15_DEFAULT,
	FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_16_DEFAULT,
	FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_2_DEFAULT,
	FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_25_DEFAULT,
	FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_4_DEFAULT,
	FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_5_DEFAULT,
	FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_6_DEFAULT,
	FREQ_PLLFRAC2_SSMOD_16FFT_MCU_1_DEFAULT,
	FREQ_PLLFRACF_SSMOD_16FFT_MAIN_12_DEFAULT,
};

u32 soc_clock_values[J721E_FREQ_VALUE_COUNT];

const struct clk_range soc_clock_ranges[J721E_FREQ_RANGE_ID_MAX] = {
	CLK_RANGE(J721E_FREQ_RANGE_ANY,					       0,	   ULONG_MAX),
	CLK_RANGE(J721E_FREQ_RANGE_GLUELOGIC_LPXOSC_CLKOUT,		       32768,	   32768),
	CLK_RANGE(J721E_FREQ_RANGE_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK, 12500000,   12500000),
	CLK_RANGE(J721E_FREQ_RANGE_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,   32000,	   32000),
	CLK_RANGE(J721E_FREQ_RANGE_VCO_IN_PLLDESKEW_16FFT_MAIN_24,	       2080000,	   1066000000),
	CLK_RANGE(J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,	       5000000,	   1200000000),
	CLK_RANGE(J721E_FREQ_RANGE_VCO_PLLDESKEW_16FFT_MAIN_24,		       1066000000, 4266000000),
	CLK_RANGE(J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,	       800000000,  3200000000),
};

const struct clk_default soc_clock_freq_defaults[] = {
	CLK_DEFAULT(FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_0_DEFAULT,  1000000000UL, 1000000000UL, 1000000000UL),
	CLK_DEFAULT(FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_1_DEFAULT,  960000000UL,  960000000UL,  960000000UL),
	CLK_DEFAULT(FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_13_DEFAULT, 2700000000UL, 2700000000UL, 2700000000UL),
	CLK_DEFAULT(FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_14_DEFAULT, 2000000000UL, 2000000000UL, 2000000000UL),
	CLK_DEFAULT(FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_15_DEFAULT, 1083801600UL, 1083801600UL, 1083801601UL),
	CLK_DEFAULT(FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_16_DEFAULT, 1200000000UL, 1200000000UL, 1200000000UL),
	CLK_DEFAULT(FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_2_DEFAULT,  1800000000UL, 1800000000UL, 1800000001UL),
	CLK_DEFAULT(FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_25_DEFAULT, 2600000000UL, 2600000000UL, 2600000000UL),
	CLK_DEFAULT(FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_4_DEFAULT,  1179648000UL, 1179648000UL, 1179648001UL),
	CLK_DEFAULT(FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_5_DEFAULT,  2750000000UL, 2750000000UL, 2750000000UL),
	CLK_DEFAULT(FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_6_DEFAULT,  1500000000UL, 1500000000UL, 1500000000UL),
	CLK_DEFAULT(FREQ_PLLFRAC2_SSMOD_16FFT_MCU_1_DEFAULT,   2400000000UL, 2400000000UL, 2400000001UL),
	CLK_DEFAULT(FREQ_PLLFRACF_SSMOD_16FFT_MAIN_12_DEFAULT, 1866000000UL, 1866000000UL, 1866000000UL),
};

const struct pll_table_entry soc_pll_table[] = {
	[PLL_ENTRY_MAIN_19_2MHZ_1000MHZ_F24BIT] =	{
		.freq_min_hz	= 1000000000U,
		.freq_max_hz	= 1000000000U,
		.plld		= 1U,
		.pllm		= 104U,
		.pllfm		= 2796203U,
		.clkod		= 2U,
	},
	[PLL_ENTRY_MAIN_20MHZ_1000MHZ] =		{
		.freq_min_hz	= 1000000000U,
		.freq_max_hz	= 1000000000U,
		.plld		= 1U,
		.pllm		= 100U,
		.pllfm		= 0U,
		.clkod		= 2U,
	},
	[PLL_ENTRY_MAIN_24MHZ_1000MHZ_F24BIT] =		{
		.freq_min_hz	= 1000000000U,
		.freq_max_hz	= 1000000000U,
		.plld		= 1U,
		.pllm		= 83U,
		.pllfm		= 5592406U,
		.clkod		= 2U,
	},
	[PLL_ENTRY_MAIN_25MHZ_1000MHZ] =		{
		.freq_min_hz	= 1000000000U,
		.freq_max_hz	= 1000000000U,
		.plld		= 1U,
		.pllm		= 80U,
		.pllfm		= 0U,
		.clkod		= 2U,
	},
	[PLL_ENTRY_MAIN_26MHZ_1000MHZ_F24BIT] =		{
		.freq_min_hz	= 1000000000U,
		.freq_max_hz	= 1000000000U,
		.plld		= 1U,
		.pllm		= 76U,
		.pllfm		= 15486661U,
		.clkod		= 2U,
	},
	[PLL_ENTRY_MAIN_27MHZ_1000MHZ_F24BIT] =		{
		.freq_min_hz	= 1000000000U,
		.freq_max_hz	= 1000000000U,
		.plld		= 1U,
		.pllm		= 74U,
		.pllfm		= 1242757U,
		.clkod		= 2U,
	},
	[PLL_ENTRY_PER0_19_2MHZ_960MHZ] =		{
		.freq_min_hz	= 960000000U,
		.freq_max_hz	= 960000000U,
		.plld		= 1U,
		.pllm		= 100U,
		.pllfm		= 0U,
		.clkod		= 2U,
	},
	[PLL_ENTRY_PER0_20MHZ_960MHZ] =			{
		.freq_min_hz	= 960000000U,
		.freq_max_hz	= 960000000U,
		.plld		= 1U,
		.pllm		= 96U,
		.pllfm		= 0U,
		.clkod		= 2U,
	},
	[PLL_ENTRY_PER0_24MHZ_960MHZ] =			{
		.freq_min_hz	= 960000000U,
		.freq_max_hz	= 960000000U,
		.plld		= 1U,
		.pllm		= 80U,
		.pllfm		= 0U,
		.clkod		= 2U,
	},
	[PLL_ENTRY_PER0_25MHZ_960MHZ_F24BIT] =		{
		.freq_min_hz	= 960000000U,
		.freq_max_hz	= 960000000U,
		.plld		= 1U,
		.pllm		= 76U,
		.pllfm		= 13421773U,
		.clkod		= 2U,
	},
	[PLL_ENTRY_PER0_26MHZ_960MHZ_F24BIT] =		{
		.freq_min_hz	= 960000000U,
		.freq_max_hz	= 960000000U,
		.plld		= 1U,
		.pllm		= 73U,
		.pllfm		= 14196106U,
		.clkod		= 2U,
	},
	[PLL_ENTRY_PER0_27MHZ_960MHZ_F24BIT] =		{
		.freq_min_hz	= 960000000U,
		.freq_max_hz	= 960000000U,
		.plld		= 1U,
		.pllm		= 71U,
		.pllfm		= 1864136U,
		.clkod		= 2U,
	},
	[PLL_ENTRY_PER1_19_2MHZ_900MHZ_F24BIT] =	{
		.freq_min_hz	= 1800000000U,
		.freq_max_hz	= 1800000000U,
		.plld		= 1U,
		.pllm		= 93U,
		.pllfm		= 12582912U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_PER1_20MHZ_900MHZ] =			{
		.freq_min_hz	= 1800000000U,
		.freq_max_hz	= 1800000000U,
		.plld		= 1U,
		.pllm		= 90U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_PER1_24MHZ_900MHZ] =			{
		.freq_min_hz	= 1800000000U,
		.freq_max_hz	= 1800000000U,
		.plld		= 1U,
		.pllm		= 75U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_PER1_25MHZ_900MHZ] =			{
		.freq_min_hz	= 1800000000U,
		.freq_max_hz	= 1800000000U,
		.plld		= 1U,
		.pllm		= 72U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_PER1_26MHZ_900MHZ_F24BIT] =		{
		.freq_min_hz	= 1800000000U,
		.freq_max_hz	= 1800000001U,
		.plld		= 1U,
		.pllm		= 69U,
		.pllfm		= 3871666U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_PER1_27MHZ_900MHZ_F24BIT] =		{
		.freq_min_hz	= 1800000000U,
		.freq_max_hz	= 1800000000U,
		.plld		= 1U,
		.pllm		= 66U,
		.pllfm		= 11184811U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_CPSW_19_2MHZ_2000MHZ_F24BIT] =	{
		.freq_min_hz	= 2000000000U,
		.freq_max_hz	= 2000000000U,
		.plld		= 1U,
		.pllm		= 104U,
		.pllfm		= 2796203U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_CPSW_20MHZ_2000MHZ] =		{
		.freq_min_hz	= 2000000000U,
		.freq_max_hz	= 2000000000U,
		.plld		= 1U,
		.pllm		= 100U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_CPSW_24MHZ_2000MHZ_F24BIT] =		{
		.freq_min_hz	= 2000000000U,
		.freq_max_hz	= 2000000000U,
		.plld		= 1U,
		.pllm		= 83U,
		.pllfm		= 5592406U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_CPSW_26MHZ_2000MHZ_F24BIT] =		{
		.freq_min_hz	= 2000000000U,
		.freq_max_hz	= 2000000000U,
		.plld		= 1U,
		.pllm		= 76U,
		.pllfm		= 15486661U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_CPSW_27MHZ_2000MHZ_F24BIT] =		{
		.freq_min_hz	= 2000000000U,
		.freq_max_hz	= 2000000000U,
		.plld		= 1U,
		.pllm		= 74U,
		.pllfm		= 1242757U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_AUDIO_19_2MHZ_1179_648MHZ_F24BIT] =	{
		.freq_min_hz	= 1179648000U,
		.freq_max_hz	= 1179648001U,
		.plld		= 1U,
		.pllm		= 61U,
		.pllfm		= 7381976U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_AUDIO_20MHZ_1179_648MHZ_F24BIT] =	{
		.freq_min_hz	= 1179648000U,
		.freq_max_hz	= 1179648000U,
		.plld		= 1U,
		.pllm		= 58U,
		.pllfm		= 16481937U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_AUDIO_24MHZ_1179_648MHZ_F24BIT] =	{
		.freq_min_hz	= 1179648000U,
		.freq_max_hz	= 1179648000U,
		.plld		= 1U,
		.pllm		= 49U,
		.pllfm		= 2550137U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_AUDIO_25MHZ_1179_648MHZ_F24BIT] =	{
		.freq_min_hz	= 1179648000U,
		.freq_max_hz	= 1179648000U,
		.plld		= 1U,
		.pllm		= 47U,
		.pllfm		= 3119220U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_AUDIO_26MHZ_1179_648MHZ_F24BIT] =	{
		.freq_min_hz	= 1179648000U,
		.freq_max_hz	= 1179648000U,
		.plld		= 1U,
		.pllm		= 45U,
		.pllfm		= 6225638U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_AUDIO_27MHZ_1179_648MHZ_F24BIT] =	{
		.freq_min_hz	= 1179648000U,
		.freq_max_hz	= 1179648000U,
		.plld		= 1U,
		.pllm		= 43U,
		.pllfm		= 11587464U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_AUDIO_19_2MHZ_1083_8016MHZ_F24BIT] = {
		.freq_min_hz	= 1083801600U,
		.freq_max_hz	= 1083801600U,
		.plld		= 1U,
		.pllm		= 56U,
		.pllfm		= 7516193U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_AUDIO_20MHZ_1083_8016MHZ_F24BIT] =	{
		.freq_min_hz	= 1083801600U,
		.freq_max_hz	= 1083801600U,
		.plld		= 1U,
		.pllm		= 54U,
		.pllfm		= 3189014U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_AUDIO_24MHZ_1083_8016MHZ_F24BIT] =	{
		.freq_min_hz	= 1083801600U,
		.freq_max_hz	= 1083801601U,
		.plld		= 1U,
		.pllm		= 45U,
		.pllfm		= 2657512U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_AUDIO_25MHZ_1083_8016MHZ_F24BIT] =	{
		.freq_min_hz	= 1083801600U,
		.freq_max_hz	= 1083801600U,
		.plld		= 1U,
		.pllm		= 43U,
		.pllfm		= 5906654U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_AUDIO_26MHZ_1083_8016MHZ_F24BIT] =	{
		.freq_min_hz	= 1083801600U,
		.freq_max_hz	= 1083801600U,
		.plld		= 1U,
		.pllm		= 41U,
		.pllfm		= 11486973U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_AUDIO_27MHZ_1083_8016MHZ_F24BIT] =	{
		.freq_min_hz	= 1083801600U,
		.freq_max_hz	= 1083801601U,
		.plld		= 1U,
		.pllm		= 40U,
		.pllfm		= 2362233U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VIDEO_19_2MHZ_2750MHZ_F24BIT] =	{
		.freq_min_hz	= 2750000000U,
		.freq_max_hz	= 2750000000U,
		.plld		= 1U,
		.pllm		= 143U,
		.pllfm		= 3844779U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VIDEO_20MHZ_2750MHZ_F24BIT] =	{
		.freq_min_hz	= 2750000000U,
		.freq_max_hz	= 2750000000U,
		.plld		= 1U,
		.pllm		= 137U,
		.pllfm		= 8388608U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VIDEO_24MHZ_2750MHZ_F24BIT] =	{
		.freq_min_hz	= 2750000000U,
		.freq_max_hz	= 2750000000U,
		.plld		= 1U,
		.pllm		= 114U,
		.pllfm		= 9786710U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VIDEO_25MHZ_2750MHZ] =		{
		.freq_min_hz	= 2750000000U,
		.freq_max_hz	= 2750000000U,
		.plld		= 1U,
		.pllm		= 110U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VIDEO_26MHZ_2750MHZ_F24BIT] =	{
		.freq_min_hz	= 2750000000U,
		.freq_max_hz	= 2750000000U,
		.plld		= 1U,
		.pllm		= 105U,
		.pllfm		= 12905551U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VIDEO_27MHZ_2750MHZ_F24BIT] =	{
		.freq_min_hz	= 2750000000U,
		.freq_max_hz	= 2750000000U,
		.plld		= 1U,
		.pllm		= 101U,
		.pllfm		= 14291703U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_GPU_19_2MHZ_1500MHZ_F24BIT] =	{
		.freq_min_hz	= 1500000000U,
		.freq_max_hz	= 1500000000U,
		.plld		= 1U,
		.pllm		= 78U,
		.pllfm		= 2097152U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_GPU_20MHZ_1500MHZ] =			{
		.freq_min_hz	= 1500000000U,
		.freq_max_hz	= 1500000000U,
		.plld		= 1U,
		.pllm		= 75U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_GPU_24MHZ_1500MHZ_F24BIT] =		{
		.freq_min_hz	= 1500000000U,
		.freq_max_hz	= 1500000000U,
		.plld		= 1U,
		.pllm		= 62U,
		.pllfm		= 8388608U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_GPU_25MHZ_1500MHZ] =			{
		.freq_min_hz	= 1500000000U,
		.freq_max_hz	= 1500000000U,
		.plld		= 1U,
		.pllm		= 60U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_GPU_26MHZ_1500MHZ_F24BIT] =		{
		.freq_min_hz	= 1500000000U,
		.freq_max_hz	= 1500000000U,
		.plld		= 1U,
		.pllm		= 57U,
		.pllfm		= 11614996U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_GPU_27MHZ_1500MHZ_F24BIT] =		{
		.freq_min_hz	= 1500000000U,
		.freq_max_hz	= 1500000000U,
		.plld		= 1U,
		.pllm		= 55U,
		.pllfm		= 9320676U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_C7X_25MHZ_2000MHZ] =			{
		.freq_min_hz	= 2000000000U,
		.freq_max_hz	= 2000000000U,
		.plld		= 1U,
		.pllm		= 80U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_DDR_19_2MHZ_1866_00_MHZ_F24BIT] =	{
		.freq_min_hz	= 1866000000U,
		.freq_max_hz	= 1866000000U,
		.plld		= 1U,
		.pllm		= 97U,
		.pllfm		= 3145728U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_DDR_20MHZ_1866_00_MHZ_F24BIT] =	{
		.freq_min_hz	= 1866000000U,
		.freq_max_hz	= 1866000000U,
		.plld		= 1U,
		.pllm		= 93U,
		.pllfm		= 5033165U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_DDR_24MHZ_1866_00_MHZ_F24BIT] =	{
		.freq_min_hz	= 1866000000U,
		.freq_max_hz	= 1866000000U,
		.plld		= 1U,
		.pllm		= 77U,
		.pllfm		= 12582912U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_DDR_25MHZ_1866_00_MHZ_F24BIT] =	{
		.freq_min_hz	= 1866000000U,
		.freq_max_hz	= 1866000001U,
		.plld		= 1U,
		.pllm		= 74U,
		.pllfm		= 10737419U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_DDR_26MHZ_1866_00_MHZ_F24BIT] =	{
		.freq_min_hz	= 1866000000U,
		.freq_max_hz	= 1866000000U,
		.plld		= 1U,
		.pllm		= 71U,
		.pllfm		= 12905551U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_DDR_27MHZ_1866_00_MHZ_F24BIT] =	{
		.freq_min_hz	= 1866000001U,
		.freq_max_hz	= 1866000001U,
		.plld		= 1U,
		.pllm		= 69U,
		.pllfm		= 1864136U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_C66_19_2MHZ_2700MHZ_F24BIT] =	{
		.freq_min_hz	= 2700000000U,
		.freq_max_hz	= 2700000000U,
		.plld		= 1U,
		.pllm		= 140U,
		.pllfm		= 10485760U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_C66_20MHZ_2700MHZ] =			{
		.freq_min_hz	= 2700000000U,
		.freq_max_hz	= 2700000000U,
		.plld		= 1U,
		.pllm		= 135U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_C66_24MHZ_2700MHZ_F24BIT] =		{
		.freq_min_hz	= 2700000000U,
		.freq_max_hz	= 2700000000U,
		.plld		= 1U,
		.pllm		= 112U,
		.pllfm		= 8388608U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_C66_25MHZ_2700MHZ] =			{
		.freq_min_hz	= 2700000000U,
		.freq_max_hz	= 2700000000U,
		.plld		= 1U,
		.pllm		= 108U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_C66_26MHZ_2700MHZ_F24BIT] =		{
		.freq_min_hz	= 2700000000U,
		.freq_max_hz	= 2700000000U,
		.plld		= 1U,
		.pllm		= 103U,
		.pllfm		= 14196106U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_C66_27MHZ_2700MHZ] =			{
		.freq_min_hz	= 2700000000U,
		.freq_max_hz	= 2700000000U,
		.plld		= 1U,
		.pllm		= 100U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_DSS_19_2MHZ_1200MHZ_F24BIT] =	{
		.freq_min_hz	= 1200000000U,
		.freq_max_hz	= 1200000000U,
		.plld		= 1U,
		.pllm		= 62U,
		.pllfm		= 8388608U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_DSS_20MHZ_1200MHZ] =			{
		.freq_min_hz	= 1200000000U,
		.freq_max_hz	= 1200000000U,
		.plld		= 1U,
		.pllm		= 60U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_DSS_24MHZ_1200MHZ] =			{
		.freq_min_hz	= 1200000000U,
		.freq_max_hz	= 1200000000U,
		.plld		= 1U,
		.pllm		= 50U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_DSS_25MHZ_1200MHZ] =			{
		.freq_min_hz	= 1200000000U,
		.freq_max_hz	= 1200000000U,
		.plld		= 1U,
		.pllm		= 48U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_DSS_26MHZ_1200MHZ_F24BIT] =		{
		.freq_min_hz	= 1200000000U,
		.freq_max_hz	= 1200000001U,
		.plld		= 1U,
		.pllm		= 46U,
		.pllfm		= 2581111U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_DSS_27MHZ_1200MHZ_F24BIT] =		{
		.freq_min_hz	= 1200000000U,
		.freq_max_hz	= 1200000000U,
		.plld		= 1U,
		.pllm		= 44U,
		.pllfm		= 7456541U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VISION_19_2MHZ_2600MHZ_F24BIT] =	{
		.freq_min_hz	= 2600000000U,
		.freq_max_hz	= 2600000000U,
		.plld		= 1U,
		.pllm		= 135U,
		.pllfm		= 6990507U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VISION_20MHZ_2600MHZ] =		{
		.freq_min_hz	= 2600000000U,
		.freq_max_hz	= 2600000000U,
		.plld		= 1U,
		.pllm		= 130U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VISION_24MHZ_2600MHZ_F24BIT] =	{
		.freq_min_hz	= 2600000000U,
		.freq_max_hz	= 2600000000U,
		.plld		= 1U,
		.pllm		= 108U,
		.pllfm		= 5592406U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VISION_25MHZ_2600MHZ] =		{
		.freq_min_hz	= 2600000000U,
		.freq_max_hz	= 2600000000U,
		.plld		= 1U,
		.pllm		= 104U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VISION_26MHZ_2600MHZ] =		{
		.freq_min_hz	= 2600000000U,
		.freq_max_hz	= 2600000000U,
		.plld		= 1U,
		.pllm		= 100U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VISION_27MHZ_2600MHZ_F24BIT] =	{
		.freq_min_hz	= 2600000000U,
		.freq_max_hz	= 2600000000U,
		.plld		= 1U,
		.pllm		= 96U,
		.pllfm		= 4971027U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VISION_19_2MHZ_2880MHZ] =		{
		.freq_min_hz	= 2880000000U,
		.freq_max_hz	= 2880000000U,
		.plld		= 1U,
		.pllm		= 150U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VISION_20MHZ_2880MHZ] =		{
		.freq_min_hz	= 2880000000U,
		.freq_max_hz	= 2880000000U,
		.plld		= 1U,
		.pllm		= 144U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VISION_24MHZ_2880MHZ] =		{
		.freq_min_hz	= 2880000000U,
		.freq_max_hz	= 2880000000U,
		.plld		= 1U,
		.pllm		= 120U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VISION_25MHZ_2880MHZ_F24BIT] =	{
		.freq_min_hz	= 2880000000U,
		.freq_max_hz	= 2880000001U,
		.plld		= 1U,
		.pllm		= 115U,
		.pllfm		= 3355444U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VISION_26MHZ_2880MHZ_F24BIT] =	{
		.freq_min_hz	= 2880000000U,
		.freq_max_hz	= 2880000000U,
		.plld		= 1U,
		.pllm		= 110U,
		.pllfm		= 12905551U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_VISION_27MHZ_2880MHZ_F24BIT] =	{
		.freq_min_hz	= 2880000000U,
		.freq_max_hz	= 2880000000U,
		.plld		= 1U,
		.pllm		= 106U,
		.pllfm		= 11184811U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_MCU_PER_19_2MHZ_2400MHZ] =		{
		.freq_min_hz	= 2400000000U,
		.freq_max_hz	= 2400000000U,
		.plld		= 1U,
		.pllm		= 125U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_MCU_PER_20MHZ_2400MHZ] =		{
		.freq_min_hz	= 2400000000U,
		.freq_max_hz	= 2400000000U,
		.plld		= 1U,
		.pllm		= 120U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_MCU_PER_24MHZ_2400MHZ] =		{
		.freq_min_hz	= 2400000000U,
		.freq_max_hz	= 2400000000U,
		.plld		= 1U,
		.pllm		= 100U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_MCU_PER_25MHZ_2400MHZ] =		{
		.freq_min_hz	= 2400000000U,
		.freq_max_hz	= 2400000000U,
		.plld		= 1U,
		.pllm		= 96U,
		.pllfm		= 0U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_MCU_PER_26MHZ_2400MHZ_F24BIT] =	{
		.freq_min_hz	= 2400000000U,
		.freq_max_hz	= 2400000001U,
		.plld		= 1U,
		.pllm		= 92U,
		.pllfm		= 5162221U,
		.clkod		= 1U,
	},
	[PLL_ENTRY_MCU_PER_27MHZ_2400MHZ_F24BIT] =	{
		.freq_min_hz	= 2400000000U,
		.freq_max_hz	= 2400000000U,
		.plld		= 1U,
		.pllm		= 88U,
		.pllfm		= 14913081U,
		.clkod		= 1U,
	},
};

static const u8 pllfrac2_ssmod_16fft_main_0_entries[] = {
	PLL_ENTRY_MAIN_19_2MHZ_1000MHZ_F24BIT,
	PLL_ENTRY_MAIN_20MHZ_1000MHZ,
	PLL_ENTRY_MAIN_24MHZ_1000MHZ_F24BIT,
	PLL_ENTRY_MAIN_25MHZ_1000MHZ,
	PLL_ENTRY_MAIN_26MHZ_1000MHZ_F24BIT,
	PLL_ENTRY_MAIN_27MHZ_1000MHZ_F24BIT,
	PLL_TABLE_LAST,
};
static const u8 pllfrac2_ssmod_16fft_main_1_entries[] = {
	PLL_ENTRY_PER0_19_2MHZ_960MHZ,
	PLL_ENTRY_PER0_20MHZ_960MHZ,
	PLL_ENTRY_PER0_24MHZ_960MHZ,
	PLL_ENTRY_PER0_25MHZ_960MHZ_F24BIT,
	PLL_ENTRY_PER0_26MHZ_960MHZ_F24BIT,
	PLL_ENTRY_PER0_27MHZ_960MHZ_F24BIT,
	PLL_TABLE_LAST,
};
static const u8 pllfrac2_ssmod_16fft_main_13_entries[] = {
	PLL_ENTRY_C66_19_2MHZ_2700MHZ_F24BIT,
	PLL_ENTRY_C66_20MHZ_2700MHZ,
	PLL_ENTRY_C66_24MHZ_2700MHZ_F24BIT,
	PLL_ENTRY_C66_25MHZ_2700MHZ,
	PLL_ENTRY_C66_26MHZ_2700MHZ_F24BIT,
	PLL_ENTRY_C66_27MHZ_2700MHZ,
	PLL_TABLE_LAST,
};
static const u8 pllfrac2_ssmod_16fft_main_14_entries[] = {
	PLL_ENTRY_CPSW_19_2MHZ_2000MHZ_F24BIT,
	PLL_ENTRY_CPSW_20MHZ_2000MHZ,
	PLL_ENTRY_CPSW_24MHZ_2000MHZ_F24BIT,
	PLL_ENTRY_C7X_25MHZ_2000MHZ,
	PLL_ENTRY_CPSW_26MHZ_2000MHZ_F24BIT,
	PLL_ENTRY_CPSW_27MHZ_2000MHZ_F24BIT,
	PLL_TABLE_LAST,
};
static const u8 pllfrac2_ssmod_16fft_main_15_entries[] = {
	PLL_ENTRY_AUDIO_19_2MHZ_1179_648MHZ_F24BIT,
	PLL_ENTRY_AUDIO_20MHZ_1179_648MHZ_F24BIT,
	PLL_ENTRY_AUDIO_24MHZ_1179_648MHZ_F24BIT,
	PLL_ENTRY_AUDIO_25MHZ_1179_648MHZ_F24BIT,
	PLL_ENTRY_AUDIO_26MHZ_1179_648MHZ_F24BIT,
	PLL_ENTRY_AUDIO_27MHZ_1179_648MHZ_F24BIT,
	PLL_ENTRY_AUDIO_19_2MHZ_1083_8016MHZ_F24BIT,
	PLL_ENTRY_AUDIO_20MHZ_1083_8016MHZ_F24BIT,
	PLL_ENTRY_AUDIO_24MHZ_1083_8016MHZ_F24BIT,
	PLL_ENTRY_AUDIO_25MHZ_1083_8016MHZ_F24BIT,
	PLL_ENTRY_AUDIO_26MHZ_1083_8016MHZ_F24BIT,
	PLL_ENTRY_AUDIO_27MHZ_1083_8016MHZ_F24BIT,
	PLL_TABLE_LAST,
};
static const u8 pllfrac2_ssmod_16fft_main_16_entries[] = {
	PLL_ENTRY_DSS_19_2MHZ_1200MHZ_F24BIT,
	PLL_ENTRY_DSS_20MHZ_1200MHZ,
	PLL_ENTRY_DSS_24MHZ_1200MHZ,
	PLL_ENTRY_DSS_25MHZ_1200MHZ,
	PLL_ENTRY_DSS_26MHZ_1200MHZ_F24BIT,
	PLL_ENTRY_DSS_27MHZ_1200MHZ_F24BIT,
	PLL_TABLE_LAST,
};
static const u8 pllfrac2_ssmod_16fft_main_2_entries[] = {
	PLL_ENTRY_PER1_19_2MHZ_900MHZ_F24BIT,
	PLL_ENTRY_PER1_20MHZ_900MHZ,
	PLL_ENTRY_PER1_24MHZ_900MHZ,
	PLL_ENTRY_PER1_25MHZ_900MHZ,
	PLL_ENTRY_PER1_26MHZ_900MHZ_F24BIT,
	PLL_ENTRY_PER1_27MHZ_900MHZ_F24BIT,
	PLL_TABLE_LAST,
};
static const u8 pllfrac2_ssmod_16fft_main_25_entries[] = {
	PLL_ENTRY_VISION_19_2MHZ_2600MHZ_F24BIT,
	PLL_ENTRY_VISION_20MHZ_2600MHZ,
	PLL_ENTRY_VISION_24MHZ_2600MHZ_F24BIT,
	PLL_ENTRY_VISION_25MHZ_2600MHZ,
	PLL_ENTRY_VISION_26MHZ_2600MHZ,
	PLL_ENTRY_VISION_27MHZ_2600MHZ_F24BIT,
	PLL_ENTRY_VISION_19_2MHZ_2880MHZ,
	PLL_ENTRY_VISION_20MHZ_2880MHZ,
	PLL_ENTRY_VISION_24MHZ_2880MHZ,
	PLL_ENTRY_VISION_25MHZ_2880MHZ_F24BIT,
	PLL_ENTRY_VISION_26MHZ_2880MHZ_F24BIT,
	PLL_ENTRY_VISION_27MHZ_2880MHZ_F24BIT,
	PLL_TABLE_LAST,
};
static const u8 pllfrac2_ssmod_16fft_main_3_entries[] = {
	PLL_ENTRY_CPSW_19_2MHZ_2000MHZ_F24BIT,
	PLL_ENTRY_CPSW_20MHZ_2000MHZ,
	PLL_ENTRY_CPSW_24MHZ_2000MHZ_F24BIT,
	PLL_ENTRY_CPSW_20MHZ_2000MHZ,
	PLL_ENTRY_CPSW_26MHZ_2000MHZ_F24BIT,
	PLL_ENTRY_CPSW_27MHZ_2000MHZ_F24BIT,
	PLL_TABLE_LAST,
};
static const u8 pllfrac2_ssmod_16fft_main_5_entries[] = {
	PLL_ENTRY_VIDEO_19_2MHZ_2750MHZ_F24BIT,
	PLL_ENTRY_VIDEO_20MHZ_2750MHZ_F24BIT,
	PLL_ENTRY_VIDEO_24MHZ_2750MHZ_F24BIT,
	PLL_ENTRY_VIDEO_25MHZ_2750MHZ,
	PLL_ENTRY_VIDEO_26MHZ_2750MHZ_F24BIT,
	PLL_ENTRY_VIDEO_27MHZ_2750MHZ_F24BIT,
	PLL_TABLE_LAST,
};
static const u8 pllfrac2_ssmod_16fft_main_6_entries[] = {
	PLL_ENTRY_GPU_19_2MHZ_1500MHZ_F24BIT,
	PLL_ENTRY_GPU_20MHZ_1500MHZ,
	PLL_ENTRY_GPU_24MHZ_1500MHZ_F24BIT,
	PLL_ENTRY_GPU_25MHZ_1500MHZ,
	PLL_ENTRY_GPU_26MHZ_1500MHZ_F24BIT,
	PLL_ENTRY_GPU_27MHZ_1500MHZ_F24BIT,
	PLL_TABLE_LAST,
};
static const u8 pllfrac2_ssmod_16fft_mcu_0_entries[] = {
	PLL_ENTRY_CPSW_19_2MHZ_2000MHZ_F24BIT,
	PLL_ENTRY_CPSW_20MHZ_2000MHZ,
	PLL_ENTRY_CPSW_20MHZ_2000MHZ,
	PLL_ENTRY_C7X_25MHZ_2000MHZ,
	PLL_ENTRY_CPSW_26MHZ_2000MHZ_F24BIT,
	PLL_ENTRY_CPSW_27MHZ_2000MHZ_F24BIT,
	PLL_TABLE_LAST,
};
static const u8 pllfrac2_ssmod_16fft_mcu_1_entries[] = {
	PLL_ENTRY_MCU_PER_19_2MHZ_2400MHZ,
	PLL_ENTRY_MCU_PER_20MHZ_2400MHZ,
	PLL_ENTRY_MCU_PER_24MHZ_2400MHZ,
	PLL_ENTRY_MCU_PER_25MHZ_2400MHZ,
	PLL_ENTRY_MCU_PER_26MHZ_2400MHZ_F24BIT,
	PLL_ENTRY_MCU_PER_27MHZ_2400MHZ_F24BIT,
	PLL_TABLE_LAST,
};
static const u8 pllfracf_ssmod_16fft_main_12_entries[] = {
	PLL_ENTRY_DDR_19_2MHZ_1866_00_MHZ_F24BIT,
	PLL_ENTRY_DDR_20MHZ_1866_00_MHZ_F24BIT,
	PLL_ENTRY_DDR_24MHZ_1866_00_MHZ_F24BIT,
	PLL_ENTRY_DDR_25MHZ_1866_00_MHZ_F24BIT,
	PLL_ENTRY_DDR_26MHZ_1866_00_MHZ_F24BIT,
	PLL_ENTRY_DDR_27MHZ_1866_00_MHZ_F24BIT,
	PLL_TABLE_LAST,
};

static const struct clk_parent clk_ACSPCIE0_REFCLK_OUT_MUX_out0_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_0_REF_DER_OUT_CLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_REF_DER_OUT_CLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_0_REF1_OUT_CLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_REF1_OUT_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ACSPCIE0_REFCLK_OUT_MUX_out0 = {
	.data_mux		= {
		.parents	= clk_ACSPCIE0_REFCLK_OUT_MUX_out0_parents,
		.n		= ARRAY_SIZE(clk_ACSPCIE0_REFCLK_OUT_MUX_out0_parents),
	},
	.reg			= 0x00100000 + 32880,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_ACSPCIE0_REFCLK_OUT_MUX_out1 = {
	.data_mux		= {
		.parents	= clk_ACSPCIE0_REFCLK_OUT_MUX_out0_parents,
		.n		= ARRAY_SIZE(clk_ACSPCIE0_REFCLK_OUT_MUX_out0_parents),
	},
	.reg			= 0x00100000 + 32884,
	.bit			= 0,
};
static const struct clk_parent clk_ACSPCIE1_REFCLK_OUT_MUX_out0_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_REF_DER_OUT_CLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_3_REF_DER_OUT_CLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_REF1_OUT_CLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_3_REF1_OUT_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ACSPCIE1_REFCLK_OUT_MUX_out0 = {
	.data_mux		= {
		.parents	= clk_ACSPCIE1_REFCLK_OUT_MUX_out0_parents,
		.n		= ARRAY_SIZE(clk_ACSPCIE1_REFCLK_OUT_MUX_out0_parents),
	},
	.reg			= 0x00100000 + 32888,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_ACSPCIE1_REFCLK_OUT_MUX_out1 = {
	.data_mux		= {
		.parents	= clk_ACSPCIE1_REFCLK_OUT_MUX_out0_parents,
		.n		= ARRAY_SIZE(clk_ACSPCIE1_REFCLK_OUT_MUX_out0_parents),
	},
	.reg			= 0x00100000 + 32892,
	.bit			= 0,
};
static const struct clk_parent clk_ASRC_RXSYNC_SEL_out0_parents[] = {
	{
		CLK_J721E_BOARD_0_MCASP0_AFSR_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP1_AFSR_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP2_AFSR_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP3_AFSR_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP4_AFSR_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP5_AFSR_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP6_AFSR_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP7_AFSR_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP8_AFSR_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP9_AFSR_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP10_AFSR_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP11_AFSR_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP0_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP1_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP2_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP3_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP4_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP5_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP6_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP7_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP8_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP9_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP10_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP11_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_MCASP_AHCLKO_MUX_OUT0,
		1,
	},
	{
		CLK_J721E_MCASP_AHCLKO_MUX_OUT1,
		1,
	},
	{
		CLK_J721E_MCASP_AHCLKO_MUX_OUT2,
		1,
	},
	{
		CLK_J721E_MCASP_AHCLKO_MUX_OUT3,
		1,
	},
	{
		CLK_J721E_BOARD_0_MLB0_MLBCLK_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MLB0_MLBCP_OUT,
		2,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT3_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK,
		1,
	},
	{
		CLK_J721E_MCU_ADC_CLK_SEL_OUT0,
		1,
	},
	{
		CLK_J721E_MCU_ADC_CLK_SEL_OUT1,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_EXT_REFCLK1_OUT,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ASRC_RXSYNC_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_ASRC_RXSYNC_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_ASRC_RXSYNC_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33408,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_ASRC_RXSYNC_SEL_out1 = {
	.data_mux		= {
		.parents	= clk_ASRC_RXSYNC_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_ASRC_RXSYNC_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33412,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_ASRC_RXSYNC_SEL_out2 = {
	.data_mux		= {
		.parents	= clk_ASRC_RXSYNC_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_ASRC_RXSYNC_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33416,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_ASRC_RXSYNC_SEL_out3 = {
	.data_mux		= {
		.parents	= clk_ASRC_RXSYNC_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_ASRC_RXSYNC_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33420,
	.bit			= 0,
};
static const struct clk_parent clk_ASRC_TXSYNC_SEL_out0_parents[] = {
	{
		CLK_J721E_BOARD_0_MCASP0_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP1_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP2_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP3_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP4_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP5_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP6_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP7_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP8_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP9_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP10_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP11_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP0_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP1_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP2_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP3_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP4_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP5_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP6_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP7_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP8_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP9_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP10_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCASP11_AFSX_OUT,
		1,
	},
	{
		CLK_J721E_MCASP_AHCLKO_MUX_OUT0,
		1,
	},
	{
		CLK_J721E_MCASP_AHCLKO_MUX_OUT1,
		1,
	},
	{
		CLK_J721E_MCASP_AHCLKO_MUX_OUT2,
		1,
	},
	{
		CLK_J721E_MCASP_AHCLKO_MUX_OUT3,
		1,
	},
	{
		CLK_J721E_BOARD_0_MLB0_MLBCLK_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MLB0_MLBCP_OUT,
		2,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT3_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK,
		1,
	},
	{
		CLK_J721E_MCU_ADC_CLK_SEL_OUT0,
		1,
	},
	{
		CLK_J721E_MCU_ADC_CLK_SEL_OUT1,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_EXT_REFCLK1_OUT,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ASRC_TXSYNC_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_ASRC_TXSYNC_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_ASRC_TXSYNC_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33424,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_ASRC_TXSYNC_SEL_out1 = {
	.data_mux		= {
		.parents	= clk_ASRC_TXSYNC_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_ASRC_TXSYNC_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33428,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_ASRC_TXSYNC_SEL_out2 = {
	.data_mux		= {
		.parents	= clk_ASRC_TXSYNC_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_ASRC_TXSYNC_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33432,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_ASRC_TXSYNC_SEL_out3 = {
	.data_mux		= {
		.parents	= clk_ASRC_TXSYNC_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_ASRC_TXSYNC_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33436,
	.bit			= 0,
};
static const struct clk_parent clk_ATL_PCLKMUX_parents[] = {
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT1_CLK,
		1,
	},
	{
		0,
		0,
	},
	{
		CLK_J721E_POSTDIV3_16FFT_MAIN_0_HSDIVOUT7_CLK,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_EXT_REFCLK1_OUT,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		0,
	},
	{
		0,
		0,
	},
	{
		0,
		0,
	},
	{
		0,
		0,
	},
	{
		0,
		0,
	},
	{
		0,
		0,
	},
	{
		0,
		0,
	},
	{
		0,
		0,
	},
};
static const struct clk_data_mux_reg clk_data_ATL_PCLKMUX_out0 = {
	.data_mux		= {
		.parents	= clk_ATL_PCLKMUX_parents,
		.n		= ARRAY_SIZE(clk_ATL_PCLKMUX_parents),
	},
	.reg			= 0x00100000 + 33472,
	.bit			= 0,
};
static const struct clk_parent clk_CLKOUT_MUX_parents[] = {
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK,
		5,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK,
		10,
	},
};
static const struct clk_data_mux_reg clk_data_CLKOUT_MUX_out0 = {
	.data_mux		= {
		.parents	= clk_CLKOUT_MUX_parents,
		.n		= ARRAY_SIZE(clk_CLKOUT_MUX_parents),
	},
	.reg			= 0x00100000 + 32784,
	.bit			= 0,
};
static const struct clk_parent clk_CPSW2G_CPTS_RCLK_MUX_parents[] = {
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_CPTS0_RFT_CLK_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_EXT_REFCLK1_OUT,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		2,
	},
};
static const struct clk_data_mux_reg clk_data_CPSW2G_CPTS_RCLK_MUX_out0 = {
	.data_mux		= {
		.parents	= clk_CPSW2G_CPTS_RCLK_MUX_parents,
		.n		= ARRAY_SIZE(clk_CPSW2G_CPTS_RCLK_MUX_parents),
	},
	.reg			= 0x40F00000 + 32848,
	.bit			= 8,
};
static const struct clk_parent clk_CPSW9G_CPTS_RCLK_MUX_parents[] = {
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_CPTS0_RFT_CLK_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_EXT_REFCLK1_OUT,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_CPSW9G_CPTS_RCLK_MUX_out0 = {
	.data_mux		= {
		.parents	= clk_CPSW9G_CPTS_RCLK_MUX_parents,
		.n		= ARRAY_SIZE(clk_CPSW9G_CPTS_RCLK_MUX_parents),
	},
	.reg			= 0x00100000 + 32912,
	.bit			= 0,
};
static const struct clk_parent clk_DPHY_CLK_SEL_out0_parents[] = {
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_HFOSC1_CLK_OUT,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_DPHY_CLK_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_DPHY_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_DPHY_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33552,
	.bit			= 0,
};
static const struct clk_parent clk_DPI0_EXT_CLKSEL_parents[] = {
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_BOARD_0_VOUT1_EXTPCLKIN_OUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_DPI0_EXT_CLKSEL_out0 = {
	.data_mux		= {
		.parents	= clk_DPI0_EXT_CLKSEL_parents,
		.n		= ARRAY_SIZE(clk_DPI0_EXT_CLKSEL_parents),
	},
	.reg			= 0x00100000 + 33536,
	.bit			= 0,
};
static const struct clk_parent clk_DPI1_EXT_CLKSEL_parents[] = {
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_23_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_BOARD_0_VOUT2_EXTPCLKIN_OUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_DPI1_EXT_CLKSEL_out0 = {
	.data_mux		= {
		.parents	= clk_DPI1_EXT_CLKSEL_parents,
		.n		= ARRAY_SIZE(clk_DPI1_EXT_CLKSEL_parents),
	},
	.reg			= 0x00100000 + 33540,
	.bit			= 0,
};
static const struct clk_parent clk_DPI_0_PCLK_SEL_parents[] = {
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_DPI_1_PCLK_SEL_OUT0,
		1,
	},
};
static const struct clk_data_mux clk_data_DPI_0_PCLK_SEL_out0 = {
	.parents	= clk_DPI_0_PCLK_SEL_parents,
	.n		= ARRAY_SIZE(clk_DPI_0_PCLK_SEL_parents),
};
static const struct clk_parent clk_DPI_1_PCLK_SEL_parents[] = {
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_DPI0_EXT_CLKSEL_OUT0,
		1,
	},
	{
		CLK_J721E_DPI1_EXT_CLKSEL_OUT0,
		1,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_DPI_1_PCLK_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_DPI_1_PCLK_SEL_parents,
		.n		= ARRAY_SIZE(clk_DPI_1_PCLK_SEL_parents),
	},
	.reg			= 0x00100000 + 33572,
	.bit			= 0,
};
static const struct clk_parent clk_DPI_2_PCLK_SEL1_parents[] = {
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_18_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_DPI0_EXT_CLKSEL_OUT0,
		1,
	},
};
static const struct clk_data_mux clk_data_DPI_2_PCLK_SEL1_out0 = {
	.parents	= clk_DPI_2_PCLK_SEL1_parents,
	.n		= ARRAY_SIZE(clk_DPI_2_PCLK_SEL1_parents),
};
static const struct clk_parent clk_DPI_3_PCLK_SEL_parents[] = {
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_16_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_17_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_18_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_DPI0_EXT_CLKSEL_OUT0,
		1,
	},
	{
		CLK_J721E_DPI1_EXT_CLKSEL_OUT0,
		1,
	},
	{
		0,
		0,
	},
	{
		0,
		0,
	},
	{
		0,
		0,
	},
};
static const struct clk_data_mux_reg clk_data_DPI_3_PCLK_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_DPI_3_PCLK_SEL_parents,
		.n		= ARRAY_SIZE(clk_DPI_3_PCLK_SEL_parents),
	},
	.reg			= 0x00100000 + 33580,
	.bit			= 0,
};
static const struct clk_parent clk_EMMCSD_REFCLK_SEL_out0_parents[] = {
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_EMMCSD_REFCLK_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_EMMCSD_REFCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_EMMCSD_REFCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 32944,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_EMMCSD_REFCLK_SEL_out1 = {
	.data_mux		= {
		.parents	= clk_EMMCSD_REFCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_EMMCSD_REFCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 32948,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_EMMCSD_REFCLK_SEL_out2 = {
	.data_mux		= {
		.parents	= clk_EMMCSD_REFCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_EMMCSD_REFCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 32952,
	.bit			= 0,
};
static const struct clk_data_from_dev clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER0_CLKOUT0_N = {
	.dev		= J721E_DEV_ASCPCIE_BUFFER0,
	.clk_idx	= J721E_DEV_ASCPCIE_BUFFER0_CLKOUT0_N,
};
static const struct clk_data_from_dev clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER0_CLKOUT0_P = {
	.dev		= J721E_DEV_ASCPCIE_BUFFER0,
	.clk_idx	= J721E_DEV_ASCPCIE_BUFFER0_CLKOUT0_P,
};
static const struct clk_data_from_dev clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER0_CLKOUT1_N = {
	.dev		= J721E_DEV_ASCPCIE_BUFFER0,
	.clk_idx	= J721E_DEV_ASCPCIE_BUFFER0_CLKOUT1_N,
};
static const struct clk_data_from_dev clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER0_CLKOUT1_P = {
	.dev		= J721E_DEV_ASCPCIE_BUFFER0,
	.clk_idx	= J721E_DEV_ASCPCIE_BUFFER0_CLKOUT1_P,
};
static const struct clk_data_from_dev clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER1_CLKOUT0_N = {
	.dev		= J721E_DEV_ASCPCIE_BUFFER1,
	.clk_idx	= J721E_DEV_ASCPCIE_BUFFER1_CLKOUT0_N,
};
static const struct clk_data_from_dev clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER1_CLKOUT0_P = {
	.dev		= J721E_DEV_ASCPCIE_BUFFER1,
	.clk_idx	= J721E_DEV_ASCPCIE_BUFFER1_CLKOUT0_P,
};
static const struct clk_data_from_dev clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER1_CLKOUT1_N = {
	.dev		= J721E_DEV_ASCPCIE_BUFFER1,
	.clk_idx	= J721E_DEV_ASCPCIE_BUFFER1_CLKOUT1_N,
};
static const struct clk_data_from_dev clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER1_CLKOUT1_P = {
	.dev		= J721E_DEV_ASCPCIE_BUFFER1,
	.clk_idx	= J721E_DEV_ASCPCIE_BUFFER1_CLKOUT1_P,
};
static const struct clk_data_mux_reg clk_data_GTC_CLK_MUX_out0 = {
	.data_mux		= {
		.parents	= clk_CPSW9G_CPTS_RCLK_MUX_parents,
		.n		= ARRAY_SIZE(clk_CPSW9G_CPTS_RCLK_MUX_parents),
	},
	.reg			= 0x00100000 + 32816,
	.bit			= 0,
};
static const struct clk_parent clk_ICSSG_CORE_CLK_SEL_out0_parents[] = {
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ICSSG_CORE_CLK_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_ICSSG_CORE_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_ICSSG_CORE_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 32832,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_ICSSG_CORE_CLK_SEL_out1 = {
	.data_mux		= {
		.parents	= clk_ICSSG_CORE_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_ICSSG_CORE_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 32836,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_ICSSG_IEPCLK_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_CPSW9G_CPTS_RCLK_MUX_parents,
		.n		= ARRAY_SIZE(clk_CPSW9G_CPTS_RCLK_MUX_parents),
	},
	.reg			= 0x00100000 + 32832,
	.bit			= 16,
};
static const struct clk_data_mux_reg clk_data_ICSSG_IEPCLK_SEL_out1 = {
	.data_mux		= {
		.parents	= clk_CPSW9G_CPTS_RCLK_MUX_parents,
		.n		= ARRAY_SIZE(clk_CPSW9G_CPTS_RCLK_MUX_parents),
	},
	.reg			= 0x00100000 + 32836,
	.bit			= 16,
};
static const struct clk_parent clk_ICSS_G1_SGMII1_SerDes_refclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_REFCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_REFCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ICSS_G1_SGMII1_SerDes_refclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_ICSS_G1_SGMII1_SerDes_refclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_ICSS_G1_SGMII1_SerDes_refclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16656,
	.bit			= 28,
};
static const struct clk_parent clk_ICSS_G1_SGMII1_SerDes_rxclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_RXCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_RXCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ICSS_G1_SGMII1_SerDes_rxclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_ICSS_G1_SGMII1_SerDes_rxclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_ICSS_G1_SGMII1_SerDes_rxclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16656,
	.bit			= 28,
};
static const struct clk_parent clk_ICSS_G1_SGMII1_SerDes_rxfclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_RXFCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_RXFCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ICSS_G1_SGMII1_SerDes_rxfclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_ICSS_G1_SGMII1_SerDes_rxfclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_ICSS_G1_SGMII1_SerDes_rxfclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16656,
	.bit			= 28,
};
static const struct clk_parent clk_ICSS_G1_SGMII1_SerDes_txfclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_TXFCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_TXFCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ICSS_G1_SGMII1_SerDes_txfclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_ICSS_G1_SGMII1_SerDes_txfclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_ICSS_G1_SGMII1_SerDes_txfclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16656,
	.bit			= 28,
};
static const struct clk_parent clk_ICSS_G1_SGMII1_SerDes_txmclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_TXMCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ICSS_G1_SGMII1_SerDes_txmclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_ICSS_G1_SGMII1_SerDes_txmclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_ICSS_G1_SGMII1_SerDes_txmclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16656,
	.bit			= 28,
};
static const struct clk_parent clk_ICSS_G1_SGMII2_SerDes_refclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_REFCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_REFCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ICSS_G1_SGMII2_SerDes_refclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_ICSS_G1_SGMII2_SerDes_refclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_ICSS_G1_SGMII2_SerDes_refclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16660,
	.bit			= 28,
};
static const struct clk_parent clk_ICSS_G1_SGMII2_SerDes_rxclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_RXCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_RXCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ICSS_G1_SGMII2_SerDes_rxclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_ICSS_G1_SGMII2_SerDes_rxclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_ICSS_G1_SGMII2_SerDes_rxclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16660,
	.bit			= 28,
};
static const struct clk_parent clk_ICSS_G1_SGMII2_SerDes_rxfclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_RXFCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_RXFCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ICSS_G1_SGMII2_SerDes_rxfclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_ICSS_G1_SGMII2_SerDes_rxfclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_ICSS_G1_SGMII2_SerDes_rxfclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16660,
	.bit			= 28,
};
static const struct clk_parent clk_ICSS_G1_SGMII2_SerDes_txfclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_TXFCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_TXFCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ICSS_G1_SGMII2_SerDes_txfclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_ICSS_G1_SGMII2_SerDes_txfclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_ICSS_G1_SGMII2_SerDes_txfclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16660,
	.bit			= 28,
};
static const struct clk_parent clk_ICSS_G1_SGMII2_SerDes_txmclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_TXMCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_ICSS_G1_SGMII2_SerDes_txmclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_ICSS_G1_SGMII2_SerDes_txmclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_ICSS_G1_SGMII2_SerDes_txmclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16660,
	.bit			= 28,
};
static const struct clk_data_from_dev clk_data_K3_DPHY_RX_main_0_ppi_rx_byte_clk = {
	.dev		= J721E_DEV_DPHY_RX0,
	.clk_idx	= J721E_DEV_DPHY_RX0_PPI_RX_BYTE_CLK,
};
static const struct clk_data_from_dev clk_data_K3_DPHY_RX_main_1_ppi_rx_byte_clk = {
	.dev		= J721E_DEV_DPHY_RX1,
	.clk_idx	= J721E_DEV_DPHY_RX1_PPI_RX_BYTE_CLK,
};
static const struct clk_parent clk_MAIN_PLL15_XREF_SEL_parents[] = {
	{
		CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT15,
		1,
	},
	{
		CLK_J721E_BOARD_0_EXT_REFCLK1_OUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL15_XREF_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL15_XREF_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL15_XREF_SEL_parents),
	},
	.reg			= 0x43000000 + 32956,
	.bit			= 4,
};
static const struct clk_parent clk_MAIN_PLL24_HFOSC_SEL_parents[] = {
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MLB0_MLBCP_OUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL24_HFOSC_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL24_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL24_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32992,
	.bit			= 0,
};
static const struct clk_parent clk_MAIN_PLL25_HFOSC_SEL_parents[] = {
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_HFOSC1_CLK_OUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL25_HFOSC_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32996,
	.bit			= 0,
};
static const struct clk_parent clk_MAIN_PLL4_XREF_SEL_parents[] = {
	{
		CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT4,
		1,
	},
	{
		CLK_J721E_BOARD_0_EXT_REFCLK1_OUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL4_XREF_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL4_XREF_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL4_XREF_SEL_parents),
	},
	.reg			= 0x43000000 + 32912,
	.bit			= 4,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32896,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out1 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32900,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out12 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32944,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out13 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32948,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out14 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32952,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out15 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32956,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out16 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32960,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out17 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32964,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out18 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32968,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out19 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32972,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out2 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32904,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out23 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32988,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out3 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32908,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out4 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32912,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out5 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32916,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out6 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32920,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out7 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32924,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_PLL_HFOSC_SEL_out8 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x43000000 + 32928,
	.bit			= 0,
};
static const struct clk_parent clk_MAIN_TIMER_CLKSEL_out0_parents[] = {
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_HFOSC1_CLK_OUT,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_EXT_REFCLK1_OUT,
		1,
	},
	{
		CLK_J721E_GLUELOGIC_LPXOSC_CLKOUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_CPTS0_RFT_CLK_OUT,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		1,
	},
	{
		CLK_J721E_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,
		1,
	},
	{
		CLK_J721E_NAVSS512L_MAIN_0_CPTS0_GENF2,
		1,
	},
	{
		CLK_J721E_NAVSS512L_MAIN_0_CPTS0_GENF3,
		1,
	},
	{
		CLK_J721E_CPSW_9XUSS_MAIN_0_CPTS_GENF0,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out0 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33024,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out1 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33028,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out10 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33064,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out11 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33068,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out12 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33072,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out13 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33076,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out14 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33080,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out15 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33084,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out16 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33088,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out17 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33092,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out18 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33096,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out19 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33100,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out2 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33032,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out3 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33036,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out4 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33040,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out5 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33044,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out6 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33048,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out7 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33052,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out8 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33056,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_TIMER_CLKSEL_out9 = {
	.data_mux		= {
		.parents	= clk_MAIN_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33060,
	.bit			= 0,
};
static const struct clk_parent clk_MAIN_WWDT_CLKSEL_out0_parents[] = {
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
	{
		CLK_J721E_GLUELOGIC_LPXOSC_CLKOUT,
		1,
	},
	{
		CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1,
	},
	{
		CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		1,
	},
	{
		CLK_J721E_BOARD_0_HFOSC1_CLK_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_HFOSC1_CLK_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_HFOSC1_CLK_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_HFOSC1_CLK_OUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MAIN_WWDT_CLKSEL_out0 = {
	.data_mux		= {
		.parents	= clk_MAIN_WWDT_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_WWDT_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33664,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_WWDT_CLKSEL_out1 = {
	.data_mux		= {
		.parents	= clk_MAIN_WWDT_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_WWDT_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33668,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_WWDT_CLKSEL_out2 = {
	.data_mux		= {
		.parents	= clk_MAIN_WWDT_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_WWDT_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33760,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_WWDT_CLKSEL_out3 = {
	.data_mux		= {
		.parents	= clk_MAIN_WWDT_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_WWDT_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33764,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_WWDT_CLKSEL_out4 = {
	.data_mux		= {
		.parents	= clk_MAIN_WWDT_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_WWDT_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33728,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_WWDT_CLKSEL_out5 = {
	.data_mux		= {
		.parents	= clk_MAIN_WWDT_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_WWDT_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33724,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_WWDT_CLKSEL_out6 = {
	.data_mux		= {
		.parents	= clk_MAIN_WWDT_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_WWDT_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33776,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_WWDT_CLKSEL_out7 = {
	.data_mux		= {
		.parents	= clk_MAIN_WWDT_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_WWDT_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33780,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_WWDT_CLKSEL_out8 = {
	.data_mux		= {
		.parents	= clk_MAIN_WWDT_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_WWDT_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33784,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MAIN_WWDT_CLKSEL_out9 = {
	.data_mux		= {
		.parents	= clk_MAIN_WWDT_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MAIN_WWDT_CLKSEL_out0_parents),
	},
	.reg			= 0x00100000 + 33788,
	.bit			= 0,
};
static const struct clk_parent clk_MCAN_CLK_SEL_out0_parents[] = {
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_HFOSC1_CLK_OUT,
		1,
	},
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MCAN_CLK_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_MCAN_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCAN_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33920,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCAN_CLK_SEL_out1 = {
	.data_mux		= {
		.parents	= clk_MCAN_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCAN_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33924,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCAN_CLK_SEL_out10 = {
	.data_mux		= {
		.parents	= clk_MCAN_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCAN_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33960,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCAN_CLK_SEL_out11 = {
	.data_mux		= {
		.parents	= clk_MCAN_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCAN_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33964,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCAN_CLK_SEL_out12 = {
	.data_mux		= {
		.parents	= clk_MCAN_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCAN_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33968,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCAN_CLK_SEL_out13 = {
	.data_mux		= {
		.parents	= clk_MCAN_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCAN_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33972,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCAN_CLK_SEL_out2 = {
	.data_mux		= {
		.parents	= clk_MCAN_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCAN_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33928,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCAN_CLK_SEL_out3 = {
	.data_mux		= {
		.parents	= clk_MCAN_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCAN_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33932,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCAN_CLK_SEL_out4 = {
	.data_mux		= {
		.parents	= clk_MCAN_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCAN_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33936,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCAN_CLK_SEL_out5 = {
	.data_mux		= {
		.parents	= clk_MCAN_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCAN_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33940,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCAN_CLK_SEL_out6 = {
	.data_mux		= {
		.parents	= clk_MCAN_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCAN_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33944,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCAN_CLK_SEL_out7 = {
	.data_mux		= {
		.parents	= clk_MCAN_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCAN_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33948,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCAN_CLK_SEL_out8 = {
	.data_mux		= {
		.parents	= clk_MCAN_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCAN_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33952,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCAN_CLK_SEL_out9 = {
	.data_mux		= {
		.parents	= clk_MCAN_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCAN_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33956,
	.bit			= 0,
};
static const struct clk_parent clk_MCU_ADC_clk_sel_out0_parents[] = {
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MCU_ADC_clk_sel_out0 = {
	.data_mux		= {
		.parents	= clk_MCU_ADC_clk_sel_out0_parents,
		.n		= ARRAY_SIZE(clk_MCU_ADC_clk_sel_out0_parents),
	},
	.reg			= 0x40F00000 + 32832,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCU_ADC_clk_sel_out1 = {
	.data_mux		= {
		.parents	= clk_MCU_ADC_clk_sel_out0_parents,
		.n		= ARRAY_SIZE(clk_MCU_ADC_clk_sel_out0_parents),
	},
	.reg			= 0x40F00000 + 32836,
	.bit			= 0,
};
static const struct clk_parent clk_MCU_CLKOUT_MUX_parents[] = {
	{
		CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,
		5,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,
		10,
	},
};
static const struct clk_data_mux_reg clk_data_MCU_CLKOUT_MUX_out0 = {
	.data_mux		= {
		.parents	= clk_MCU_CLKOUT_MUX_parents,
		.n		= ARRAY_SIZE(clk_MCU_CLKOUT_MUX_parents),
	},
	.reg			= 0x40F00000 + 32784,
	.bit			= 0,
};
static const struct clk_parent clk_MCU_R5_core0_clksel_parents[] = {
	{
		CLK_J721E_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1,
	},
	{
		CLK_J721E_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		3,
	},
};
static const struct clk_data_mux_reg clk_data_MCU_R5_core0_clksel_out0 = {
	.data_mux		= {
		.parents	= clk_MCU_R5_core0_clksel_parents,
		.n		= ARRAY_SIZE(clk_MCU_R5_core0_clksel_parents),
	},
	.reg			= 0x40F00000 + 32896,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCU_R5_core1_clksel_out0 = {
	.data_mux		= {
		.parents	= clk_MCU_R5_core0_clksel_parents,
		.n		= ARRAY_SIZE(clk_MCU_R5_core0_clksel_parents),
	},
	.reg			= 0x40F00000 + 32896,
	.bit			= 0,
};
static const struct clk_parent clk_MCU_R5_phase0_clksel_parents[] = {
	{
		CLK_J721E_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		3,
	},
	{
		0,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MCU_R5_phase0_clksel_out0 = {
	.data_mux		= {
		.parents	= clk_MCU_R5_phase0_clksel_parents,
		.n		= ARRAY_SIZE(clk_MCU_R5_phase0_clksel_parents),
	},
	.reg			= 0x40F00000 + 32896,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCU_R5_phase1_clksel_out0 = {
	.data_mux		= {
		.parents	= clk_MCU_R5_phase0_clksel_parents,
		.n		= ARRAY_SIZE(clk_MCU_R5_phase0_clksel_parents),
	},
	.reg			= 0x40F00000 + 32896,
	.bit			= 0,
};
static const struct clk_parent clk_MCU_SPI1_CLK_MUX_parents[] = {
	{
		CLK_J721E_SPI_MAIN_3_IO_CLKSPIO_CLK,
		1,
	},
	{
		0,
		0,
	},
};
static const struct clk_data_mux_reg clk_data_MCU_SPI1_CLK_MUX_out0 = {
	.data_mux		= {
		.parents	= clk_MCU_SPI1_CLK_MUX_parents,
		.n		= ARRAY_SIZE(clk_MCU_SPI1_CLK_MUX_parents),
	},
	.reg			= 0x40F00000 + 16480,
	.bit			= 0,
};
static const struct clk_parent clk_MCU_TIMER1_CASCADE_parents[] = {
	{
		CLK_J721E_MCU_TIMER_CLKSEL_OUT1,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MCU_0_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER1_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER1_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER1_CASCADE_parents),
	},
	.reg			= 0x40F00000 + 16900,
	.bit			= 8,
};
static const struct clk_parent clk_MCU_TIMER3_CASCADE_parents[] = {
	{
		CLK_J721E_MCU_TIMER_CLKSEL_OUT3,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MCU_2_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER3_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER3_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER3_CASCADE_parents),
	},
	.reg			= 0x40F00000 + 16908,
	.bit			= 8,
};
static const struct clk_parent clk_MCU_TIMER5_CASCADE_parents[] = {
	{
		CLK_J721E_MCU_TIMER_CLKSEL_OUT5,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MCU_4_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER5_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER5_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER5_CASCADE_parents),
	},
	.reg			= 0x40F00000 + 16916,
	.bit			= 8,
};
static const struct clk_parent clk_MCU_TIMER7_CASCADE_parents[] = {
	{
		CLK_J721E_MCU_TIMER_CLKSEL_OUT7,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MCU_6_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER7_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER7_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER7_CASCADE_parents),
	},
	.reg			= 0x40F00000 + 16924,
	.bit			= 8,
};
static const struct clk_parent clk_MCU_TIMER9_CASCADE_parents[] = {
	{
		CLK_J721E_MCU_TIMER_CLKSEL_OUT9,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MCU_8_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER9_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER9_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER9_CASCADE_parents),
	},
	.reg			= 0x40F00000 + 16932,
	.bit			= 8,
};
static const struct clk_parent clk_MCU_TIMER_CLKSEL_out0_parents[] = {
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
	{
		CLK_J721E_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6,
	},
	{
		CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1,
	},
	{
		CLK_J721E_GLUELOGIC_LPXOSC_CLKOUT,
		1,
	},
	{
		CLK_J721E_CPSW_2GUSS_MCU_0_CPTS_GENF0,
		1,
	},
	{
		CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER_CLKSEL_out0 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x40F00000 + 33024,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER_CLKSEL_out1 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x40F00000 + 33028,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER_CLKSEL_out2 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x40F00000 + 33032,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER_CLKSEL_out3 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x40F00000 + 33036,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER_CLKSEL_out4 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x40F00000 + 33040,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER_CLKSEL_out5 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x40F00000 + 33044,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER_CLKSEL_out6 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x40F00000 + 33048,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER_CLKSEL_out7 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x40F00000 + 33052,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER_CLKSEL_out8 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x40F00000 + 33056,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_MCU_TIMER_CLKSEL_out9 = {
	.data_mux		= {
		.parents	= clk_MCU_TIMER_CLKSEL_out0_parents,
		.n		= ARRAY_SIZE(clk_MCU_TIMER_CLKSEL_out0_parents),
	},
	.reg			= 0x40F00000 + 33060,
	.bit			= 0,
};
static const struct clk_parent clk_McASP_AUXCLK_SEL_out0_parents[] = {
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		1,
	},
	{
		0,
		0,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_McASP_AUXCLK_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_McASP_AUXCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_McASP_AUXCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33280,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_McASP_AUXCLK_SEL_out1 = {
	.data_mux		= {
		.parents	= clk_McASP_AUXCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_McASP_AUXCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33284,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_McASP_AUXCLK_SEL_out10 = {
	.data_mux		= {
		.parents	= clk_McASP_AUXCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_McASP_AUXCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33320,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_McASP_AUXCLK_SEL_out11 = {
	.data_mux		= {
		.parents	= clk_McASP_AUXCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_McASP_AUXCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33324,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_McASP_AUXCLK_SEL_out2 = {
	.data_mux		= {
		.parents	= clk_McASP_AUXCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_McASP_AUXCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33288,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_McASP_AUXCLK_SEL_out3 = {
	.data_mux		= {
		.parents	= clk_McASP_AUXCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_McASP_AUXCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33292,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_McASP_AUXCLK_SEL_out4 = {
	.data_mux		= {
		.parents	= clk_McASP_AUXCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_McASP_AUXCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33296,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_McASP_AUXCLK_SEL_out5 = {
	.data_mux		= {
		.parents	= clk_McASP_AUXCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_McASP_AUXCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33300,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_McASP_AUXCLK_SEL_out6 = {
	.data_mux		= {
		.parents	= clk_McASP_AUXCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_McASP_AUXCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33304,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_McASP_AUXCLK_SEL_out7 = {
	.data_mux		= {
		.parents	= clk_McASP_AUXCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_McASP_AUXCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33308,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_McASP_AUXCLK_SEL_out8 = {
	.data_mux		= {
		.parents	= clk_McASP_AUXCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_McASP_AUXCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33312,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_McASP_AUXCLK_SEL_out9 = {
	.data_mux		= {
		.parents	= clk_McASP_AUXCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_McASP_AUXCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33316,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_NAVSS_CPTS_RCLK_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_CPSW9G_CPTS_RCLK_MUX_parents,
		.n		= ARRAY_SIZE(clk_CPSW9G_CPTS_RCLK_MUX_parents),
	},
	.reg			= 0x00100000 + 32920,
	.bit			= 0,
};
static const struct clk_parent clk_PCIEn_CPTS_RCLK_SEL_out0_parents[] = {
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_CPTS0_RFT_CLK_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_EXT_REFCLK1_OUT,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_PCIEn_CPTS_RCLK_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_PCIEn_CPTS_RCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_PCIEn_CPTS_RCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 32896,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_PCIEn_CPTS_RCLK_SEL_out1 = {
	.data_mux		= {
		.parents	= clk_PCIEn_CPTS_RCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_PCIEn_CPTS_RCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 32900,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_PCIEn_CPTS_RCLK_SEL_out2 = {
	.data_mux		= {
		.parents	= clk_PCIEn_CPTS_RCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_PCIEn_CPTS_RCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 32904,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_PCIEn_CPTS_RCLK_SEL_out3 = {
	.data_mux		= {
		.parents	= clk_PCIEn_CPTS_RCLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_PCIEn_CPTS_RCLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 32908,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_SERDES0_CORE_REFCLK_out0 = {
	.data_mux		= {
		.parents	= clk_DPHY_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_DPHY_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33792,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_SERDES0_CORE_REFCLK_out1 = {
	.data_mux		= {
		.parents	= clk_DPHY_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_DPHY_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33796,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_SERDES1_CORE_REFCLK_out0 = {
	.data_mux		= {
		.parents	= clk_DPHY_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_DPHY_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33808,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_SERDES1_CORE_REFCLK_out1 = {
	.data_mux		= {
		.parents	= clk_DPHY_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_DPHY_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33812,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_SERDES2_CORE_REFCLK_out0 = {
	.data_mux		= {
		.parents	= clk_DPHY_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_DPHY_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33824,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_SERDES2_CORE_REFCLK_out1 = {
	.data_mux		= {
		.parents	= clk_DPHY_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_DPHY_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33828,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_SERDES3_CORE_REFCLK_out0 = {
	.data_mux		= {
		.parents	= clk_DPHY_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_DPHY_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33840,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_SERDES3_CORE_REFCLK_out1 = {
	.data_mux		= {
		.parents	= clk_DPHY_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_DPHY_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33844,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_SPI3_CLK_MUX_out0 = {
	.data_mux		= {
		.parents	= clk_MCU_SPI1_CLK_MUX_parents,
		.n		= ARRAY_SIZE(clk_MCU_SPI1_CLK_MUX_parents),
	},
	.reg			= 0x40F00000 + 16480,
	.bit			= 0,
};
static const struct clk_parent clk_TIMER11_CASCADE_parents[] = {
	{
		CLK_J721E_MAIN_TIMER_CLKSEL_OUT11,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_TIMER11_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_TIMER11_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_TIMER11_CASCADE_parents),
	},
	.reg			= 0x00100000 + 16940,
	.bit			= 8,
};
static const struct clk_parent clk_TIMER13_CASCADE_parents[] = {
	{
		CLK_J721E_MAIN_TIMER_CLKSEL_OUT13,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_TIMER13_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_TIMER13_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_TIMER13_CASCADE_parents),
	},
	.reg			= 0x00100000 + 16948,
	.bit			= 8,
};
static const struct clk_parent clk_TIMER15_CASCADE_parents[] = {
	{
		CLK_J721E_MAIN_TIMER_CLKSEL_OUT15,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_TIMER15_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_TIMER15_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_TIMER15_CASCADE_parents),
	},
	.reg			= 0x00100000 + 16956,
	.bit			= 8,
};
static const struct clk_parent clk_TIMER17_CASCADE_parents[] = {
	{
		CLK_J721E_MAIN_TIMER_CLKSEL_OUT17,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_TIMER17_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_TIMER17_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_TIMER17_CASCADE_parents),
	},
	.reg			= 0x00100000 + 16964,
	.bit			= 8,
};
static const struct clk_parent clk_TIMER19_CASCADE_parents[] = {
	{
		CLK_J721E_MAIN_TIMER_CLKSEL_OUT19,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_TIMER19_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_TIMER19_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_TIMER19_CASCADE_parents),
	},
	.reg			= 0x00100000 + 16972,
	.bit			= 8,
};
static const struct clk_parent clk_TIMER1_CASCADE_parents[] = {
	{
		CLK_J721E_MAIN_TIMER_CLKSEL_OUT1,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_TIMER1_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_TIMER1_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_TIMER1_CASCADE_parents),
	},
	.reg			= 0x00100000 + 16900,
	.bit			= 8,
};
static const struct clk_parent clk_TIMER3_CASCADE_parents[] = {
	{
		CLK_J721E_MAIN_TIMER_CLKSEL_OUT3,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_TIMER3_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_TIMER3_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_TIMER3_CASCADE_parents),
	},
	.reg			= 0x00100000 + 16908,
	.bit			= 8,
};
static const struct clk_parent clk_TIMER5_CASCADE_parents[] = {
	{
		CLK_J721E_MAIN_TIMER_CLKSEL_OUT5,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_TIMER5_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_TIMER5_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_TIMER5_CASCADE_parents),
	},
	.reg			= 0x00100000 + 16916,
	.bit			= 8,
};
static const struct clk_parent clk_TIMER7_CASCADE_parents[] = {
	{
		CLK_J721E_MAIN_TIMER_CLKSEL_OUT7,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_TIMER7_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_TIMER7_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_TIMER7_CASCADE_parents),
	},
	.reg			= 0x00100000 + 16924,
	.bit			= 8,
};
static const struct clk_parent clk_TIMER9_CASCADE_parents[] = {
	{
		CLK_J721E_MAIN_TIMER_CLKSEL_OUT9,
		1,
	},
	{
		CLK_J721E_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_TIMER9_CASCADE_out0 = {
	.data_mux		= {
		.parents	= clk_TIMER9_CASCADE_parents,
		.n		= ARRAY_SIZE(clk_TIMER9_CASCADE_parents),
	},
	.reg			= 0x00100000 + 16932,
	.bit			= 8,
};
static const struct clk_parent clk_UFS_CLK_SEL_out0_parents[] = {
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_HFOSC1_CLK_OUT,
		1,
	},
	{
		CLK_J721E_POSTDIV3_16FFT_MAIN_1_HSDIVOUT6_CLK,
		1,
	},
	{
		CLK_J721E_BOARD_0_EXT_REFCLK1_OUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_UFS_CLK_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_UFS_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_UFS_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 32960,
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_USART_Programmable_Clock_Divider_out0 = {
	.data_div	= {
		.n	= 4,
	},
	.reg		= 0x00100000 + 33216,
	.bit		= 0,
};
static const struct clk_data_div_reg clk_data_USART_Programmable_Clock_Divider_out1 = {
	.data_div	= {
		.n	= 4,
	},
	.reg		= 0x00100000 + 33220,
	.bit		= 0,
};
static const struct clk_data_div_reg clk_data_USART_Programmable_Clock_Divider_out2 = {
	.data_div	= {
		.n	= 4,
	},
	.reg		= 0x00100000 + 33224,
	.bit		= 0,
};
static const struct clk_data_div_reg clk_data_USART_Programmable_Clock_Divider_out3 = {
	.data_div	= {
		.n	= 4,
	},
	.reg		= 0x00100000 + 33228,
	.bit		= 0,
};
static const struct clk_data_div_reg clk_data_USART_Programmable_Clock_Divider_out4 = {
	.data_div	= {
		.n	= 4,
	},
	.reg		= 0x00100000 + 33232,
	.bit		= 0,
};
static const struct clk_data_div_reg clk_data_USART_Programmable_Clock_Divider_out5 = {
	.data_div	= {
		.n	= 4,
	},
	.reg		= 0x00100000 + 33236,
	.bit		= 0,
};
static const struct clk_data_div_reg clk_data_USART_Programmable_Clock_Divider_out6 = {
	.data_div	= {
		.n	= 4,
	},
	.reg		= 0x00100000 + 33240,
	.bit		= 0,
};
static const struct clk_data_div_reg clk_data_USART_Programmable_Clock_Divider_out7 = {
	.data_div	= {
		.n	= 4,
	},
	.reg		= 0x00100000 + 33244,
	.bit		= 0,
};
static const struct clk_data_div_reg clk_data_USART_Programmable_Clock_Divider_out8 = {
	.data_div	= {
		.n	= 4,
	},
	.reg		= 0x00100000 + 33248,
	.bit		= 0,
};
static const struct clk_data_div_reg clk_data_USART_Programmable_Clock_Divider_out9 = {
	.data_div	= {
		.n	= 4,
	},
	.reg		= 0x00100000 + 33252,
	.bit		= 0,
};
static const struct clk_data_mux_reg clk_data_USB0_REFCLK_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x00100000 + 32992,
	.bit			= 0,
};
static const struct clk_parent clk_USB0_SerDes_refclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_REFCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_REFCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_USB0_SerDes_refclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_USB0_SerDes_refclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_USB0_SerDes_refclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16384,
	.bit			= 27,
};
static const struct clk_parent clk_USB0_SerDes_rxclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_RXCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_RXCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_USB0_SerDes_rxclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_USB0_SerDes_rxclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_USB0_SerDes_rxclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16384,
	.bit			= 27,
};
static const struct clk_parent clk_USB0_SerDes_rxfclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_RXFCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_RXFCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_USB0_SerDes_rxfclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_USB0_SerDes_rxfclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_USB0_SerDes_rxfclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16384,
	.bit			= 27,
};
static const struct clk_parent clk_USB0_SerDes_txfclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_TXFCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_TXFCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_USB0_SerDes_txfclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_USB0_SerDes_txfclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_USB0_SerDes_txfclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16384,
	.bit			= 27,
};
static const struct clk_parent clk_USB0_SerDes_txmclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_TXMCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_USB0_SerDes_txmclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_USB0_SerDes_txmclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_USB0_SerDes_txmclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16384,
	.bit			= 27,
};
static const struct clk_data_mux_reg clk_data_USB1_REFCLK_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_MAIN_PLL25_HFOSC_SEL_parents,
		.n		= ARRAY_SIZE(clk_MAIN_PLL25_HFOSC_SEL_parents),
	},
	.reg			= 0x00100000 + 32996,
	.bit			= 0,
};
static const struct clk_parent clk_USB1_SerDes_refclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_REFCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_REFCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_USB1_SerDes_refclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_USB1_SerDes_refclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_USB1_SerDes_refclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16400,
	.bit			= 27,
};
static const struct clk_parent clk_USB1_SerDes_rxclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_RXCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_RXCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_USB1_SerDes_rxclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_USB1_SerDes_rxclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_USB1_SerDes_rxclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16400,
	.bit			= 27,
};
static const struct clk_parent clk_USB1_SerDes_rxfclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_RXFCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_RXFCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_USB1_SerDes_rxfclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_USB1_SerDes_rxfclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_USB1_SerDes_rxfclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16400,
	.bit			= 27,
};
static const struct clk_parent clk_USB1_SerDes_txfclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_TXFCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_TXFCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_USB1_SerDes_txfclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_USB1_SerDes_txfclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_USB1_SerDes_txfclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16400,
	.bit			= 27,
};
static const struct clk_parent clk_USB1_SerDes_txmclk_Mux_parents[] = {
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_TXMCLK,
		1,
	},
	{
		CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_TXMCLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_USB1_SerDes_txmclk_Mux_out0 = {
	.data_mux		= {
		.parents	= clk_USB1_SerDes_txmclk_Mux_parents,
		.n		= ARRAY_SIZE(clk_USB1_SerDes_txmclk_Mux_parents),
	},
	.reg			= 0x00100000 + 16400,
	.bit			= 27,
};
static const struct clk_data_from_dev clk_data_atl_main_0_atl_io_port_atclk_out = {
	.dev		= J721E_DEV_ATL0,
	.clk_idx	= J721E_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT,
};
static const struct clk_data_from_dev clk_data_atl_main_0_atl_io_port_atclk_out_1 = {
	.dev		= J721E_DEV_ATL0,
	.clk_idx	= J721E_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_1,
};
static const struct clk_data_from_dev clk_data_atl_main_0_atl_io_port_atclk_out_2 = {
	.dev		= J721E_DEV_ATL0,
	.clk_idx	= J721E_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_2,
};
static const struct clk_data_from_dev clk_data_atl_main_0_atl_io_port_atclk_out_3 = {
	.dev		= J721E_DEV_ATL0,
	.clk_idx	= J721E_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_3,
};
static const struct clk_data_from_dev clk_data_board_0_hfosc1_clk_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_HFOSC1_CLK_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_AUDIO_EXT_REFCLK0_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_AUDIO_EXT_REFCLK1_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_AUDIO_EXT_REFCLK2_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_AUDIO_EXT_REFCLK2_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_AUDIO_EXT_REFCLK3_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_AUDIO_EXT_REFCLK3_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_CPTS0_RFT_CLK_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_CPTS0_RFT_CLK_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_EXT_REFCLK1_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_EXT_REFCLK1_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_GPMC0_CLK_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_GPMC0_CLK_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_I2C0_SCL_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_I2C0_SCL_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_I2C1_SCL_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_I2C1_SCL_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_I2C2_SCL_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_I2C2_SCL_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_I2C3_SCL_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_I2C3_SCL_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_I2C4_SCL_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_I2C4_SCL_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_I2C5_SCL_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_I2C5_SCL_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_I2C6_SCL_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_I2C6_SCL_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_I3C0_SCL_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_I3C0_SCL_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_LED_CLK_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_LED_CLK_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP0_ACLKR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP0_ACLKR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP0_ACLKX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP0_ACLKX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP0_AFSR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP0_AFSR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP0_AFSX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP0_AFSX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP10_ACLKR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP10_ACLKR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP10_ACLKX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP10_ACLKX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP10_AFSR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP10_AFSR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP10_AFSX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP10_AFSX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP11_ACLKR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP11_ACLKR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP11_ACLKX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP11_ACLKX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP11_AFSR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP11_AFSR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP11_AFSX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP11_AFSX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP1_ACLKR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP1_ACLKR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP1_ACLKX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP1_ACLKX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP1_AFSR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP1_AFSR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP1_AFSX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP1_AFSX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP2_ACLKR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP2_ACLKR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP2_ACLKX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP2_ACLKX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP2_AFSR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP2_AFSR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP2_AFSX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP2_AFSX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP3_ACLKR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP3_ACLKR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP3_ACLKX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP3_ACLKX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP3_AFSR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP3_AFSR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP3_AFSX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP3_AFSX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP4_ACLKR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP4_ACLKR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP4_ACLKX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP4_ACLKX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP4_AFSR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP4_AFSR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP4_AFSX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP4_AFSX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP5_ACLKR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP5_ACLKR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP5_ACLKX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP5_ACLKX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP5_AFSR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP5_AFSR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP5_AFSX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP5_AFSX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP6_ACLKR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP6_ACLKR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP6_ACLKX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP6_ACLKX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP6_AFSR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP6_AFSR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP6_AFSX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP6_AFSX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP7_ACLKR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP7_ACLKR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP7_ACLKX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP7_ACLKX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP7_AFSR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP7_AFSR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP7_AFSX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP7_AFSX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP8_ACLKR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP8_ACLKR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP8_ACLKX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP8_ACLKX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP8_AFSR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP8_AFSR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP8_AFSX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP8_AFSX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP9_ACLKR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP9_ACLKR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP9_ACLKX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP9_ACLKX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP9_AFSR_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP9_AFSR_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCASP9_AFSX_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCASP9_AFSX_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCU_CPTS0_RFT_CLK_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCU_CPTS0_RFT_CLK_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCU_EXT_REFCLK0_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCU_EXT_REFCLK0_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCU_I2C0_SCL_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCU_I2C0_SCL_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCU_I2C1_SCL_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCU_I2C1_SCL_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCU_I3C0_SCL_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCU_I3C0_SCL_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCU_I3C1_SCL_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCU_I3C1_SCL_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCU_OSPI0_DQS_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCU_OSPI0_DQS_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCU_OSPI1_DQS_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCU_OSPI1_DQS_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCU_RGMII1_RXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCU_RGMII1_RXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCU_RGMII1_TXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCU_RGMII1_TXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MCU_RMII1_REF_CLK_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MCU_RMII1_REF_CLK_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MLB0_MLBCLK_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MLB0_MLBCLK_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_MLB0_MLBCP_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_MLB0_MLBCP_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PCIE_REFCLK0N_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PCIE_REFCLK0N_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PCIE_REFCLK0P_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PCIE_REFCLK0P_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PCIE_REFCLK1N_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PCIE_REFCLK1N_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PCIE_REFCLK1P_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PCIE_REFCLK1P_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PCIE_REFCLK2N_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PCIE_REFCLK2N_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PCIE_REFCLK2P_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PCIE_REFCLK2P_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PCIE_REFCLK3N_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PCIE_REFCLK3N_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PCIE_REFCLK3P_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PCIE_REFCLK3P_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PRG0_RGMII1_RXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PRG0_RGMII1_RXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PRG0_RGMII1_TXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PRG0_RGMII1_TXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PRG0_RGMII2_RXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PRG0_RGMII2_RXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PRG0_RGMII2_TXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PRG0_RGMII2_TXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PRG1_RGMII1_RXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PRG1_RGMII1_RXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PRG1_RGMII1_TXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PRG1_RGMII1_TXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PRG1_RGMII2_RXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PRG1_RGMII2_RXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_PRG1_RGMII2_TXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_PRG1_RGMII2_TXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_RGMII3_RXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_RGMII3_RXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_RGMII4_RXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_RGMII4_RXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_RGMII5_RXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_RGMII5_RXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_RGMII6_RXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_RGMII6_RXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_RGMII7_RXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_RGMII7_RXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_RGMII8_RXC_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_RGMII8_RXC_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_RMII_REF_CLK_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_RMII_REF_CLK_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_TCK_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_TCK_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_VOUT1_EXTPCLKIN_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_VOUT1_EXTPCLKIN_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_VOUT2_EXTPCLKIN_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_VOUT2_EXTPCLKIN_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_VPFE0_PCLK_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_VPFE0_PCLK_OUT,
};
static const struct clk_data_from_dev clk_data_board_0_WKUP_I2C0_SCL_out = {
	.dev		= J721E_DEV_BOARD0,
	.clk_idx	= J721E_DEV_BOARD0_WKUP_I2C0_SCL_OUT,
};
static const struct clk_data_from_dev clk_data_cpsw_2guss_mcu_0_cpts_genf0 = {
	.dev		= J721E_DEV_MCU_CPSW0,
	.clk_idx	= J721E_DEV_MCU_CPSW0_CPTS_GENF0,
};
static const struct clk_data_from_dev clk_data_cpsw_2guss_mcu_0_mdio_mdclk_o = {
	.dev		= J721E_DEV_MCU_CPSW0,
	.clk_idx	= J721E_DEV_MCU_CPSW0_MDIO_MDCLK_O,
};
static const struct clk_data_from_dev clk_data_cpsw_2guss_mcu_0_rgmii1_txc_o = {
	.dev		= J721E_DEV_MCU_CPSW0,
	.clk_idx	= J721E_DEV_MCU_CPSW0_RGMII1_TXC_O,
};
static const struct clk_data_from_dev clk_data_cpsw_9xuss_main_0_cpts_genf0 = {
	.dev		= J721E_DEV_CPSW0,
	.clk_idx	= J721E_DEV_CPSW0_CPTS_GENF0,
};
static const struct clk_data_from_dev clk_data_cpsw_9xuss_main_0_mdio_mdclk_o = {
	.dev		= J721E_DEV_CPSW0,
	.clk_idx	= J721E_DEV_CPSW0_MDIO_MDCLK_O,
};
static const struct clk_data_from_dev clk_data_cpsw_9xuss_main_0_serdes1_txclk = {
	.dev		= J721E_DEV_CPSW0,
	.clk_idx	= J721E_DEV_CPSW0_SERDES1_TXCLK,
};
static const struct clk_data_from_dev clk_data_cpsw_9xuss_main_0_serdes2_txclk = {
	.dev		= J721E_DEV_CPSW0,
	.clk_idx	= J721E_DEV_CPSW0_SERDES2_TXCLK,
};
static const struct clk_data_from_dev clk_data_cpsw_9xuss_main_0_serdes3_txclk = {
	.dev		= J721E_DEV_CPSW0,
	.clk_idx	= J721E_DEV_CPSW0_SERDES3_TXCLK,
};
static const struct clk_data_from_dev clk_data_cpsw_9xuss_main_0_serdes4_txclk = {
	.dev		= J721E_DEV_CPSW0,
	.clk_idx	= J721E_DEV_CPSW0_SERDES4_TXCLK,
};
static const struct clk_data_from_dev clk_data_cpsw_9xuss_main_0_serdes5_txclk = {
	.dev		= J721E_DEV_CPSW0,
	.clk_idx	= J721E_DEV_CPSW0_SERDES5_TXCLK,
};
static const struct clk_data_from_dev clk_data_cpsw_9xuss_main_0_serdes6_txclk = {
	.dev		= J721E_DEV_CPSW0,
	.clk_idx	= J721E_DEV_CPSW0_SERDES6_TXCLK,
};
static const struct clk_data_from_dev clk_data_cpsw_9xuss_main_0_serdes7_txclk = {
	.dev		= J721E_DEV_CPSW0,
	.clk_idx	= J721E_DEV_CPSW0_SERDES7_TXCLK,
};
static const struct clk_data_from_dev clk_data_cpsw_9xuss_main_0_serdes8_txclk = {
	.dev		= J721E_DEV_CPSW0,
	.clk_idx	= J721E_DEV_CPSW0_SERDES8_TXCLK,
};
static const struct clk_data_from_dev clk_data_ddr32ss_16ffc_ew_dv_wrap_main_0_ddrss_io_ck = {
	.dev		= J721E_DEV_DDR0,
	.clk_idx	= J721E_DEV_DDR0_DDRSS_IO_CK,
};
static const struct clk_data_from_dev clk_data_ddr32ss_16ffc_ew_dv_wrap_main_0_ddrss_io_ck_n = {
	.dev		= J721E_DEV_DDR0,
	.clk_idx	= J721E_DEV_DDR0_DDRSS_IO_CK_N,
};
static const struct clk_data_from_dev clk_data_debugss_k3_wrap_cv0_main_0_cstpiu_traceclk = {
	.dev		= J721E_DEV_DEBUGSS_WRAP0,
	.clk_idx	= J721E_DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_main_0_timer_pwm = {
	.dev		= J721E_DEV_TIMER0,
	.clk_idx	= J721E_DEV_TIMER0_TIMER_PWM,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_main_10_timer_pwm = {
	.dev		= J721E_DEV_TIMER10,
	.clk_idx	= J721E_DEV_TIMER10_TIMER_PWM,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_main_12_timer_pwm = {
	.dev		= J721E_DEV_TIMER12,
	.clk_idx	= J721E_DEV_TIMER12_TIMER_PWM,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_main_14_timer_pwm = {
	.dev		= J721E_DEV_TIMER14,
	.clk_idx	= J721E_DEV_TIMER14_TIMER_PWM,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_main_16_timer_pwm = {
	.dev		= J721E_DEV_TIMER16,
	.clk_idx	= J721E_DEV_TIMER16_TIMER_PWM,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_main_18_timer_pwm = {
	.dev		= J721E_DEV_TIMER18,
	.clk_idx	= J721E_DEV_TIMER18_TIMER_PWM,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_main_2_timer_pwm = {
	.dev		= J721E_DEV_TIMER2,
	.clk_idx	= J721E_DEV_TIMER2_TIMER_PWM,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_main_4_timer_pwm = {
	.dev		= J721E_DEV_TIMER4,
	.clk_idx	= J721E_DEV_TIMER4_TIMER_PWM,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_main_6_timer_pwm = {
	.dev		= J721E_DEV_TIMER6,
	.clk_idx	= J721E_DEV_TIMER6_TIMER_PWM,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_main_8_timer_pwm = {
	.dev		= J721E_DEV_TIMER8,
	.clk_idx	= J721E_DEV_TIMER8_TIMER_PWM,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_mcu_0_timer_pwm = {
	.dev		= J721E_DEV_MCU_TIMER0,
	.clk_idx	= J721E_DEV_MCU_TIMER0_TIMER_PWM,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_mcu_2_timer_pwm = {
	.dev		= J721E_DEV_MCU_TIMER2,
	.clk_idx	= J721E_DEV_MCU_TIMER2_TIMER_PWM,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_mcu_4_timer_pwm = {
	.dev		= J721E_DEV_MCU_TIMER4,
	.clk_idx	= J721E_DEV_MCU_TIMER4_TIMER_PWM,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_mcu_6_timer_pwm = {
	.dev		= J721E_DEV_MCU_TIMER6,
	.clk_idx	= J721E_DEV_MCU_TIMER6_TIMER_PWM,
};
static const struct clk_data_from_dev clk_data_dmtimer_dmc1ms_mcu_8_timer_pwm = {
	.dev		= J721E_DEV_MCU_TIMER8,
	.clk_idx	= J721E_DEV_MCU_TIMER8_TIMER_PWM,
};
static const struct clk_data_mux_reg clk_data_eDP_CORE_REFCLK_SEL_out0 = {
	.data_mux		= {
		.parents	= clk_DPHY_CLK_SEL_out0_parents,
		.n		= ARRAY_SIZE(clk_DPHY_CLK_SEL_out0_parents),
	},
	.reg			= 0x00100000 + 33600,
	.bit			= 0,
};
static const struct clk_data_from_dev clk_data_emmc8ss_16ffc_main_0_emmcss_io_clk = {
	.dev		= J721E_DEV_MMCSD0,
	.clk_idx	= J721E_DEV_MMCSD0_EMMCSS_IO_CLK,
};
static const struct clk_data_from_dev clk_data_emmcsd4ss_main_0_emmcsdss_io_clk_o = {
	.dev		= J721E_DEV_MMCSD1,
	.clk_idx	= J721E_DEV_MMCSD1_EMMCSDSS_IO_CLK_O,
};
static const struct clk_data_from_dev clk_data_emmcsd4ss_main_1_emmcsdss_io_clk_o = {
	.dev		= J721E_DEV_MMCSD2,
	.clk_idx	= J721E_DEV_MMCSD2_EMMCSDSS_IO_CLK_O,
};
static const struct clk_data_from_dev clk_data_fss_mcu_0_hyperbus1p0_0_hpb_out_clk_n = {
	.dev		= J721E_DEV_MCU_FSS0_HYPERBUS1P0_0,
	.clk_idx	= J721E_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_OUT_CLK_N,
};
static const struct clk_data_from_dev clk_data_fss_mcu_0_hyperbus1p0_0_hpb_out_clk_p = {
	.dev		= J721E_DEV_MCU_FSS0_HYPERBUS1P0_0,
	.clk_idx	= J721E_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_OUT_CLK_P,
};
static const struct clk_data_from_dev clk_data_fss_mcu_0_ospi_0_ospi_oclk_clk = {
	.dev		= J721E_DEV_MCU_FSS0_OSPI_0,
	.clk_idx	= J721E_DEV_MCU_FSS0_OSPI_0_OSPI_OCLK_CLK,
};
static const struct clk_data_from_dev clk_data_fss_mcu_0_ospi_1_ospi_oclk_clk = {
	.dev		= J721E_DEV_MCU_FSS0_OSPI_1,
	.clk_idx	= J721E_DEV_MCU_FSS0_OSPI_1_OSPI_OCLK_CLK,
};
static const struct clk_parent clk_gpmc_fclk_sel_parents[] = {
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		6,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		4,
	},
	{
		CLK_J721E_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4,
	},
};
static const struct clk_data_mux_reg clk_data_gpmc_fclk_sel_out0 = {
	.data_mux		= {
		.parents	= clk_gpmc_fclk_sel_parents,
		.n		= ARRAY_SIZE(clk_gpmc_fclk_sel_parents),
	},
	.reg			= 0x00100000 + 32976,
	.bit			= 0,
};
static const struct clk_data_from_dev clk_data_gpmc_main_0_po_gpmc_dev_clk = {
	.dev		= J721E_DEV_GPMC0,
	.clk_idx	= J721E_DEV_GPMC0_PO_GPMC_DEV_CLK,
};
static const struct clk_data_div_reg clk_data_hsdiv0_16fft_main_12_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 12UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv0_16fft_main_24_hsdiv0 = {
	.data_div		= {
		.n		= 1,
		.default_div	= 1,
	},
	.reg			= 0x00680000UL + (0x1000UL * 24UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv0_16fft_main_6_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 6UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv0_16fft_main_7_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 7UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv0_16fft_main_8_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 1,
	},
	.reg			= 0x00680000UL + (0x1000UL * 8UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv1_16fft_main_14_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 14UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv1_16fft_main_14_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 14UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv1_16fft_main_16_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 16UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv1_16fft_main_16_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 16UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv1_16fft_main_17_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 17UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv1_16fft_main_17_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 17UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv1_16fft_main_18_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 18UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv1_16fft_main_18_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 18UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv1_16fft_main_19_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 19UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv1_16fft_main_23_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 23UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv1_16fft_main_25_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 5,
	},
	.reg			= 0x00680000UL + (0x1000UL * 25UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv1_16fft_main_25_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 4,
	},
	.reg			= 0x00680000UL + (0x1000UL * 25UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv1_16fft_mcu_0_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x40D00000UL + (0x1000UL * 0UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv1_16fft_mcu_0_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 34,
	},
	.reg			= 0x40D00000UL + (0x1000UL * 0UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv3_16fft_main_13_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 13UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv3_16fft_main_13_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 2,
	},
	.reg			= 0x00680000UL + (0x1000UL * 13UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv3_16fft_main_15_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 6,
	},
	.reg			= 0x00680000UL + (0x1000UL * 15UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv3_16fft_main_15_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 4,
	},
	.reg			= 0x00680000UL + (0x1000UL * 15UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv3_16fft_main_15_hsdiv2 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 6,
	},
	.reg			= 0x00680000UL + (0x1000UL * 15UL) + 0x80UL + (0x4UL * 2UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv3_16fft_main_15_hsdiv3 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 96,
	},
	.reg			= 0x00680000UL + (0x1000UL * 15UL) + 0x80UL + (0x4UL * 3UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv3_16fft_main_4_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 6,
	},
	.reg			= 0x00680000UL + (0x1000UL * 4UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv3_16fft_main_4_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 4,
	},
	.reg			= 0x00680000UL + (0x1000UL * 4UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv3_16fft_main_4_hsdiv2 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 6,
	},
	.reg			= 0x00680000UL + (0x1000UL * 4UL) + 0x80UL + (0x4UL * 2UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv3_16fft_main_4_hsdiv3 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 96,
	},
	.reg			= 0x00680000UL + (0x1000UL * 4UL) + 0x80UL + (0x4UL * 3UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv3_16fft_main_5_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 4,
	},
	.reg			= 0x00680000UL + (0x1000UL * 5UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv3_16fft_main_5_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 5,
	},
	.reg			= 0x00680000UL + (0x1000UL * 5UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_0_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 4,
	},
	.reg			= 0x00680000UL + (0x1000UL * 0UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_0_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 8,
	},
	.reg			= 0x00680000UL + (0x1000UL * 0UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_0_hsdiv2 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 10,
	},
	.reg			= 0x00680000UL + (0x1000UL * 0UL) + 0x80UL + (0x4UL * 2UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_0_hsdiv3 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 15,
	},
	.reg			= 0x00680000UL + (0x1000UL * 0UL) + 0x80UL + (0x4UL * 3UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_0_hsdiv4 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 25,
	},
	.reg			= 0x00680000UL + (0x1000UL * 0UL) + 0x80UL + (0x4UL * 4UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_1_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 10,
	},
	.reg			= 0x00680000UL + (0x1000UL * 1UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_1_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 6,
	},
	.reg			= 0x00680000UL + (0x1000UL * 1UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_1_hsdiv2 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 10,
	},
	.reg			= 0x00680000UL + (0x1000UL * 1UL) + 0x80UL + (0x4UL * 2UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_1_hsdiv3 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 10,
	},
	.reg			= 0x00680000UL + (0x1000UL * 1UL) + 0x80UL + (0x4UL * 3UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_2_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 8,
	},
	.reg			= 0x00680000UL + (0x1000UL * 2UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_2_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 3,
	},
	.reg			= 0x00680000UL + (0x1000UL * 2UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_2_hsdiv2 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 9,
	},
	.reg			= 0x00680000UL + (0x1000UL * 2UL) + 0x80UL + (0x4UL * 2UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_2_hsdiv3 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 6,
	},
	.reg			= 0x00680000UL + (0x1000UL * 2UL) + 0x80UL + (0x4UL * 3UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_2_hsdiv4 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 18,
	},
	.reg			= 0x00680000UL + (0x1000UL * 2UL) + 0x80UL + (0x4UL * 4UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_3_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 8,
	},
	.reg			= 0x00680000UL + (0x1000UL * 3UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_3_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 8,
	},
	.reg			= 0x00680000UL + (0x1000UL * 3UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_3_hsdiv2 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 10,
	},
	.reg			= 0x00680000UL + (0x1000UL * 3UL) + 0x80UL + (0x4UL * 2UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_3_hsdiv3 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 8,
	},
	.reg			= 0x00680000UL + (0x1000UL * 3UL) + 0x80UL + (0x4UL * 3UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_main_3_hsdiv4 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 13,
	},
	.reg			= 0x00680000UL + (0x1000UL * 3UL) + 0x80UL + (0x4UL * 4UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_mcu_1_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 6,
	},
	.reg			= 0x40D00000UL + (0x1000UL * 1UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_mcu_1_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 40,
	},
	.reg			= 0x40D00000UL + (0x1000UL * 1UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_mcu_1_hsdiv2 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 30,
	},
	.reg			= 0x40D00000UL + (0x1000UL * 1UL) + 0x80UL + (0x4UL * 2UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_mcu_1_hsdiv3 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 25,
	},
	.reg			= 0x40D00000UL + (0x1000UL * 1UL) + 0x80UL + (0x4UL * 3UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_mcu_1_hsdiv4 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 18,
	},
	.reg			= 0x40D00000UL + (0x1000UL * 1UL) + 0x80UL + (0x4UL * 4UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_mcu_2_hsdiv0 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 8,
	},
	.reg			= 0x40D00000UL + (0x1000UL * 2UL) + 0x80UL + (0x4UL * 0UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_mcu_2_hsdiv1 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 4,
	},
	.reg			= 0x40D00000UL + (0x1000UL * 2UL) + 0x80UL + (0x4UL * 1UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_mcu_2_hsdiv2 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 10,
	},
	.reg			= 0x40D00000UL + (0x1000UL * 2UL) + 0x80UL + (0x4UL * 2UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_mcu_2_hsdiv3 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 25,
	},
	.reg			= 0x40D00000UL + (0x1000UL * 2UL) + 0x80UL + (0x4UL * 3UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_hsdiv4_16fft_mcu_2_hsdiv4 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 12,
	},
	.reg			= 0x40D00000UL + (0x1000UL * 2UL) + 0x80UL + (0x4UL * 4UL),
	.bit			= 0,
};
static const struct clk_data_from_dev clk_data_i3c_main_0_i3c_scl_do = {
	.dev		= J721E_DEV_I3C0,
	.clk_idx	= J721E_DEV_I3C0_I3C_SCL_DO,
};
static const struct clk_data_from_dev clk_data_i3c_mcu_0_i3c_scl_do = {
	.dev		= J721E_DEV_MCU_I3C0,
	.clk_idx	= J721E_DEV_MCU_I3C0_I3C_SCL_DO,
};
static const struct clk_data_from_dev clk_data_i3c_mcu_1_i3c_scl_do = {
	.dev		= J721E_DEV_MCU_I3C1,
	.clk_idx	= J721E_DEV_MCU_I3C1_I3C_SCL_DO,
};
static const struct clk_data_from_dev clk_data_icss_g_main_0_pr1_mdio_mdclk_o = {
	.dev		= J721E_DEV_PRU_ICSSG0,
	.clk_idx	= J721E_DEV_PRU_ICSSG0_PR1_MDIO_MDCLK_O,
};
static const struct clk_data_from_dev clk_data_icss_g_main_0_pr1_rgmii0_txc_o = {
	.dev		= J721E_DEV_PRU_ICSSG0,
	.clk_idx	= J721E_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_O,
};
static const struct clk_data_from_dev clk_data_icss_g_main_0_pr1_rgmii1_txc_o = {
	.dev		= J721E_DEV_PRU_ICSSG0,
	.clk_idx	= J721E_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_O,
};
static const struct clk_data_from_dev clk_data_icss_g_main_1_pr1_mdio_mdclk_o = {
	.dev		= J721E_DEV_PRU_ICSSG1,
	.clk_idx	= J721E_DEV_PRU_ICSSG1_PR1_MDIO_MDCLK_O,
};
static const struct clk_data_from_dev clk_data_icss_g_main_1_pr1_rgmii0_txc_o = {
	.dev		= J721E_DEV_PRU_ICSSG1,
	.clk_idx	= J721E_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_O,
};
static const struct clk_data_from_dev clk_data_icss_g_main_1_pr1_rgmii1_txc_o = {
	.dev		= J721E_DEV_PRU_ICSSG1,
	.clk_idx	= J721E_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_O,
};
static const struct clk_data_from_dev clk_data_icss_g_main_1_serdes0_txclk = {
	.dev		= J721E_DEV_PRU_ICSSG1,
	.clk_idx	= J721E_DEV_PRU_ICSSG1_SERDES0_TXCLK,
};
static const struct clk_data_from_dev clk_data_icss_g_main_1_serdes1_txclk = {
	.dev		= J721E_DEV_PRU_ICSSG1,
	.clk_idx	= J721E_DEV_PRU_ICSSG1_SERDES1_TXCLK,
};
static const struct clk_data_from_dev clk_data_k3_c66_corepac_main_0_k3_c66_cgem_288kb_0_gem_clk2_out_clk = {
	.dev		= J721E_DEV_C66SS0_CORE0,
	.clk_idx	= J721E_DEV_C66SS0_CORE0_GEM_CLK2_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_k3_c66_corepac_main_0_k3_c66_cgem_288kb_0_gem_pbist_rom_clk = {
	.dev		= J721E_DEV_C66SS0_CORE0,
	.clk_idx	= J721E_DEV_C66SS0_CORE0_GEM_PBIST_ROM_CLK,
};
static const struct clk_data_from_dev clk_data_k3_c66_corepac_main_1_k3_c66_cgem_288kb_0_gem_clk2_out_clk = {
	.dev		= J721E_DEV_C66SS1_CORE0,
	.clk_idx	= J721E_DEV_C66SS1_CORE0_GEM_CLK2_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_k3_c66_corepac_main_1_k3_c66_cgem_288kb_0_gem_pbist_rom_clk = {
	.dev		= J721E_DEV_C66SS1_CORE0,
	.clk_idx	= J721E_DEV_C66SS1_CORE0_GEM_PBIST_ROM_CLK,
};
static const struct clk_data_from_dev clk_data_k3_dss_edp_main_0_phy_ln0_txclk = {
	.dev		= J721E_DEV_DSS_EDP0,
	.clk_idx	= J721E_DEV_DSS_EDP0_PHY_LN0_TXCLK,
};
static const struct clk_data_from_dev clk_data_k3_dss_edp_main_0_phy_ln1_txclk = {
	.dev		= J721E_DEV_DSS_EDP0,
	.clk_idx	= J721E_DEV_DSS_EDP0_PHY_LN1_TXCLK,
};
static const struct clk_data_from_dev clk_data_k3_dss_edp_main_0_phy_ln2_txclk = {
	.dev		= J721E_DEV_DSS_EDP0,
	.clk_idx	= J721E_DEV_DSS_EDP0_PHY_LN2_TXCLK,
};
static const struct clk_data_from_dev clk_data_k3_dss_edp_main_0_phy_ln3_txclk = {
	.dev		= J721E_DEV_DSS_EDP0,
	.clk_idx	= J721E_DEV_DSS_EDP0_PHY_LN3_TXCLK,
};
static const struct clk_data_from_dev clk_data_k3_dss_main_0_dss_inst0_dpi_0_out_2x_clk = {
	.dev		= J721E_DEV_DSS0,
	.clk_idx	= J721E_DEV_DSS0_DSS_INST0_DPI_0_OUT_2X_CLK,
};
static const struct clk_data_from_dev clk_data_k3_dss_main_0_dss_inst0_dpi_0_out_clk = {
	.dev		= J721E_DEV_DSS0,
	.clk_idx	= J721E_DEV_DSS0_DSS_INST0_DPI_0_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_k3_dss_main_0_dss_inst0_dpi_1_out_clk = {
	.dev		= J721E_DEV_DSS0,
	.clk_idx	= J721E_DEV_DSS0_DSS_INST0_DPI_1_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_k3_dss_main_0_dss_inst0_dpi_2_out_clk = {
	.dev		= J721E_DEV_DSS0,
	.clk_idx	= J721E_DEV_DSS0_DSS_INST0_DPI_2_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_k3_dss_main_0_dss_inst0_dpi_3_out_clk = {
	.dev		= J721E_DEV_DSS0,
	.clk_idx	= J721E_DEV_DSS0_DSS_INST0_DPI_3_OUT_CLK,
};
static const struct clk_parent clk_k3_pll_ctrl_wrap_main_0_parents[] = {
	{
		CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT0,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_k3_pll_ctrl_wrap_main_0_sysclkout_clk = {
	.data_mux		= {
		.parents	= clk_k3_pll_ctrl_wrap_main_0_parents,
		.n		= ARRAY_SIZE(clk_k3_pll_ctrl_wrap_main_0_parents),
	},
	.reg			= 0x00410000,
};
static const struct clk_data_div_reg clk_data_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk = {
	.data_div	= {
		.n	= 32,
	},
	.reg		= 0x00410000 + 0x118,
	.bit		= 0,
};
static const struct clk_data_div_reg clk_data_k3_pll_ctrl_wrap_main_0_chip_div24_clk_clk = {
	.data_div	= {
		.n	= 32,
	},
	.reg		= 0x00410000 + 0x11c,
	.bit		= 0,
};
static const struct clk_parent clk_k3_pll_ctrl_wrap_wkup_0_parents[] = {
	{
		CLK_J721E_WKUP_FREF_CLKSEL_OUT0,
		1,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MCU_0_HSDIVOUT0_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_k3_pll_ctrl_wrap_wkup_0_sysclkout_clk = {
	.data_mux		= {
		.parents	= clk_k3_pll_ctrl_wrap_wkup_0_parents,
		.n		= ARRAY_SIZE(clk_k3_pll_ctrl_wrap_wkup_0_parents),
	},
	.reg			= 0x42010000,
};
static const struct clk_data_div_reg clk_data_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk = {
	.data_div	= {
		.n	= 32,
	},
	.reg		= 0x42010000 + 0x118,
	.bit		= 0,
};
static const struct clk_data_div_reg clk_data_k3_pll_ctrl_wrap_wkup_0_chip_div24_clk_clk = {
	.data_div	= {
		.n	= 32,
	},
	.reg		= 0x42010000 + 0x11c,
	.bit		= 0,
};
static const struct clk_parent clk_mcasp_ahclko_mux_out0_parents[] = {
	{
		CLK_J721E_MCASP_MAIN_0_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_1_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_2_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_3_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_5_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_6_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_7_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_8_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_9_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_10_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_11_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_0_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_1_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_2_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_3_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_5_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_6_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_7_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_8_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_9_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_10_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_11_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		CLK_J721E_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclko_mux_out0 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclko_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclko_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33504,
	.bit			= 0,
};
static const struct clk_parent clk_mcasp_ahclko_mux_out1_parents[] = {
	{
		CLK_J721E_MCASP_MAIN_0_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_1_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_2_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_3_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_5_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_6_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_7_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_8_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_9_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_10_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_11_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_0_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_1_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_2_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_3_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_5_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_6_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_7_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_8_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_9_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_10_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_11_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		CLK_J721E_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclko_mux_out1 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclko_mux_out1_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclko_mux_out1_parents),
	},
	.reg			= 0x00100000 + 33508,
	.bit			= 0,
};
static const struct clk_parent clk_mcasp_ahclko_mux_out2_parents[] = {
	{
		CLK_J721E_MCASP_MAIN_0_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_1_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_2_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_3_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_5_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_6_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_7_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_8_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_9_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_10_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_11_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_0_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_1_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_2_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_3_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_5_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_6_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_7_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_8_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_9_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_10_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_11_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		CLK_J721E_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclko_mux_out2 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclko_mux_out2_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclko_mux_out2_parents),
	},
	.reg			= 0x00100000 + 33512,
	.bit			= 0,
};
static const struct clk_parent clk_mcasp_ahclko_mux_out3_parents[] = {
	{
		CLK_J721E_MCASP_MAIN_0_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_1_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_2_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_3_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_5_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_6_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_7_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_8_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_9_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_10_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_11_MCASP_AHCLKR_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_0_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_1_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_2_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_3_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_5_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_6_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_7_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_8_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_9_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_10_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_MCASP_MAIN_11_MCASP_AHCLKX_POUT,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		CLK_J721E_BOARD_0_AUDIO_EXT_REFCLK3_OUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclko_mux_out3 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclko_mux_out3_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclko_mux_out3_parents),
	},
	.reg			= 0x00100000 + 33516,
	.bit			= 0,
};
static const struct clk_parent clk_mcasp_ahclkr_mux_out0_parents[] = {
	{
		CLK_J721E_BOARD_0_HFOSC1_CLK_OUT,
		1,
	},
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
	{
		CLK_J721E_MCASP_AHCLKO_MUX_OUT0,
		1,
	},
	{
		CLK_J721E_MCASP_AHCLKO_MUX_OUT1,
		1,
	},
	{
		CLK_J721E_MCASP_AHCLKO_MUX_OUT2,
		1,
	},
	{
		CLK_J721E_MCASP_AHCLKO_MUX_OUT3,
		1,
	},
	{
		CLK_J721E_BOARD_0_MLB0_MLBCLK_OUT,
		1,
	},
	{
		CLK_J721E_BOARD_0_MLB0_MLBCP_OUT,
		2,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		1,
	},
	{
		CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkr_mux_out0 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33344,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkr_mux_out1 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33348,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkr_mux_out10 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33384,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkr_mux_out11 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33388,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkr_mux_out2 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33352,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkr_mux_out3 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33356,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkr_mux_out4 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33360,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkr_mux_out5 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33364,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkr_mux_out6 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33368,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkr_mux_out7 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33372,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkr_mux_out8 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33376,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkr_mux_out9 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33380,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkx_mux_out0 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33344,
	.bit			= 8,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkx_mux_out1 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33348,
	.bit			= 8,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkx_mux_out10 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33384,
	.bit			= 8,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkx_mux_out11 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33388,
	.bit			= 8,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkx_mux_out2 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33352,
	.bit			= 8,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkx_mux_out3 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33356,
	.bit			= 8,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkx_mux_out4 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33360,
	.bit			= 8,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkx_mux_out5 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33364,
	.bit			= 8,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkx_mux_out6 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33368,
	.bit			= 8,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkx_mux_out7 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33372,
	.bit			= 8,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkx_mux_out8 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33376,
	.bit			= 8,
};
static const struct clk_data_mux_reg clk_data_mcasp_ahclkx_mux_out9 = {
	.data_mux		= {
		.parents	= clk_mcasp_ahclkr_mux_out0_parents,
		.n		= ARRAY_SIZE(clk_mcasp_ahclkr_mux_out0_parents),
	},
	.reg			= 0x00100000 + 33380,
	.bit			= 8,
};
static const struct clk_data_from_dev clk_data_mcasp_main_0_mcasp_aclkr_pout = {
	.dev		= J721E_DEV_MCASP0,
	.clk_idx	= J721E_DEV_MCASP0_MCASP_ACLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_0_mcasp_aclkx_pout = {
	.dev		= J721E_DEV_MCASP0,
	.clk_idx	= J721E_DEV_MCASP0_MCASP_ACLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_0_mcasp_ahclkr_pout = {
	.dev		= J721E_DEV_MCASP0,
	.clk_idx	= J721E_DEV_MCASP0_MCASP_AHCLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_0_mcasp_ahclkx_pout = {
	.dev		= J721E_DEV_MCASP0,
	.clk_idx	= J721E_DEV_MCASP0_MCASP_AHCLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_1_mcasp_aclkr_pout = {
	.dev		= J721E_DEV_MCASP1,
	.clk_idx	= J721E_DEV_MCASP1_MCASP_ACLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_1_mcasp_aclkx_pout = {
	.dev		= J721E_DEV_MCASP1,
	.clk_idx	= J721E_DEV_MCASP1_MCASP_ACLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_1_mcasp_ahclkr_pout = {
	.dev		= J721E_DEV_MCASP1,
	.clk_idx	= J721E_DEV_MCASP1_MCASP_AHCLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_1_mcasp_ahclkx_pout = {
	.dev		= J721E_DEV_MCASP1,
	.clk_idx	= J721E_DEV_MCASP1_MCASP_AHCLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_10_mcasp_aclkr_pout = {
	.dev		= J721E_DEV_MCASP10,
	.clk_idx	= J721E_DEV_MCASP10_MCASP_ACLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_10_mcasp_aclkx_pout = {
	.dev		= J721E_DEV_MCASP10,
	.clk_idx	= J721E_DEV_MCASP10_MCASP_ACLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_10_mcasp_ahclkr_pout = {
	.dev		= J721E_DEV_MCASP10,
	.clk_idx	= J721E_DEV_MCASP10_MCASP_AHCLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_10_mcasp_ahclkx_pout = {
	.dev		= J721E_DEV_MCASP10,
	.clk_idx	= J721E_DEV_MCASP10_MCASP_AHCLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_11_mcasp_aclkr_pout = {
	.dev		= J721E_DEV_MCASP11,
	.clk_idx	= J721E_DEV_MCASP11_MCASP_ACLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_11_mcasp_aclkx_pout = {
	.dev		= J721E_DEV_MCASP11,
	.clk_idx	= J721E_DEV_MCASP11_MCASP_ACLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_11_mcasp_ahclkr_pout = {
	.dev		= J721E_DEV_MCASP11,
	.clk_idx	= J721E_DEV_MCASP11_MCASP_AHCLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_11_mcasp_ahclkx_pout = {
	.dev		= J721E_DEV_MCASP11,
	.clk_idx	= J721E_DEV_MCASP11_MCASP_AHCLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_2_mcasp_aclkr_pout = {
	.dev		= J721E_DEV_MCASP2,
	.clk_idx	= J721E_DEV_MCASP2_MCASP_ACLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_2_mcasp_aclkx_pout = {
	.dev		= J721E_DEV_MCASP2,
	.clk_idx	= J721E_DEV_MCASP2_MCASP_ACLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_2_mcasp_ahclkr_pout = {
	.dev		= J721E_DEV_MCASP2,
	.clk_idx	= J721E_DEV_MCASP2_MCASP_AHCLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_2_mcasp_ahclkx_pout = {
	.dev		= J721E_DEV_MCASP2,
	.clk_idx	= J721E_DEV_MCASP2_MCASP_AHCLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_3_mcasp_aclkr_pout = {
	.dev		= J721E_DEV_MCASP3,
	.clk_idx	= J721E_DEV_MCASP3_MCASP_ACLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_3_mcasp_aclkx_pout = {
	.dev		= J721E_DEV_MCASP3,
	.clk_idx	= J721E_DEV_MCASP3_MCASP_ACLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_3_mcasp_ahclkr_pout = {
	.dev		= J721E_DEV_MCASP3,
	.clk_idx	= J721E_DEV_MCASP3_MCASP_AHCLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_3_mcasp_ahclkx_pout = {
	.dev		= J721E_DEV_MCASP3,
	.clk_idx	= J721E_DEV_MCASP3_MCASP_AHCLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_4_mcasp_aclkr_pout = {
	.dev		= J721E_DEV_MCASP4,
	.clk_idx	= J721E_DEV_MCASP4_MCASP_ACLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_4_mcasp_aclkx_pout = {
	.dev		= J721E_DEV_MCASP4,
	.clk_idx	= J721E_DEV_MCASP4_MCASP_ACLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_4_mcasp_ahclkr_pout = {
	.dev		= J721E_DEV_MCASP4,
	.clk_idx	= J721E_DEV_MCASP4_MCASP_AHCLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_4_mcasp_ahclkx_pout = {
	.dev		= J721E_DEV_MCASP4,
	.clk_idx	= J721E_DEV_MCASP4_MCASP_AHCLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_5_mcasp_aclkr_pout = {
	.dev		= J721E_DEV_MCASP5,
	.clk_idx	= J721E_DEV_MCASP5_MCASP_ACLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_5_mcasp_aclkx_pout = {
	.dev		= J721E_DEV_MCASP5,
	.clk_idx	= J721E_DEV_MCASP5_MCASP_ACLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_5_mcasp_ahclkr_pout = {
	.dev		= J721E_DEV_MCASP5,
	.clk_idx	= J721E_DEV_MCASP5_MCASP_AHCLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_5_mcasp_ahclkx_pout = {
	.dev		= J721E_DEV_MCASP5,
	.clk_idx	= J721E_DEV_MCASP5_MCASP_AHCLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_6_mcasp_aclkr_pout = {
	.dev		= J721E_DEV_MCASP6,
	.clk_idx	= J721E_DEV_MCASP6_MCASP_ACLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_6_mcasp_aclkx_pout = {
	.dev		= J721E_DEV_MCASP6,
	.clk_idx	= J721E_DEV_MCASP6_MCASP_ACLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_6_mcasp_ahclkr_pout = {
	.dev		= J721E_DEV_MCASP6,
	.clk_idx	= J721E_DEV_MCASP6_MCASP_AHCLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_6_mcasp_ahclkx_pout = {
	.dev		= J721E_DEV_MCASP6,
	.clk_idx	= J721E_DEV_MCASP6_MCASP_AHCLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_7_mcasp_aclkr_pout = {
	.dev		= J721E_DEV_MCASP7,
	.clk_idx	= J721E_DEV_MCASP7_MCASP_ACLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_7_mcasp_aclkx_pout = {
	.dev		= J721E_DEV_MCASP7,
	.clk_idx	= J721E_DEV_MCASP7_MCASP_ACLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_7_mcasp_ahclkr_pout = {
	.dev		= J721E_DEV_MCASP7,
	.clk_idx	= J721E_DEV_MCASP7_MCASP_AHCLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_7_mcasp_ahclkx_pout = {
	.dev		= J721E_DEV_MCASP7,
	.clk_idx	= J721E_DEV_MCASP7_MCASP_AHCLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_8_mcasp_aclkr_pout = {
	.dev		= J721E_DEV_MCASP8,
	.clk_idx	= J721E_DEV_MCASP8_MCASP_ACLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_8_mcasp_aclkx_pout = {
	.dev		= J721E_DEV_MCASP8,
	.clk_idx	= J721E_DEV_MCASP8_MCASP_ACLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_8_mcasp_ahclkr_pout = {
	.dev		= J721E_DEV_MCASP8,
	.clk_idx	= J721E_DEV_MCASP8_MCASP_AHCLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_8_mcasp_ahclkx_pout = {
	.dev		= J721E_DEV_MCASP8,
	.clk_idx	= J721E_DEV_MCASP8_MCASP_AHCLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_9_mcasp_aclkr_pout = {
	.dev		= J721E_DEV_MCASP9,
	.clk_idx	= J721E_DEV_MCASP9_MCASP_ACLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_9_mcasp_aclkx_pout = {
	.dev		= J721E_DEV_MCASP9,
	.clk_idx	= J721E_DEV_MCASP9_MCASP_ACLKX_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_9_mcasp_ahclkr_pout = {
	.dev		= J721E_DEV_MCASP9,
	.clk_idx	= J721E_DEV_MCASP9_MCASP_AHCLKR_POUT,
};
static const struct clk_data_from_dev clk_data_mcasp_main_9_mcasp_ahclkx_pout = {
	.dev		= J721E_DEV_MCASP9,
	.clk_idx	= J721E_DEV_MCASP9_MCASP_AHCLKX_POUT,
};
static const struct clk_parent clk_mcu_OSPI0_iclk_sel_parents[] = {
	{
		CLK_J721E_BOARD_0_MCU_OSPI0_DQS_OUT,
		1,
	},
	{
		CLK_J721E_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_mcu_OSPI0_iclk_sel_out0 = {
	.data_mux		= {
		.parents	= clk_mcu_OSPI0_iclk_sel_parents,
		.n		= ARRAY_SIZE(clk_mcu_OSPI0_iclk_sel_parents),
	},
	.reg			= 0x40F00000 + 32816,
	.bit			= 4,
};
static const struct clk_parent clk_mcu_OSPI1_iclk_sel_parents[] = {
	{
		CLK_J721E_BOARD_0_MCU_OSPI1_DQS_OUT,
		1,
	},
	{
		CLK_J721E_FSS_MCU_0_OSPI_1_OSPI_OCLK_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_mcu_OSPI1_iclk_sel_out0 = {
	.data_mux		= {
		.parents	= clk_mcu_OSPI1_iclk_sel_parents,
		.n		= ARRAY_SIZE(clk_mcu_OSPI1_iclk_sel_parents),
	},
	.reg			= 0x40F00000 + 32820,
	.bit			= 4,
};
static const struct clk_parent clk_mcu_OSPI_ref_clk_sel_out0_parents[] = {
	{
		CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_mcu_OSPI_ref_clk_sel_out0 = {
	.data_mux		= {
		.parents	= clk_mcu_OSPI_ref_clk_sel_out0_parents,
		.n		= ARRAY_SIZE(clk_mcu_OSPI_ref_clk_sel_out0_parents),
	},
	.reg			= 0x40F00000 + 32816,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcu_OSPI_ref_clk_sel_out1 = {
	.data_mux		= {
		.parents	= clk_mcu_OSPI_ref_clk_sel_out0_parents,
		.n		= ARRAY_SIZE(clk_mcu_OSPI_ref_clk_sel_out0_parents),
	},
	.reg			= 0x40F00000 + 32820,
	.bit			= 0,
};
static const struct clk_parent clk_mcu_WWD_clksel_out0_parents[] = {
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
	{
		CLK_J721E_GLUELOGIC_LPXOSC_CLKOUT,
		1,
	},
	{
		CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1,
	},
	{
		CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		1,
	},
	{
		0,
		0,
	},
	{
		0,
		0,
	},
	{
		0,
		0,
	},
	{
		0,
		0,
	},
};
static const struct clk_data_mux_reg clk_data_mcu_WWD_clksel_out0 = {
	.data_mux		= {
		.parents	= clk_mcu_WWD_clksel_out0_parents,
		.n		= ARRAY_SIZE(clk_mcu_WWD_clksel_out0_parents),
	},
	.reg			= 0x40F00000 + 33152,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcu_WWD_clksel_out1 = {
	.data_mux		= {
		.parents	= clk_mcu_WWD_clksel_out0_parents,
		.n		= ARRAY_SIZE(clk_mcu_WWD_clksel_out0_parents),
	},
	.reg			= 0x40F00000 + 33156,
	.bit			= 0,
};
static const struct clk_parent clk_mcu_mcan_clk_sel_out0_parents[] = {
	{
		CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK,
		1,
	},
	{
		CLK_J721E_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK,
		1,
	},
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_mcu_mcan_clk_sel_out0 = {
	.data_mux		= {
		.parents	= clk_mcu_mcan_clk_sel_out0_parents,
		.n		= ARRAY_SIZE(clk_mcu_mcan_clk_sel_out0_parents),
	},
	.reg			= 0x40F00000 + 32800,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_mcu_mcan_clk_sel_out1 = {
	.data_mux		= {
		.parents	= clk_mcu_mcan_clk_sel_out0_parents,
		.n		= ARRAY_SIZE(clk_mcu_mcan_clk_sel_out0_parents),
	},
	.reg			= 0x40F00000 + 32804,
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_mcu_obsclk_div_out0 = {
	.data_div	= {
		.n	= 16,
	},
	.reg		= 0x43000000 + 32768,
	.bit		= 8,
};
static const struct clk_parent clk_mcu_obsclk_outmux_parents[] = {
	{
		CLK_J721E_MCU_OBSCLK_DIV_OUT0,
		1,
	},
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_mcu_obsclk_outmux_out0 = {
	.data_mux		= {
		.parents	= clk_mcu_obsclk_outmux_parents,
		.n		= ARRAY_SIZE(clk_mcu_obsclk_outmux_parents),
	},
	.reg			= 0x43000000 + 32768,
	.bit			= 24,
};
static const struct clk_parent clk_mcuusart_clk_sel_parents[] = {
	{
		CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK,
		1,
	},
	{
		CLK_J721E_POSTDIV3_16FFT_MAIN_1_HSDIVOUT5_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_mcuusart_clk_sel_out0 = {
	.data_mux		= {
		.parents	= clk_mcuusart_clk_sel_parents,
		.n		= ARRAY_SIZE(clk_mcuusart_clk_sel_parents),
	},
	.reg			= 0x40F00000 + 33216,
	.bit			= 0,
};
static const struct clk_data_from_dev clk_data_mshsi2c_main_0_porscl = {
	.dev		= J721E_DEV_I2C0,
	.clk_idx	= J721E_DEV_I2C0_PORSCL,
};
static const struct clk_data_from_dev clk_data_mshsi2c_main_1_porscl = {
	.dev		= J721E_DEV_I2C1,
	.clk_idx	= J721E_DEV_I2C1_PORSCL,
};
static const struct clk_data_from_dev clk_data_mshsi2c_main_2_porscl = {
	.dev		= J721E_DEV_I2C2,
	.clk_idx	= J721E_DEV_I2C2_PORSCL,
};
static const struct clk_data_from_dev clk_data_mshsi2c_main_3_porscl = {
	.dev		= J721E_DEV_I2C3,
	.clk_idx	= J721E_DEV_I2C3_PORSCL,
};
static const struct clk_data_from_dev clk_data_mshsi2c_main_4_porscl = {
	.dev		= J721E_DEV_I2C4,
	.clk_idx	= J721E_DEV_I2C4_PORSCL,
};
static const struct clk_data_from_dev clk_data_mshsi2c_main_5_porscl = {
	.dev		= J721E_DEV_I2C5,
	.clk_idx	= J721E_DEV_I2C5_PORSCL,
};
static const struct clk_data_from_dev clk_data_mshsi2c_main_6_porscl = {
	.dev		= J721E_DEV_I2C6,
	.clk_idx	= J721E_DEV_I2C6_PORSCL,
};
static const struct clk_data_from_dev clk_data_mshsi2c_mcu_0_porscl = {
	.dev		= J721E_DEV_MCU_I2C0,
	.clk_idx	= J721E_DEV_MCU_I2C0_PORSCL,
};
static const struct clk_data_from_dev clk_data_mshsi2c_mcu_1_porscl = {
	.dev		= J721E_DEV_MCU_I2C1,
	.clk_idx	= J721E_DEV_MCU_I2C1_PORSCL,
};
static const struct clk_data_from_dev clk_data_mshsi2c_wkup_0_porscl = {
	.dev		= J721E_DEV_WKUP_I2C0,
	.clk_idx	= J721E_DEV_WKUP_I2C0_PORSCL,
};
static const struct clk_data_from_dev clk_data_navss512l_main_0_cpts0_genf2 = {
	.dev		= J721E_DEV_NAVSS0,
	.clk_idx	= J721E_DEV_NAVSS0_CPTS0_GENF2,
};
static const struct clk_data_from_dev clk_data_navss512l_main_0_cpts0_genf3 = {
	.dev		= J721E_DEV_NAVSS0,
	.clk_idx	= J721E_DEV_NAVSS0_CPTS0_GENF3,
};
static const struct clk_data_from_dev clk_data_navss512l_main_0_cpts_0_ts_genf0 = {
	.dev		= J721E_DEV_NAVSS0_CPTS_0,
	.clk_idx	= J721E_DEV_NAVSS0_CPTS_0_TS_GENF0,
};
static const struct clk_data_from_dev clk_data_navss512l_main_0_cpts_0_ts_genf1 = {
	.dev		= J721E_DEV_NAVSS0_CPTS_0,
	.clk_idx	= J721E_DEV_NAVSS0_CPTS_0_TS_GENF1,
};
static const struct clk_parent clk_obsclk0_mux_parents[] = {
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_5_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		0,
		1,
	},
	{
		CLK_J721E_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_OBSCLK1_MUX_OUT0,
		1,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_18_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK,
		1,
	},
	{
		0,
		0,
	},
	{
		0,
		0,
	},
	{
		0,
		0,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_23_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV0_16FFT_MAIN_24_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_NAVSS512L_MAIN_0_CPTS0_GENF3,
		1,
	},
	{
		CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1,
	},
	{
		CLK_J721E_GLUELOGIC_LPXOSC_CLKOUT,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_BOARD_0_HFOSC1_CLK_OUT,
		1,
	},
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_obsclk0_mux_out0 = {
	.data_mux		= {
		.parents	= clk_obsclk0_mux_parents,
		.n		= ARRAY_SIZE(clk_obsclk0_mux_parents),
	},
	.reg			= 0x00100000 + 32768,
	.bit			= 0,
};
static const struct clk_parent clk_obsclk1_mux_parents[] = {
	{
		CLK_J721E_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK,
		4,
	},
	{
		CLK_J721E_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		8,
	},
	{
		CLK_J721E_HSDIV3_16FFT_MAIN_13_HSDIVOUT0_CLK,
		4,
	},
	{
		0,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_obsclk1_mux_out0 = {
	.data_mux		= {
		.parents	= clk_obsclk1_mux_parents,
		.n		= ARRAY_SIZE(clk_obsclk1_mux_parents),
	},
	.reg			= 0x00100000 + 32772,
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_osbclk0_div_out0 = {
	.data_div	= {
		.n	= 256,
	},
	.reg		= 0x00100000 + 32768,
	.bit		= 8,
};
static const struct clk_data_from_dev clk_data_pcie_g4x2_main_0_common_0_pcie_lane0_txclk = {
	.dev		= J721E_DEV_PCIE0,
	.clk_idx	= J721E_DEV_PCIE0_PCIE_LANE0_TXCLK,
};
static const struct clk_data_from_dev clk_data_pcie_g4x2_main_0_common_0_pcie_lane1_txclk = {
	.dev		= J721E_DEV_PCIE0,
	.clk_idx	= J721E_DEV_PCIE0_PCIE_LANE1_TXCLK,
};
static const struct clk_data_from_dev clk_data_pcie_g4x2_main_1_common_0_pcie_lane0_txclk = {
	.dev		= J721E_DEV_PCIE1,
	.clk_idx	= J721E_DEV_PCIE1_PCIE_LANE0_TXCLK,
};
static const struct clk_data_from_dev clk_data_pcie_g4x2_main_1_common_0_pcie_lane1_txclk = {
	.dev		= J721E_DEV_PCIE1,
	.clk_idx	= J721E_DEV_PCIE1_PCIE_LANE1_TXCLK,
};
static const struct clk_data_from_dev clk_data_pcie_g4x2_main_2_common_0_pcie_lane0_txclk = {
	.dev		= J721E_DEV_PCIE2,
	.clk_idx	= J721E_DEV_PCIE2_PCIE_LANE0_TXCLK,
};
static const struct clk_data_from_dev clk_data_pcie_g4x2_main_2_common_0_pcie_lane1_txclk = {
	.dev		= J721E_DEV_PCIE2,
	.clk_idx	= J721E_DEV_PCIE2_PCIE_LANE1_TXCLK,
};
static const struct clk_data_from_dev clk_data_pcie_g4x2_main_3_common_0_pcie_lane0_txclk = {
	.dev		= J721E_DEV_PCIE3,
	.clk_idx	= J721E_DEV_PCIE3_PCIE_LANE0_TXCLK,
};
static const struct clk_data_from_dev clk_data_pcie_g4x2_main_3_common_0_pcie_lane1_txclk = {
	.dev		= J721E_DEV_PCIE3,
	.clk_idx	= J721E_DEV_PCIE3_PCIE_LANE1_TXCLK,
};
static const struct clk_data_pll_deskew clk_data_plldeskew_16fft_main_24 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLDESKEW_16FFT_MAIN_24,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLDESKEW_16FFT_MAIN_24,
		.devgrp			= DEVGRP_01,
	},
	.idx				= 24,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_0 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_0_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_0_DEFAULT,
	},
	.idx				= 0,
	.base				= 0x00680000,
};
static const struct clk_data_div clk_data_pllfrac2_ssmod_16fft_main_0_postdiv = {
	.n	= 49,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_1 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_1_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_1_DEFAULT,
	},
	.idx				= 1,
	.base				= 0x00680000,
};
static const struct clk_data_div clk_data_pllfrac2_ssmod_16fft_main_1_postdiv = {
	.n	= 49,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_13 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_13_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_13_DEFAULT,
	},
	.idx				= 13,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_14 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_14_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_14_DEFAULT,
	},
	.idx				= 14,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_15 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_15_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_15_DEFAULT,
	},
	.idx				= 15,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_16 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_16_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_16_DEFAULT,
	},
	.idx				= 16,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_17 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_16_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_16_DEFAULT,
	},
	.idx				= 17,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_18 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_16_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_16_DEFAULT,
	},
	.idx				= 18,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_19 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_16_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_16_DEFAULT,
	},
	.idx				= 19,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_2 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_2_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_2_DEFAULT,
	},
	.idx				= 2,
	.base				= 0x00680000,
};
static const struct clk_data_div clk_data_pllfrac2_ssmod_16fft_main_2_postdiv = {
	.n	= 49,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_23 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_16_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_16_DEFAULT,
	},
	.idx				= 23,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_25 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_25_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_25_DEFAULT,
	},
	.idx				= 25,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_3 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_3_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_14_DEFAULT,
	},
	.idx				= 3,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_4 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_15_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_4_DEFAULT,
	},
	.idx				= 4,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_5 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_5_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_5_DEFAULT,
	},
	.idx				= 5,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_6 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_6_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_6_DEFAULT,
	},
	.idx				= 6,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_7 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_14_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_14_DEFAULT,
	},
	.idx				= 7,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_main_8 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfrac2_ssmod_16fft_main_14_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_14_DEFAULT,
	},
	.idx				= 8,
	.base				= 0x00680000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_mcu_0 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_00,
		.pll_entries		= pllfrac2_ssmod_16fft_mcu_0_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_14_DEFAULT,
	},
	.idx				= 0,
	.base				= 0x40D00000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_mcu_1 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_00,
		.pll_entries		= pllfrac2_ssmod_16fft_mcu_1_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MCU_1_DEFAULT,
	},
	.idx				= 1,
	.base				= 0x40D00000,
};
static const struct clk_data_pll_16fft clk_data_pllfrac2_ssmod_16fft_mcu_2 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_00,
		.pll_entries		= pllfrac2_ssmod_16fft_main_14_entries,
		.default_freq_idx	= FREQ_PLLFRAC2_SSMOD_16FFT_MAIN_14_DEFAULT,
	},
	.idx				= 2,
	.base				= 0x40D00000,
};
static const struct clk_data_pll_16fft clk_data_pllfracf_ssmod_16fft_main_12 = {
	.data_pll			= {
		.vco_range_idx		= J721E_FREQ_RANGE_VCO_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.vco_in_range_idx	= J721E_FREQ_RANGE_VCO_IN_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.fractional_support	= STRUE,
		.devgrp			= DEVGRP_01,
		.pll_entries		= pllfracf_ssmod_16fft_main_12_entries,
		.default_freq_idx	= FREQ_PLLFRACF_SSMOD_16FFT_MAIN_12_DEFAULT,
	},
	.idx				= 12,
	.base				= 0x00680000,
};
static const struct clk_data_div_reg clk_data_postdiv2_16fft_main_2_hsdiv5 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 4,
	},
	.reg			= 0x00680000UL + (0x1000UL * 2UL) + 0x80UL + (0x4UL * 5UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_postdiv2_16fft_main_2_hsdiv6 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 8,
	},
	.reg			= 0x00680000UL + (0x1000UL * 2UL) + 0x80UL + (0x4UL * 6UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_postdiv3_16fft_main_0_hsdiv5 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 20,
	},
	.reg			= 0x00680000UL + (0x1000UL * 0UL) + 0x80UL + (0x4UL * 5UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_postdiv3_16fft_main_0_hsdiv6 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 4,
	},
	.reg			= 0x00680000UL + (0x1000UL * 0UL) + 0x80UL + (0x4UL * 6UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_postdiv3_16fft_main_0_hsdiv7 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 5,
	},
	.reg			= 0x00680000UL + (0x1000UL * 0UL) + 0x80UL + (0x4UL * 7UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_postdiv3_16fft_main_0_hsdiv8 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 3,
	},
	.reg			= 0x00680000UL + (0x1000UL * 0UL) + 0x80UL + (0x4UL * 8UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_postdiv3_16fft_main_1_hsdiv5 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 5,
	},
	.reg			= 0x00680000UL + (0x1000UL * 1UL) + 0x80UL + (0x4UL * 5UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_postdiv3_16fft_main_1_hsdiv6 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 50,
	},
	.reg			= 0x00680000UL + (0x1000UL * 1UL) + 0x80UL + (0x4UL * 6UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_postdiv3_16fft_main_1_hsdiv7 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 40,
	},
	.reg			= 0x00680000UL + (0x1000UL * 1UL) + 0x80UL + (0x4UL * 7UL),
	.bit			= 0,
};
static const struct clk_data_div_reg clk_data_postdiv3_16fft_main_1_hsdiv8 = {
	.data_div		= {
		.n		= 128,
		.default_div	= 48,
	},
	.reg			= 0x00680000UL + (0x1000UL * 1UL) + 0x80UL + (0x4UL * 8UL),
	.bit			= 0,
};
static const struct clk_data_from_dev clk_data_spi_main_0_io_clkspio_clk = {
	.dev		= J721E_DEV_MCSPI0,
	.clk_idx	= J721E_DEV_MCSPI0_IO_CLKSPIO_CLK,
};
static const struct clk_data_from_dev clk_data_spi_main_1_io_clkspio_clk = {
	.dev		= J721E_DEV_MCSPI1,
	.clk_idx	= J721E_DEV_MCSPI1_IO_CLKSPIO_CLK,
};
static const struct clk_data_from_dev clk_data_spi_main_2_io_clkspio_clk = {
	.dev		= J721E_DEV_MCSPI2,
	.clk_idx	= J721E_DEV_MCSPI2_IO_CLKSPIO_CLK,
};
static const struct clk_data_from_dev clk_data_spi_main_3_io_clkspio_clk = {
	.dev		= J721E_DEV_MCSPI3,
	.clk_idx	= J721E_DEV_MCSPI3_IO_CLKSPIO_CLK,
};
static const struct clk_data_from_dev clk_data_spi_main_4_io_clkspio_clk = {
	.dev		= J721E_DEV_MCSPI4,
	.clk_idx	= J721E_DEV_MCSPI4_IO_CLKSPIO_CLK,
};
static const struct clk_data_from_dev clk_data_spi_main_5_io_clkspio_clk = {
	.dev		= J721E_DEV_MCSPI5,
	.clk_idx	= J721E_DEV_MCSPI5_IO_CLKSPIO_CLK,
};
static const struct clk_data_from_dev clk_data_spi_main_6_io_clkspio_clk = {
	.dev		= J721E_DEV_MCSPI6,
	.clk_idx	= J721E_DEV_MCSPI6_IO_CLKSPIO_CLK,
};
static const struct clk_data_from_dev clk_data_spi_main_7_io_clkspio_clk = {
	.dev		= J721E_DEV_MCSPI7,
	.clk_idx	= J721E_DEV_MCSPI7_IO_CLKSPIO_CLK,
};
static const struct clk_data_from_dev clk_data_spi_mcu_0_io_clkspio_clk = {
	.dev		= J721E_DEV_MCU_MCSPI0,
	.clk_idx	= J721E_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK,
};
static const struct clk_data_from_dev clk_data_spi_mcu_1_io_clkspio_clk = {
	.dev		= J721E_DEV_MCU_MCSPI1,
	.clk_idx	= J721E_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK,
};
static const struct clk_data_from_dev clk_data_spi_mcu_2_io_clkspio_clk = {
	.dev		= J721E_DEV_MCU_MCSPI2,
	.clk_idx	= J721E_DEV_MCU_MCSPI2_IO_CLKSPIO_CLK,
};
static const struct clk_data_from_dev clk_data_ufshci2p1ss_16ffc_main_0_ufshci_mphy_REFCLK = {
	.dev		= J721E_DEV_UFS0,
	.clk_idx	= J721E_DEV_UFS0_UFSHCI_MPHY_REFCLK,
};
static const struct clk_data_from_dev clk_data_usb3p0ss_16ffc_main_0_pipe_txclk = {
	.dev		= J721E_DEV_USB0,
	.clk_idx	= J721E_DEV_USB0_PIPE_TXCLK,
};
static const struct clk_data_from_dev clk_data_usb3p0ss_16ffc_main_1_pipe_txclk = {
	.dev		= J721E_DEV_USB1,
	.clk_idx	= J721E_DEV_USB1_PIPE_TXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip1_ln0_refclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP1_LN0_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip1_ln0_rxclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP1_LN0_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip1_ln0_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP1_LN0_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip1_ln0_txfclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP1_LN0_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip1_ln0_txmclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP1_LN0_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip1_ln1_refclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP1_LN1_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip1_ln1_rxclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP1_LN1_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip1_ln1_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP1_LN1_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip1_ln1_txfclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP1_LN1_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip1_ln1_txmclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP1_LN1_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip2_ln0_refclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP2_LN0_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip2_ln0_rxclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP2_LN0_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip2_ln0_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP2_LN0_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip2_ln0_txfclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP2_LN0_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip2_ln0_txmclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP2_LN0_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip2_ln1_refclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP2_LN1_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip2_ln1_rxclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP2_LN1_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip2_ln1_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP2_LN1_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip2_ln1_txfclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP2_LN1_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip2_ln1_txmclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP2_LN1_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip3_ln1_refclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP3_LN1_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip3_ln1_rxclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP3_LN1_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip3_ln1_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP3_LN1_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip3_ln1_txfclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP3_LN1_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ip3_ln1_txmclk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_IP3_LN1_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ref1_out_clk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_REF1_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ref_der_out_clk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_REF_DER_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_0_ref_out_clk = {
	.dev		= J721E_DEV_SERDES_16G0,
	.clk_idx	= J721E_DEV_SERDES_16G0_REF_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip1_ln0_refclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP1_LN0_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip1_ln0_rxclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP1_LN0_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip1_ln0_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP1_LN0_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip1_ln0_txfclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP1_LN0_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip1_ln0_txmclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP1_LN0_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip1_ln1_refclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP1_LN1_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip1_ln1_rxclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP1_LN1_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip1_ln1_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP1_LN1_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip1_ln1_txfclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP1_LN1_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip1_ln1_txmclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP1_LN1_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip2_ln0_refclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP2_LN0_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip2_ln0_rxclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP2_LN0_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip2_ln0_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP2_LN0_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip2_ln0_txfclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP2_LN0_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip2_ln0_txmclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP2_LN0_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip2_ln1_refclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP2_LN1_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip2_ln1_rxclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP2_LN1_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip2_ln1_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP2_LN1_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip2_ln1_txfclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP2_LN1_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip2_ln1_txmclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP2_LN1_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip3_ln1_refclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP3_LN1_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip3_ln1_rxclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP3_LN1_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip3_ln1_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP3_LN1_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip3_ln1_txfclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP3_LN1_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip3_ln1_txmclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP3_LN1_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip4_ln0_refclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP4_LN0_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip4_ln0_rxclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP4_LN0_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip4_ln0_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP4_LN0_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip4_ln0_txfclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP4_LN0_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip4_ln0_txmclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP4_LN0_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip4_ln1_refclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP4_LN1_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip4_ln1_rxclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP4_LN1_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip4_ln1_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP4_LN1_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip4_ln1_txfclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP4_LN1_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ip4_ln1_txmclk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_IP4_LN1_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ref1_out_clk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_REF1_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ref_der_out_clk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_REF_DER_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_1_ref_out_clk = {
	.dev		= J721E_DEV_SERDES_16G1,
	.clk_idx	= J721E_DEV_SERDES_16G1_REF_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip2_ln0_refclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP2_LN0_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip2_ln0_rxclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP2_LN0_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip2_ln0_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP2_LN0_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip2_ln0_txfclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP2_LN0_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip2_ln0_txmclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP2_LN0_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip2_ln1_refclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP2_LN1_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip2_ln1_rxclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP2_LN1_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip2_ln1_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP2_LN1_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip2_ln1_txfclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP2_LN1_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip2_ln1_txmclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP2_LN1_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip3_ln1_refclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP3_LN1_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip3_ln1_rxclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP3_LN1_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip3_ln1_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP3_LN1_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip3_ln1_txfclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP3_LN1_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip3_ln1_txmclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP3_LN1_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip4_ln0_refclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP4_LN0_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip4_ln0_rxclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP4_LN0_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip4_ln0_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP4_LN0_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip4_ln0_txfclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP4_LN0_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip4_ln0_txmclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP4_LN0_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip4_ln1_refclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP4_LN1_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip4_ln1_rxclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP4_LN1_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip4_ln1_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP4_LN1_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip4_ln1_txfclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP4_LN1_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ip4_ln1_txmclk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_IP4_LN1_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ref1_out_clk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_REF1_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ref_der_out_clk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_REF_DER_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_2_ref_out_clk = {
	.dev		= J721E_DEV_SERDES_16G2,
	.clk_idx	= J721E_DEV_SERDES_16G2_REF_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip2_ln0_refclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP2_LN0_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip2_ln0_rxclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP2_LN0_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip2_ln0_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP2_LN0_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip2_ln0_txfclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP2_LN0_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip2_ln0_txmclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP2_LN0_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip2_ln1_refclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP2_LN1_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip2_ln1_rxclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP2_LN1_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip2_ln1_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP2_LN1_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip2_ln1_txfclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP2_LN1_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip2_ln1_txmclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP2_LN1_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip3_ln1_refclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP3_LN1_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip3_ln1_rxclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP3_LN1_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip3_ln1_rxfclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP3_LN1_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip3_ln1_txfclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP3_LN1_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ip3_ln1_txmclk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_IP3_LN1_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ref1_out_clk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_REF1_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ref_der_out_clk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_REF_DER_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b4m4cs_main_3_ref_out_clk = {
	.dev		= J721E_DEV_SERDES_16G3,
	.clk_idx	= J721E_DEV_SERDES_16G3_REF_OUT_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4cdt_main_0_ck_m = {
	.dev		= J721E_DEV_DPHY_TX0,
	.clk_idx	= J721E_DEV_DPHY_TX0_CK_M,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4cdt_main_0_ck_p = {
	.dev		= J721E_DEV_DPHY_TX0,
	.clk_idx	= J721E_DEV_DPHY_TX0_CK_P,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4cdt_main_0_ip1_ppi_M_RxClkEsc_clk = {
	.dev		= J721E_DEV_DPHY_TX0,
	.clk_idx	= J721E_DEV_DPHY_TX0_IP1_PPI_M_RXCLKESC_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4cdt_main_0_ip1_ppi_TxByteClkHS_cl_clk = {
	.dev		= J721E_DEV_DPHY_TX0,
	.clk_idx	= J721E_DEV_DPHY_TX0_IP1_PPI_TXBYTECLKHS_CL_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4cdt_main_0_ip2_ppi_TxByteClkHS_cl_clk = {
	.dev		= J721E_DEV_DPHY_TX0,
	.clk_idx	= J721E_DEV_DPHY_TX0_IP2_PPI_TXBYTECLKHS_CL_CLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln0_refclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN0_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln0_rxclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN0_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln0_rxfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN0_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln0_txfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN0_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln0_txmclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN0_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln1_refclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN1_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln1_rxclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN1_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln1_rxfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN1_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln1_txfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN1_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln1_txmclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN1_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln2_refclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN2_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln2_rxclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN2_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln2_rxfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN2_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln2_txfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN2_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln2_txmclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN2_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln3_refclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN3_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln3_rxclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN3_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln3_rxfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN3_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln3_txfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN3_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip1_ln3_txmclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP1_LN3_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln0_refclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN0_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln0_rxclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN0_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln0_rxfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN0_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln0_txfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN0_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln0_txmclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN0_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln1_refclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN1_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln1_rxclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN1_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln1_rxfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN1_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln1_txfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN1_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln1_txmclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN1_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln2_refclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN2_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln2_rxclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN2_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln2_rxfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN2_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln2_txfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN2_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln2_txmclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN2_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln3_refclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN3_REFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln3_rxclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN3_RXCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln3_rxfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN3_RXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln3_txfclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN3_TXFCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ip3_ln3_txmclk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_IP3_LN3_TXMCLK,
};
static const struct clk_data_from_dev clk_data_wiz16b8m4ct_main_0_ref_out_clk = {
	.dev		= J721E_DEV_SERDES_10G0,
	.clk_idx	= J721E_DEV_SERDES_10G0_REF_OUT_CLK,
};
static const struct clk_parent clk_wkup_FREF_clksel_parents[] = {
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
	{
		CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_wkup_FREF_clksel_out0 = {
	.data_mux		= {
		.parents	= clk_wkup_FREF_clksel_parents,
		.n		= ARRAY_SIZE(clk_wkup_FREF_clksel_parents),
	},
	.reg			= 0x43000000 + 32848,
	.bit			= 8,
};
static const struct clk_parent clk_wkup_i2c0_mcupll_bypass_clksel_parents[] = {
	{
		CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK,
		1,
	},
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_wkup_i2c0_mcupll_bypass_clksel_out0 = {
	.data_mux		= {
		.parents	= clk_wkup_i2c0_mcupll_bypass_clksel_parents,
		.n		= ARRAY_SIZE(clk_wkup_i2c0_mcupll_bypass_clksel_parents),
	},
	.reg			= 0x43000000 + 32864,
	.bit			= 0,
};
static const struct clk_parent clk_wkup_obsclk_mux_parents[] = {
	{
		CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1,
	},
	{
		0,
		1,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MCU_0_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV1_16FFT_MCU_0_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,
		1,
	},
	{
		CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK,
		1,
	},
	{
		CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK,
		1,
	},
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
	{
		CLK_J721E_GLUELOGIC_LPXOSC_CLKOUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_wkup_obsclk_mux_out0 = {
	.data_mux		= {
		.parents	= clk_wkup_obsclk_mux_parents,
		.n		= ARRAY_SIZE(clk_wkup_obsclk_mux_parents),
	},
	.reg			= 0x43000000 + 32768,
	.bit			= 0,
};
static const struct clk_parent clk_wkup_usart_mcupll_bypass_clksel_parents[] = {
	{
		CLK_J721E_WKUPUSART_CLK_SEL_OUT0,
		1,
	},
	{
		CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT,
		1,
	},
};
static const struct clk_data_mux_reg clk_data_wkup_usart_mcupll_bypass_clksel_out0 = {
	.data_mux		= {
		.parents	= clk_wkup_usart_mcupll_bypass_clksel_parents,
		.n		= ARRAY_SIZE(clk_wkup_usart_mcupll_bypass_clksel_parents),
	},
	.reg			= 0x43000000 + 32864,
	.bit			= 0,
};
static const struct clk_data_mux_reg clk_data_wkupusart_clk_sel_out0 = {
	.data_mux		= {
		.parents	= clk_mcuusart_clk_sel_parents,
		.n		= ARRAY_SIZE(clk_mcuusart_clk_sel_parents),
	},
	.reg			= 0x43000000 + 32868,
	.bit			= 0,
};

const struct clk_data soc_clock_data[] = {
	[CLK_J721E_GLUELOGIC_HFOSC0_CLKOUT] =					  {
		.drv	= &clk_drv_soc_hfosc0,
		.flags	= 0,
	},
	[CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK] =		  {
		.drv		= &clk_drv_fixed,
		.flags		= 0,
		.range_idx	= J721E_FREQ_RANGE_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
	},
	[CLK_J721E_WKUP_FREF_CLKSEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_wkup_FREF_clksel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_0_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_WKUP_FREF_CLKSEL_OUT0,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MCU_0,
		.data		= &clk_data_pllfrac2_ssmod_16fft_mcu_0.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_HSDIV1_16FFT_MCU_0_HSDIVOUT0_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_0_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv1_16fft_mcu_0_hsdiv0.data_div.data,
	},
	[CLK_J721E_K3_PLL_CTRL_WRAP_WKUP_0_SYSCLKOUT_CLK] =			  {
		.drv	= &clk_drv_pllctrl_mux_reg_ro.drv,
		.flags	= 0,
		.data	= &clk_data_k3_pll_ctrl_wrap_wkup_0_sysclkout_clk.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK] =			  {
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk.data_div.data,
		.parent =							  {
			CLK_J721E_K3_PLL_CTRL_WRAP_WKUP_0_SYSCLKOUT_CLK,
			1,
		},
	},
	[CLK_J721E_GLUELOGIC_LPXOSC_CLKOUT] =					  {
		.drv		= &clk_drv_fixed,
		.flags		= 0,
		.range_idx	= J721E_FREQ_RANGE_GLUELOGIC_LPXOSC_CLKOUT,
	},
	[CLK_J721E_MCU_R5_CORE0_CLKSEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_R5_core0_clksel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_R5_CORE1_CLKSEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_R5_core1_clksel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_R5_PHASE0_CLKSEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_R5_phase0_clksel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_R5_PHASE1_CLKSEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_R5_phase1_clksel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_BOARD_0_HFOSC1_CLK_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_hfosc1_clk_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_HFOSC1_CLK_OUT,
	},
	[CLK_J721E_BOARD_0_CPTS0_RFT_CLK_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_CPTS0_RFT_CLK_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_CPTS0_RFT_CLK_OUT,
	},
	[CLK_J721E_BOARD_0_EXT_REFCLK1_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_EXT_REFCLK1_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_EXT_REFCLK1_OUT,
	},
	[CLK_J721E_BOARD_0_MCU_CPTS0_RFT_CLK_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCU_CPTS0_RFT_CLK_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,
	},
	[CLK_J721E_BOARD_0_MCU_EXT_REFCLK0_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCU_EXT_REFCLK0_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCU_EXT_REFCLK0_OUT,
	},
	[CLK_J721E_BOARD_0_MCU_I2C0_SCL_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCU_I2C0_SCL_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCU_I2C0_SCL_OUT,
	},
	[CLK_J721E_BOARD_0_MCU_I2C1_SCL_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCU_I2C1_SCL_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCU_I2C1_SCL_OUT,
	},
	[CLK_J721E_BOARD_0_MCU_I3C0_SCL_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCU_I3C0_SCL_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCU_I3C0_SCL_OUT,
	},
	[CLK_J721E_BOARD_0_MCU_I3C1_SCL_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCU_I3C1_SCL_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCU_I3C1_SCL_OUT,
	},
	[CLK_J721E_BOARD_0_MCU_OSPI0_DQS_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCU_OSPI0_DQS_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCU_OSPI0_DQS_OUT,
	},
	[CLK_J721E_BOARD_0_MCU_OSPI1_DQS_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCU_OSPI1_DQS_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCU_OSPI1_DQS_OUT,
	},
	[CLK_J721E_BOARD_0_MCU_RGMII1_RXC_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCU_RGMII1_RXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCU_RGMII1_RXC_OUT,
	},
	[CLK_J721E_BOARD_0_MCU_RGMII1_TXC_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCU_RGMII1_TXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCU_RGMII1_TXC_OUT,
	},
	[CLK_J721E_BOARD_0_MCU_RMII1_REF_CLK_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCU_RMII1_REF_CLK_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCU_RMII1_REF_CLK_OUT,
	},
	[CLK_J721E_BOARD_0_WKUP_I2C0_SCL_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_WKUP_I2C0_SCL_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_WKUP_I2C0_SCL_OUT,
	},
	[CLK_J721E_CPSW_2GUSS_MCU_0_CPTS_GENF0] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_cpsw_2guss_mcu_0_cpts_genf0.data,
		.freq_idx	= J721E_FREQ_VALUE_CPSW_2GUSS_MCU_0_CPTS_GENF0,
	},
	[CLK_J721E_CPSW_2GUSS_MCU_0_MDIO_MDCLK_O] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_cpsw_2guss_mcu_0_mdio_mdclk_o.data,
		.freq_idx	= J721E_FREQ_VALUE_CPSW_2GUSS_MCU_0_MDIO_MDCLK_O,
	},
	[CLK_J721E_CPSW_2GUSS_MCU_0_RGMII1_TXC_O] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_cpsw_2guss_mcu_0_rgmii1_txc_o.data,
		.freq_idx	= J721E_FREQ_VALUE_CPSW_2GUSS_MCU_0_RGMII1_TXC_O,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MCU_0_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_mcu_0_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MCU_0_TIMER_PWM,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MCU_2_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_mcu_2_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MCU_2_TIMER_PWM,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MCU_4_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_mcu_4_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MCU_4_TIMER_PWM,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MCU_6_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_mcu_6_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MCU_6_TIMER_PWM,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MCU_8_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_mcu_8_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MCU_8_TIMER_PWM,
	},
	[CLK_J721E_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_N] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_fss_mcu_0_hyperbus1p0_0_hpb_out_clk_n.data,
		.freq_idx	= J721E_FREQ_VALUE_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_N,
	},
	[CLK_J721E_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_P] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_fss_mcu_0_hyperbus1p0_0_hpb_out_clk_p.data,
		.freq_idx	= J721E_FREQ_VALUE_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_P,
	},
	[CLK_J721E_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_fss_mcu_0_ospi_0_ospi_oclk_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK,
	},
	[CLK_J721E_FSS_MCU_0_OSPI_1_OSPI_OCLK_CLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_fss_mcu_0_ospi_1_ospi_oclk_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_FSS_MCU_0_OSPI_1_OSPI_OCLK_CLK,
	},
	[CLK_J721E_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_0_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv1_16fft_mcu_0_hsdiv1.data_div.data,
	},
	[CLK_J721E_I3C_MCU_0_I3C_SCL_DO] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_i3c_mcu_0_i3c_scl_do.data,
		.freq_idx	= J721E_FREQ_VALUE_I3C_MCU_0_I3C_SCL_DO,
	},
	[CLK_J721E_I3C_MCU_1_I3C_SCL_DO] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_i3c_mcu_1_i3c_scl_do.data,
		.freq_idx	= J721E_FREQ_VALUE_I3C_MCU_1_I3C_SCL_DO,
	},
	[CLK_J721E_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK] =			  {
		.drv		= &clk_drv_fixed,
		.flags		= 0,
		.range_idx	= J721E_FREQ_RANGE_J7_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
	},
	[CLK_J721E_MCU_OSPI0_ICLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcu_OSPI0_iclk_sel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_OSPI1_ICLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcu_OSPI1_iclk_sel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_WWD_CLKSEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcu_WWD_clksel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_WWD_CLKSEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcu_WWD_clksel_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MSHSI2C_MCU_0_PORSCL] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mshsi2c_mcu_0_porscl.data,
		.freq_idx	= J721E_FREQ_VALUE_MSHSI2C_MCU_0_PORSCL,
	},
	[CLK_J721E_MSHSI2C_MCU_1_PORSCL] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mshsi2c_mcu_1_porscl.data,
		.freq_idx	= J721E_FREQ_VALUE_MSHSI2C_MCU_1_PORSCL,
	},
	[CLK_J721E_MSHSI2C_WKUP_0_PORSCL] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mshsi2c_wkup_0_porscl.data,
		.freq_idx	= J721E_FREQ_VALUE_MSHSI2C_WKUP_0_PORSCL,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_1_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_WKUP_FREF_CLKSEL_OUT0,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MCU_1,
		.data		= &clk_data_pllfrac2_ssmod_16fft_mcu_1.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_2_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_WKUP_FREF_CLKSEL_OUT0,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MCU_2,
		.data		= &clk_data_pllfrac2_ssmod_16fft_mcu_2.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_SPI_MAIN_3_IO_CLKSPIO_CLK] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_spi_main_3_io_clkspio_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_SPI_MAIN_3_IO_CLKSPIO_CLK,
	},
	[CLK_J721E_SPI_MCU_0_IO_CLKSPIO_CLK] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_spi_mcu_0_io_clkspio_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_SPI_MCU_0_IO_CLKSPIO_CLK,
	},
	[CLK_J721E_SPI_MCU_1_IO_CLKSPIO_CLK] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_spi_mcu_1_io_clkspio_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_SPI_MCU_1_IO_CLKSPIO_CLK,
	},
	[CLK_J721E_SPI_MCU_2_IO_CLKSPIO_CLK] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_spi_mcu_2_io_clkspio_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_SPI_MCU_2_IO_CLKSPIO_CLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip2_ln0_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip2_ln1_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip2_ln0_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip2_ln1_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip2_ln0_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip2_ln1_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip2_ln0_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip2_ln1_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXMCLK,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT3] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out3.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_SPI1_CLK_MUX_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_SPI1_CLK_MUX_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT0_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_1_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_mcu_1_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_1_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_mcu_1_hsdiv1.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_1_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_mcu_1_hsdiv2.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_1_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_mcu_1_hsdiv3.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_1_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_mcu_1_hsdiv4.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_2_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_mcu_2_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_2_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_mcu_2_hsdiv1.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_2_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_mcu_2_hsdiv2.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_2_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_mcu_2_hsdiv3.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MCU_2_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_mcu_2_hsdiv4.data_div.data,
	},
	[CLK_J721E_MCU_OSPI_REF_CLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcu_OSPI_ref_clk_sel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_OSPI_REF_CLK_SEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcu_OSPI_ref_clk_sel_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_MCAN_CLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcu_mcan_clk_sel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_MCAN_CLK_SEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcu_mcan_clk_sel_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT0,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_0,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_0.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_0_FOUTPOSTDIV_CLK] =		  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_postdiv.drv,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_pllfrac2_ssmod_16fft_main_0_postdiv.data,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_1_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT1,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_1,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_1.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_1_FOUTPOSTDIV_CLK] =		  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_1_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_postdiv.drv,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_pllfrac2_ssmod_16fft_main_1_postdiv.data,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_3_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT3,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_3,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_3.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_0_FOUTPOSTDIV_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_postdiv3_16fft_main_0_hsdiv6.data_div.data,
	},
	[CLK_J721E_POSTDIV3_16FFT_MAIN_1_HSDIVOUT5_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_1_FOUTPOSTDIV_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_postdiv3_16fft_main_1_hsdiv5.data_div.data,
	},
	[CLK_J721E_WKUP_I2C0_MCUPLL_BYPASS_CLKSEL_OUT0] =			  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_wkup_i2c0_mcupll_bypass_clksel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_WKUPUSART_CLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_wkupusart_clk_sel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_ADC_CLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_ADC_clk_sel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_ADC_CLK_SEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_ADC_clk_sel_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER_CLKSEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER_CLKSEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER_CLKSEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER_CLKSEL_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER_CLKSEL_OUT2] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER_CLKSEL_out2.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER_CLKSEL_OUT3] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER_CLKSEL_out3.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER_CLKSEL_OUT4] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER_CLKSEL_out4.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER_CLKSEL_OUT5] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER_CLKSEL_out5.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER_CLKSEL_OUT6] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER_CLKSEL_out6.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER_CLKSEL_OUT7] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER_CLKSEL_out7.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER_CLKSEL_OUT8] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER_CLKSEL_out8.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER_CLKSEL_OUT9] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER_CLKSEL_out9.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_3_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_3_hsdiv1.data_div.data,
	},
	[CLK_J721E_MCUUSART_CLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcuusart_clk_sel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_WKUP_USART_MCUPLL_BYPASS_CLKSEL_OUT0] =			  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_wkup_usart_mcupll_bypass_clksel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_CPSW2G_CPTS_RCLK_MUX_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_CPSW2G_CPTS_RCLK_MUX_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER1_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER1_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER3_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER3_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER5_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER5_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER7_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER7_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_TIMER9_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_TIMER9_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT0_N] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER0_CLKOUT0_N.data,
		.freq_idx	= J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT0_N,
	},
	[CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT0_P] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER0_CLKOUT0_P.data,
		.freq_idx	= J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT0_P,
	},
	[CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT1_N] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER0_CLKOUT1_N.data,
		.freq_idx	= J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT1_N,
	},
	[CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT1_P] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER0_CLKOUT1_P.data,
		.freq_idx	= J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER0_CLKOUT1_P,
	},
	[CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT0_N] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER1_CLKOUT0_N.data,
		.freq_idx	= J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT0_N,
	},
	[CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT0_P] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER1_CLKOUT0_P.data,
		.freq_idx	= J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT0_P,
	},
	[CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT1_N] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER1_CLKOUT1_N.data,
		.freq_idx	= J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT1_N,
	},
	[CLK_J721E_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT1_P] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_GLUELOGIC_ACSPCIe_LJCB_BUFFER1_CLKOUT1_P.data,
		.freq_idx	= J721E_FREQ_VALUE_GLUELOGIC_ACSPCIE_LJCB_BUFFER1_CLKOUT1_P,
	},
	[CLK_J721E_K3_DPHY_RX_MAIN_0_PPI_RX_BYTE_CLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_K3_DPHY_RX_main_0_ppi_rx_byte_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_DPHY_RX_MAIN_0_PPI_RX_BYTE_CLK,
	},
	[CLK_J721E_K3_DPHY_RX_MAIN_1_PPI_RX_BYTE_CLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_K3_DPHY_RX_main_1_ppi_rx_byte_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_DPHY_RX_MAIN_1_PPI_RX_BYTE_CLK,
	},
	[CLK_J721E_MAIN_PLL25_HFOSC_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL25_HFOSC_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT12] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out12.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT13] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out13.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT14] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out14.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT15] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out15.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT16] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out16.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT17] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out17.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT18] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out18.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT19] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out19.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT2] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out2.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT23] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out23.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT4] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out4.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT5] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out5.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT6] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out6.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT7] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out7.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT8] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL_HFOSC_SEL_out8.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_WWDT_CLKSEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_WWDT_CLKSEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_WWDT_CLKSEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_WWDT_CLKSEL_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_WWDT_CLKSEL_OUT2] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_WWDT_CLKSEL_out2.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_WWDT_CLKSEL_OUT3] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_WWDT_CLKSEL_out3.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_WWDT_CLKSEL_OUT4] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_WWDT_CLKSEL_out4.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_WWDT_CLKSEL_OUT5] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_WWDT_CLKSEL_out5.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_WWDT_CLKSEL_OUT6] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_WWDT_CLKSEL_out6.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_WWDT_CLKSEL_OUT7] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_WWDT_CLKSEL_out7.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_WWDT_CLKSEL_OUT8] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_WWDT_CLKSEL_out8.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_WWDT_CLKSEL_OUT9] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_WWDT_CLKSEL_out9.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCU_CLKOUT_MUX_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCU_CLKOUT_MUX_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_SPI3_CLK_MUX_OUT0] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_SPI3_CLK_MUX_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_USB0_REFCLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USB0_REFCLK_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_USB1_REFCLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USB1_REFCLK_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_atl_main_0_atl_io_port_atclk_out.data,
		.freq_idx	= J721E_FREQ_VALUE_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
	},
	[CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_atl_main_0_atl_io_port_atclk_out_1.data,
		.freq_idx	= J721E_FREQ_VALUE_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
	},
	[CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_atl_main_0_atl_io_port_atclk_out_2.data,
		.freq_idx	= J721E_FREQ_VALUE_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
	},
	[CLK_J721E_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_atl_main_0_atl_io_port_atclk_out_3.data,
		.freq_idx	= J721E_FREQ_VALUE_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
	},
	[CLK_J721E_BOARD_0_AUDIO_EXT_REFCLK0_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_AUDIO_EXT_REFCLK0_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
	},
	[CLK_J721E_BOARD_0_AUDIO_EXT_REFCLK1_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_AUDIO_EXT_REFCLK1_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
	},
	[CLK_J721E_BOARD_0_AUDIO_EXT_REFCLK2_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_AUDIO_EXT_REFCLK2_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
	},
	[CLK_J721E_BOARD_0_AUDIO_EXT_REFCLK3_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_AUDIO_EXT_REFCLK3_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_AUDIO_EXT_REFCLK3_OUT,
	},
	[CLK_J721E_BOARD_0_GPMC0_CLK_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_GPMC0_CLK_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_GPMC0_CLK_OUT,
	},
	[CLK_J721E_BOARD_0_I2C0_SCL_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_I2C0_SCL_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_I2C0_SCL_OUT,
	},
	[CLK_J721E_BOARD_0_I2C1_SCL_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_I2C1_SCL_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_I2C1_SCL_OUT,
	},
	[CLK_J721E_BOARD_0_I2C2_SCL_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_I2C2_SCL_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_I2C2_SCL_OUT,
	},
	[CLK_J721E_BOARD_0_I2C3_SCL_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_I2C3_SCL_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_I2C3_SCL_OUT,
	},
	[CLK_J721E_BOARD_0_I2C4_SCL_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_I2C4_SCL_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_I2C4_SCL_OUT,
	},
	[CLK_J721E_BOARD_0_I2C5_SCL_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_I2C5_SCL_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_I2C5_SCL_OUT,
	},
	[CLK_J721E_BOARD_0_I2C6_SCL_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_I2C6_SCL_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_I2C6_SCL_OUT,
	},
	[CLK_J721E_BOARD_0_I3C0_SCL_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_I3C0_SCL_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_I3C0_SCL_OUT,
	},
	[CLK_J721E_BOARD_0_LED_CLK_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_LED_CLK_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_LED_CLK_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP0_ACLKR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP0_ACLKR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP0_ACLKR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP0_ACLKX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP0_ACLKX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP0_ACLKX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP0_AFSR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP0_AFSR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP0_AFSR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP0_AFSX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP0_AFSX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP0_AFSX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP10_ACLKR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP10_ACLKR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP10_ACLKR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP10_ACLKX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP10_ACLKX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP10_ACLKX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP10_AFSR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP10_AFSR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP10_AFSR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP10_AFSX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP10_AFSX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP10_AFSX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP11_ACLKR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP11_ACLKR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP11_ACLKR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP11_ACLKX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP11_ACLKX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP11_ACLKX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP11_AFSR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP11_AFSR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP11_AFSR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP11_AFSX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP11_AFSX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP11_AFSX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP1_ACLKR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP1_ACLKR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP1_ACLKR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP1_ACLKX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP1_ACLKX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP1_ACLKX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP1_AFSR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP1_AFSR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP1_AFSR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP1_AFSX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP1_AFSX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP1_AFSX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP2_ACLKR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP2_ACLKR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP2_ACLKR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP2_ACLKX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP2_ACLKX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP2_ACLKX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP2_AFSR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP2_AFSR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP2_AFSR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP2_AFSX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP2_AFSX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP2_AFSX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP3_ACLKR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP3_ACLKR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP3_ACLKR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP3_ACLKX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP3_ACLKX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP3_ACLKX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP3_AFSR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP3_AFSR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP3_AFSR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP3_AFSX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP3_AFSX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP3_AFSX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP4_ACLKR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP4_ACLKR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP4_ACLKR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP4_ACLKX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP4_ACLKX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP4_ACLKX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP4_AFSR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP4_AFSR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP4_AFSR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP4_AFSX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP4_AFSX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP4_AFSX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP5_ACLKR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP5_ACLKR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP5_ACLKR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP5_ACLKX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP5_ACLKX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP5_ACLKX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP5_AFSR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP5_AFSR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP5_AFSR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP5_AFSX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP5_AFSX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP5_AFSX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP6_ACLKR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP6_ACLKR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP6_ACLKR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP6_ACLKX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP6_ACLKX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP6_ACLKX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP6_AFSR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP6_AFSR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP6_AFSR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP6_AFSX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP6_AFSX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP6_AFSX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP7_ACLKR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP7_ACLKR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP7_ACLKR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP7_ACLKX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP7_ACLKX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP7_ACLKX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP7_AFSR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP7_AFSR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP7_AFSR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP7_AFSX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP7_AFSX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP7_AFSX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP8_ACLKR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP8_ACLKR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP8_ACLKR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP8_ACLKX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP8_ACLKX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP8_ACLKX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP8_AFSR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP8_AFSR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP8_AFSR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP8_AFSX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP8_AFSX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP8_AFSX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP9_ACLKR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP9_ACLKR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP9_ACLKR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP9_ACLKX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP9_ACLKX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP9_ACLKX_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP9_AFSR_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP9_AFSR_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP9_AFSR_OUT,
	},
	[CLK_J721E_BOARD_0_MCASP9_AFSX_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MCASP9_AFSX_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MCASP9_AFSX_OUT,
	},
	[CLK_J721E_BOARD_0_MLB0_MLBCLK_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MLB0_MLBCLK_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MLB0_MLBCLK_OUT,
	},
	[CLK_J721E_BOARD_0_MLB0_MLBCP_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_MLB0_MLBCP_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_MLB0_MLBCP_OUT,
	},
	[CLK_J721E_BOARD_0_PCIE_REFCLK0N_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PCIE_REFCLK0N_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK0N_OUT,
	},
	[CLK_J721E_BOARD_0_PCIE_REFCLK0P_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PCIE_REFCLK0P_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK0P_OUT,
	},
	[CLK_J721E_BOARD_0_PCIE_REFCLK1N_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PCIE_REFCLK1N_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK1N_OUT,
	},
	[CLK_J721E_BOARD_0_PCIE_REFCLK1P_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PCIE_REFCLK1P_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK1P_OUT,
	},
	[CLK_J721E_BOARD_0_PCIE_REFCLK2N_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PCIE_REFCLK2N_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK2N_OUT,
	},
	[CLK_J721E_BOARD_0_PCIE_REFCLK2P_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PCIE_REFCLK2P_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK2P_OUT,
	},
	[CLK_J721E_BOARD_0_PCIE_REFCLK3N_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PCIE_REFCLK3N_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK3N_OUT,
	},
	[CLK_J721E_BOARD_0_PCIE_REFCLK3P_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PCIE_REFCLK3P_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PCIE_REFCLK3P_OUT,
	},
	[CLK_J721E_BOARD_0_PRG0_RGMII1_RXC_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PRG0_RGMII1_RXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PRG0_RGMII1_RXC_OUT,
	},
	[CLK_J721E_BOARD_0_PRG0_RGMII1_TXC_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PRG0_RGMII1_TXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PRG0_RGMII1_TXC_OUT,
	},
	[CLK_J721E_BOARD_0_PRG0_RGMII2_RXC_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PRG0_RGMII2_RXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PRG0_RGMII2_RXC_OUT,
	},
	[CLK_J721E_BOARD_0_PRG0_RGMII2_TXC_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PRG0_RGMII2_TXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PRG0_RGMII2_TXC_OUT,
	},
	[CLK_J721E_BOARD_0_PRG1_RGMII1_RXC_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PRG1_RGMII1_RXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PRG1_RGMII1_RXC_OUT,
	},
	[CLK_J721E_BOARD_0_PRG1_RGMII1_TXC_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PRG1_RGMII1_TXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PRG1_RGMII1_TXC_OUT,
	},
	[CLK_J721E_BOARD_0_PRG1_RGMII2_RXC_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PRG1_RGMII2_RXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PRG1_RGMII2_RXC_OUT,
	},
	[CLK_J721E_BOARD_0_PRG1_RGMII2_TXC_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_PRG1_RGMII2_TXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_PRG1_RGMII2_TXC_OUT,
	},
	[CLK_J721E_BOARD_0_RGMII3_RXC_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_RGMII3_RXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_RGMII3_RXC_OUT,
	},
	[CLK_J721E_BOARD_0_RGMII4_RXC_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_RGMII4_RXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_RGMII4_RXC_OUT,
	},
	[CLK_J721E_BOARD_0_RGMII5_RXC_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_RGMII5_RXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_RGMII5_RXC_OUT,
	},
	[CLK_J721E_BOARD_0_RGMII6_RXC_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_RGMII6_RXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_RGMII6_RXC_OUT,
	},
	[CLK_J721E_BOARD_0_RGMII7_RXC_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_RGMII7_RXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_RGMII7_RXC_OUT,
	},
	[CLK_J721E_BOARD_0_RGMII8_RXC_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_RGMII8_RXC_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_RGMII8_RXC_OUT,
	},
	[CLK_J721E_BOARD_0_RMII_REF_CLK_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_RMII_REF_CLK_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_RMII_REF_CLK_OUT,
	},
	[CLK_J721E_BOARD_0_TCK_OUT] =						  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_TCK_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_TCK_OUT,
	},
	[CLK_J721E_BOARD_0_VOUT1_EXTPCLKIN_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_VOUT1_EXTPCLKIN_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_VOUT1_EXTPCLKIN_OUT,
	},
	[CLK_J721E_BOARD_0_VOUT2_EXTPCLKIN_OUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_VOUT2_EXTPCLKIN_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_VOUT2_EXTPCLKIN_OUT,
	},
	[CLK_J721E_BOARD_0_VPFE0_PCLK_OUT] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_board_0_VPFE0_PCLK_out.data,
		.freq_idx	= J721E_FREQ_VALUE_BOARD_0_VPFE0_PCLK_OUT,
	},
	[CLK_J721E_CPSW_9XUSS_MAIN_0_CPTS_GENF0] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_cpsw_9xuss_main_0_cpts_genf0.data,
		.freq_idx	= J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_CPTS_GENF0,
	},
	[CLK_J721E_CPSW_9XUSS_MAIN_0_MDIO_MDCLK_O] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_cpsw_9xuss_main_0_mdio_mdclk_o.data,
		.freq_idx	= J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_MDIO_MDCLK_O,
	},
	[CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES1_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_cpsw_9xuss_main_0_serdes1_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES1_TXCLK,
	},
	[CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES2_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_cpsw_9xuss_main_0_serdes2_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES2_TXCLK,
	},
	[CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES3_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_cpsw_9xuss_main_0_serdes3_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES3_TXCLK,
	},
	[CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES4_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_cpsw_9xuss_main_0_serdes4_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES4_TXCLK,
	},
	[CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES5_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_cpsw_9xuss_main_0_serdes5_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES5_TXCLK,
	},
	[CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES6_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_cpsw_9xuss_main_0_serdes6_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES6_TXCLK,
	},
	[CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES7_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_cpsw_9xuss_main_0_serdes7_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES7_TXCLK,
	},
	[CLK_J721E_CPSW_9XUSS_MAIN_0_SERDES8_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_cpsw_9xuss_main_0_serdes8_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_CPSW_9XUSS_MAIN_0_SERDES8_TXCLK,
	},
	[CLK_J721E_DDR32SS_16FFC_EW_DV_WRAP_MAIN_0_DDRSS_IO_CK] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_ddr32ss_16ffc_ew_dv_wrap_main_0_ddrss_io_ck.data,
		.freq_idx	= J721E_FREQ_VALUE_DDR32SS_16FFC_EW_DV_WRAP_MAIN_0_DDRSS_IO_CK,
	},
	[CLK_J721E_DDR32SS_16FFC_EW_DV_WRAP_MAIN_0_DDRSS_IO_CK_N] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_ddr32ss_16ffc_ew_dv_wrap_main_0_ddrss_io_ck_n.data,
		.freq_idx	= J721E_FREQ_VALUE_DDR32SS_16FFC_EW_DV_WRAP_MAIN_0_DDRSS_IO_CK_N,
	},
	[CLK_J721E_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_debugss_k3_wrap_cv0_main_0_cstpiu_traceclk.data,
		.freq_idx	= J721E_FREQ_VALUE_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_main_0_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_main_10_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_main_12_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_main_14_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_main_16_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_main_18_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_main_2_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_main_4_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_main_6_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM,
	},
	[CLK_J721E_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_dmtimer_dmc1ms_main_8_timer_pwm.data,
		.freq_idx	= J721E_FREQ_VALUE_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM,
	},
	[CLK_J721E_EMMC8SS_16FFC_MAIN_0_EMMCSS_IO_CLK] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_emmc8ss_16ffc_main_0_emmcss_io_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_EMMC8SS_16FFC_MAIN_0_EMMCSS_IO_CLK,
	},
	[CLK_J721E_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_emmcsd4ss_main_0_emmcsdss_io_clk_o.data,
		.freq_idx	= J721E_FREQ_VALUE_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O,
	},
	[CLK_J721E_EMMCSD4SS_MAIN_1_EMMCSDSS_IO_CLK_O] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_emmcsd4ss_main_1_emmcsdss_io_clk_o.data,
		.freq_idx	= J721E_FREQ_VALUE_EMMCSD4SS_MAIN_1_EMMCSDSS_IO_CLK_O,
	},
	[CLK_J721E_GPMC_MAIN_0_PO_GPMC_DEV_CLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_gpmc_main_0_po_gpmc_dev_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_GPMC_MAIN_0_PO_GPMC_DEV_CLK,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_0_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_0_hsdiv1.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_0_hsdiv2.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_0_hsdiv3.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_0_hsdiv4.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_1_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_1_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_1_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_1_hsdiv1.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_1_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_1_hsdiv2.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_1_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_1_hsdiv3.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_3_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_3_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_3_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_3_hsdiv2.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_3_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_3_hsdiv3.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_3_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_3_hsdiv4.data_div.data,
	},
	[CLK_J721E_I3C_MAIN_0_I3C_SCL_DO] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_i3c_main_0_i3c_scl_do.data,
		.freq_idx	= J721E_FREQ_VALUE_I3C_MAIN_0_I3C_SCL_DO,
	},
	[CLK_J721E_ICSS_G_MAIN_0_PR1_MDIO_MDCLK_O] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_icss_g_main_0_pr1_mdio_mdclk_o.data,
		.freq_idx	= J721E_FREQ_VALUE_ICSS_G_MAIN_0_PR1_MDIO_MDCLK_O,
	},
	[CLK_J721E_ICSS_G_MAIN_0_PR1_RGMII0_TXC_O] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_icss_g_main_0_pr1_rgmii0_txc_o.data,
		.freq_idx	= J721E_FREQ_VALUE_ICSS_G_MAIN_0_PR1_RGMII0_TXC_O,
	},
	[CLK_J721E_ICSS_G_MAIN_0_PR1_RGMII1_TXC_O] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_icss_g_main_0_pr1_rgmii1_txc_o.data,
		.freq_idx	= J721E_FREQ_VALUE_ICSS_G_MAIN_0_PR1_RGMII1_TXC_O,
	},
	[CLK_J721E_ICSS_G_MAIN_1_PR1_MDIO_MDCLK_O] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_icss_g_main_1_pr1_mdio_mdclk_o.data,
		.freq_idx	= J721E_FREQ_VALUE_ICSS_G_MAIN_1_PR1_MDIO_MDCLK_O,
	},
	[CLK_J721E_ICSS_G_MAIN_1_PR1_RGMII0_TXC_O] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_icss_g_main_1_pr1_rgmii0_txc_o.data,
		.freq_idx	= J721E_FREQ_VALUE_ICSS_G_MAIN_1_PR1_RGMII0_TXC_O,
	},
	[CLK_J721E_ICSS_G_MAIN_1_PR1_RGMII1_TXC_O] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_icss_g_main_1_pr1_rgmii1_txc_o.data,
		.freq_idx	= J721E_FREQ_VALUE_ICSS_G_MAIN_1_PR1_RGMII1_TXC_O,
	},
	[CLK_J721E_ICSS_G_MAIN_1_SERDES0_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_icss_g_main_1_serdes0_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_ICSS_G_MAIN_1_SERDES0_TXCLK,
	},
	[CLK_J721E_ICSS_G_MAIN_1_SERDES1_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_icss_g_main_1_serdes1_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_ICSS_G_MAIN_1_SERDES1_TXCLK,
	},
	[CLK_J721E_K3_C66_COREPAC_MAIN_0_K3_C66_CGEM_288KB_0_GEM_CLK2_OUT_CLK] =  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_k3_c66_corepac_main_0_k3_c66_cgem_288kb_0_gem_clk2_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_C66_COREPAC_MAIN_0_K3_C66_CGEM_288KB_0_GEM_CLK2_OUT_CLK,
	},
	[CLK_J721E_K3_C66_COREPAC_MAIN_0_K3_C66_CGEM_288KB_0_GEM_PBIST_ROM_CLK] = {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_k3_c66_corepac_main_0_k3_c66_cgem_288kb_0_gem_pbist_rom_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_C66_COREPAC_MAIN_0_K3_C66_CGEM_288KB_0_GEM_PBIST_ROM_CLK,
	},
	[CLK_J721E_K3_C66_COREPAC_MAIN_1_K3_C66_CGEM_288KB_0_GEM_CLK2_OUT_CLK] =  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_k3_c66_corepac_main_1_k3_c66_cgem_288kb_0_gem_clk2_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_C66_COREPAC_MAIN_1_K3_C66_CGEM_288KB_0_GEM_CLK2_OUT_CLK,
	},
	[CLK_J721E_K3_C66_COREPAC_MAIN_1_K3_C66_CGEM_288KB_0_GEM_PBIST_ROM_CLK] = {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_k3_c66_corepac_main_1_k3_c66_cgem_288kb_0_gem_pbist_rom_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_C66_COREPAC_MAIN_1_K3_C66_CGEM_288KB_0_GEM_PBIST_ROM_CLK,
	},
	[CLK_J721E_K3_DSS_EDP_MAIN_0_PHY_LN0_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_k3_dss_edp_main_0_phy_ln0_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_DSS_EDP_MAIN_0_PHY_LN0_TXCLK,
	},
	[CLK_J721E_K3_DSS_EDP_MAIN_0_PHY_LN1_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_k3_dss_edp_main_0_phy_ln1_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_DSS_EDP_MAIN_0_PHY_LN1_TXCLK,
	},
	[CLK_J721E_K3_DSS_EDP_MAIN_0_PHY_LN2_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_k3_dss_edp_main_0_phy_ln2_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_DSS_EDP_MAIN_0_PHY_LN2_TXCLK,
	},
	[CLK_J721E_K3_DSS_EDP_MAIN_0_PHY_LN3_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_k3_dss_edp_main_0_phy_ln3_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_DSS_EDP_MAIN_0_PHY_LN3_TXCLK,
	},
	[CLK_J721E_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_2X_CLK] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_k3_dss_main_0_dss_inst0_dpi_0_out_2x_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_2X_CLK,
	},
	[CLK_J721E_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_CLK] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_k3_dss_main_0_dss_inst0_dpi_0_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_CLK,
	},
	[CLK_J721E_K3_DSS_MAIN_0_DSS_INST0_DPI_1_OUT_CLK] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_k3_dss_main_0_dss_inst0_dpi_1_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_DSS_MAIN_0_DSS_INST0_DPI_1_OUT_CLK,
	},
	[CLK_J721E_K3_DSS_MAIN_0_DSS_INST0_DPI_2_OUT_CLK] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_k3_dss_main_0_dss_inst0_dpi_2_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_DSS_MAIN_0_DSS_INST0_DPI_2_OUT_CLK,
	},
	[CLK_J721E_K3_DSS_MAIN_0_DSS_INST0_DPI_3_OUT_CLK] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_k3_dss_main_0_dss_inst0_dpi_3_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_K3_DSS_MAIN_0_DSS_INST0_DPI_3_OUT_CLK,
	},
	[CLK_J721E_K3_PLL_CTRL_WRAP_MAIN_0_SYSCLKOUT_CLK] =			  {
		.drv	= &clk_drv_pllctrl_mux_reg_ro.drv,
		.flags	= 0,
		.data	= &clk_data_k3_pll_ctrl_wrap_main_0_sysclkout_clk.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK] =			  {
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk.data_div.data,
		.parent =							  {
			CLK_J721E_K3_PLL_CTRL_WRAP_MAIN_0_SYSCLKOUT_CLK,
			1,
		},
	},
	[CLK_J721E_MCASP_MAIN_0_MCASP_ACLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_0_mcasp_aclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_0_MCASP_ACLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_0_MCASP_ACLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_0_mcasp_aclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_0_MCASP_ACLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_0_MCASP_AHCLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_0_mcasp_ahclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_0_MCASP_AHCLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_0_MCASP_AHCLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_0_mcasp_ahclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_0_MCASP_AHCLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_1_MCASP_ACLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_1_mcasp_aclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_1_MCASP_ACLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_1_MCASP_ACLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_1_mcasp_aclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_1_MCASP_ACLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_1_MCASP_AHCLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_1_mcasp_ahclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_1_MCASP_AHCLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_1_MCASP_AHCLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_1_mcasp_ahclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_1_MCASP_AHCLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_10_MCASP_ACLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_10_mcasp_aclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_10_MCASP_ACLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_10_MCASP_ACLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_10_mcasp_aclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_10_MCASP_ACLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_10_MCASP_AHCLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_10_mcasp_ahclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_10_MCASP_AHCLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_10_MCASP_AHCLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_10_mcasp_ahclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_10_MCASP_AHCLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_11_MCASP_ACLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_11_mcasp_aclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_11_MCASP_ACLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_11_MCASP_ACLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_11_mcasp_aclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_11_MCASP_ACLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_11_MCASP_AHCLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_11_mcasp_ahclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_11_MCASP_AHCLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_11_MCASP_AHCLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_11_mcasp_ahclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_11_MCASP_AHCLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_2_MCASP_ACLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_2_mcasp_aclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_2_MCASP_ACLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_2_MCASP_ACLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_2_mcasp_aclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_2_MCASP_ACLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_2_MCASP_AHCLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_2_mcasp_ahclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_2_MCASP_AHCLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_2_MCASP_AHCLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_2_mcasp_ahclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_2_MCASP_AHCLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_3_MCASP_ACLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_3_mcasp_aclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_3_MCASP_ACLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_3_MCASP_ACLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_3_mcasp_aclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_3_MCASP_ACLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_3_MCASP_AHCLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_3_mcasp_ahclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_3_MCASP_AHCLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_3_MCASP_AHCLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_3_mcasp_ahclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_3_MCASP_AHCLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_4_MCASP_ACLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_4_mcasp_aclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_4_MCASP_ACLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_4_MCASP_ACLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_4_mcasp_aclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_4_MCASP_ACLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_4_MCASP_AHCLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_4_mcasp_ahclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_4_MCASP_AHCLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_4_mcasp_ahclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_5_MCASP_ACLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_5_mcasp_aclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_5_MCASP_ACLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_5_MCASP_ACLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_5_mcasp_aclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_5_MCASP_ACLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_5_MCASP_AHCLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_5_mcasp_ahclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_5_MCASP_AHCLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_5_MCASP_AHCLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_5_mcasp_ahclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_5_MCASP_AHCLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_6_MCASP_ACLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_6_mcasp_aclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_6_MCASP_ACLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_6_MCASP_ACLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_6_mcasp_aclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_6_MCASP_ACLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_6_MCASP_AHCLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_6_mcasp_ahclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_6_MCASP_AHCLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_6_MCASP_AHCLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_6_mcasp_ahclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_6_MCASP_AHCLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_7_MCASP_ACLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_7_mcasp_aclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_7_MCASP_ACLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_7_MCASP_ACLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_7_mcasp_aclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_7_MCASP_ACLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_7_MCASP_AHCLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_7_mcasp_ahclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_7_MCASP_AHCLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_7_MCASP_AHCLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_7_mcasp_ahclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_7_MCASP_AHCLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_8_MCASP_ACLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_8_mcasp_aclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_8_MCASP_ACLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_8_MCASP_ACLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_8_mcasp_aclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_8_MCASP_ACLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_8_MCASP_AHCLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_8_mcasp_ahclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_8_MCASP_AHCLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_8_MCASP_AHCLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_8_mcasp_ahclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_8_MCASP_AHCLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_9_MCASP_ACLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_9_mcasp_aclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_9_MCASP_ACLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_9_MCASP_ACLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_9_mcasp_aclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_9_MCASP_ACLKX_POUT,
	},
	[CLK_J721E_MCASP_MAIN_9_MCASP_AHCLKR_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_9_mcasp_ahclkr_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_9_MCASP_AHCLKR_POUT,
	},
	[CLK_J721E_MCASP_MAIN_9_MCASP_AHCLKX_POUT] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mcasp_main_9_mcasp_ahclkx_pout.data,
		.freq_idx	= J721E_FREQ_VALUE_MCASP_MAIN_9_MCASP_AHCLKX_POUT,
	},
	[CLK_J721E_MSHSI2C_MAIN_0_PORSCL] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mshsi2c_main_0_porscl.data,
		.freq_idx	= J721E_FREQ_VALUE_MSHSI2C_MAIN_0_PORSCL,
	},
	[CLK_J721E_MSHSI2C_MAIN_1_PORSCL] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mshsi2c_main_1_porscl.data,
		.freq_idx	= J721E_FREQ_VALUE_MSHSI2C_MAIN_1_PORSCL,
	},
	[CLK_J721E_MSHSI2C_MAIN_2_PORSCL] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mshsi2c_main_2_porscl.data,
		.freq_idx	= J721E_FREQ_VALUE_MSHSI2C_MAIN_2_PORSCL,
	},
	[CLK_J721E_MSHSI2C_MAIN_3_PORSCL] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mshsi2c_main_3_porscl.data,
		.freq_idx	= J721E_FREQ_VALUE_MSHSI2C_MAIN_3_PORSCL,
	},
	[CLK_J721E_MSHSI2C_MAIN_4_PORSCL] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mshsi2c_main_4_porscl.data,
		.freq_idx	= J721E_FREQ_VALUE_MSHSI2C_MAIN_4_PORSCL,
	},
	[CLK_J721E_MSHSI2C_MAIN_5_PORSCL] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mshsi2c_main_5_porscl.data,
		.freq_idx	= J721E_FREQ_VALUE_MSHSI2C_MAIN_5_PORSCL,
	},
	[CLK_J721E_MSHSI2C_MAIN_6_PORSCL] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_mshsi2c_main_6_porscl.data,
		.freq_idx	= J721E_FREQ_VALUE_MSHSI2C_MAIN_6_PORSCL,
	},
	[CLK_J721E_NAVSS512L_MAIN_0_CPTS0_GENF2] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_navss512l_main_0_cpts0_genf2.data,
		.freq_idx	= J721E_FREQ_VALUE_NAVSS512L_MAIN_0_CPTS0_GENF2,
	},
	[CLK_J721E_NAVSS512L_MAIN_0_CPTS0_GENF3] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_navss512l_main_0_cpts0_genf3.data,
		.freq_idx	= J721E_FREQ_VALUE_NAVSS512L_MAIN_0_CPTS0_GENF3,
	},
	[CLK_J721E_NAVSS512L_MAIN_0_CPTS_0_TS_GENF0] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_navss512l_main_0_cpts_0_ts_genf0.data,
		.freq_idx	= J721E_FREQ_VALUE_NAVSS512L_MAIN_0_CPTS_0_TS_GENF0,
	},
	[CLK_J721E_NAVSS512L_MAIN_0_CPTS_0_TS_GENF1] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_navss512l_main_0_cpts_0_ts_genf1.data,
		.freq_idx	= J721E_FREQ_VALUE_NAVSS512L_MAIN_0_CPTS_0_TS_GENF1,
	},
	[CLK_J721E_PCIE_G4X2_MAIN_0_COMMON_0_PCIE_LANE0_TXCLK] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_pcie_g4x2_main_0_common_0_pcie_lane0_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_PCIE_G4X2_MAIN_0_COMMON_0_PCIE_LANE0_TXCLK,
	},
	[CLK_J721E_PCIE_G4X2_MAIN_0_COMMON_0_PCIE_LANE1_TXCLK] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_pcie_g4x2_main_0_common_0_pcie_lane1_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_PCIE_G4X2_MAIN_0_COMMON_0_PCIE_LANE1_TXCLK,
	},
	[CLK_J721E_PCIE_G4X2_MAIN_1_COMMON_0_PCIE_LANE0_TXCLK] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_pcie_g4x2_main_1_common_0_pcie_lane0_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_PCIE_G4X2_MAIN_1_COMMON_0_PCIE_LANE0_TXCLK,
	},
	[CLK_J721E_PCIE_G4X2_MAIN_1_COMMON_0_PCIE_LANE1_TXCLK] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_pcie_g4x2_main_1_common_0_pcie_lane1_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_PCIE_G4X2_MAIN_1_COMMON_0_PCIE_LANE1_TXCLK,
	},
	[CLK_J721E_PCIE_G4X2_MAIN_2_COMMON_0_PCIE_LANE0_TXCLK] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_pcie_g4x2_main_2_common_0_pcie_lane0_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_PCIE_G4X2_MAIN_2_COMMON_0_PCIE_LANE0_TXCLK,
	},
	[CLK_J721E_PCIE_G4X2_MAIN_2_COMMON_0_PCIE_LANE1_TXCLK] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_pcie_g4x2_main_2_common_0_pcie_lane1_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_PCIE_G4X2_MAIN_2_COMMON_0_PCIE_LANE1_TXCLK,
	},
	[CLK_J721E_PCIE_G4X2_MAIN_3_COMMON_0_PCIE_LANE0_TXCLK] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_pcie_g4x2_main_3_common_0_pcie_lane0_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_PCIE_G4X2_MAIN_3_COMMON_0_PCIE_LANE0_TXCLK,
	},
	[CLK_J721E_PCIE_G4X2_MAIN_3_COMMON_0_PCIE_LANE1_TXCLK] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_pcie_g4x2_main_3_common_0_pcie_lane1_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_PCIE_G4X2_MAIN_3_COMMON_0_PCIE_LANE1_TXCLK,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_13_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT13,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_13,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_13.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_14_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT14,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_14,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_14.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_16_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT16,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_16,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_16.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_17_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT17,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_17,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_17.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_18_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT18,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_18,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_18.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_19_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT19,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_19,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_19.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT2,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_2,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_2.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_2_FOUTPOSTDIV_CLK] =		  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_postdiv.drv,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_pllfrac2_ssmod_16fft_main_2_postdiv.data,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_23_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT23,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_23,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_23.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_25_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL25_HFOSC_SEL_OUT0,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_25,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_25.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_5_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT5,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_5,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_5.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_6_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT6,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_6,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_6.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_7_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT7,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_7,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_7.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_8_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT8,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_8,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_8.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRACF_SSMOD_16FFT_MAIN_12_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL_HFOSC_SEL_OUT12,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRACF_SSMOD_16FFT_MAIN_12,
		.data		= &clk_data_pllfracf_ssmod_16fft_main_12.data_pll.data,
		.flags		= CLK_DATA_FLAG_NO_HW_REINIT,
	},
	[CLK_J721E_POSTDIV2_16FFT_MAIN_2_HSDIVOUT5_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_2_FOUTPOSTDIV_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_postdiv2_16fft_main_2_hsdiv5.data_div.data,
	},
	[CLK_J721E_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_2_FOUTPOSTDIV_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_postdiv2_16fft_main_2_hsdiv6.data_div.data,
	},
	[CLK_J721E_POSTDIV3_16FFT_MAIN_0_HSDIVOUT5_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_0_FOUTPOSTDIV_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_postdiv3_16fft_main_0_hsdiv5.data_div.data,
	},
	[CLK_J721E_POSTDIV3_16FFT_MAIN_0_HSDIVOUT7_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_0_FOUTPOSTDIV_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_postdiv3_16fft_main_0_hsdiv7.data_div.data,
	},
	[CLK_J721E_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_0_FOUTPOSTDIV_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_postdiv3_16fft_main_0_hsdiv8.data_div.data,
	},
	[CLK_J721E_POSTDIV3_16FFT_MAIN_1_HSDIVOUT6_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_1_FOUTPOSTDIV_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_postdiv3_16fft_main_1_hsdiv6.data_div.data,
	},
	[CLK_J721E_POSTDIV3_16FFT_MAIN_1_HSDIVOUT7_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_1_FOUTPOSTDIV_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_postdiv3_16fft_main_1_hsdiv7.data_div.data,
	},
	[CLK_J721E_POSTDIV3_16FFT_MAIN_1_HSDIVOUT8_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_1_FOUTPOSTDIV_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_postdiv3_16fft_main_1_hsdiv8.data_div.data,
	},
	[CLK_J721E_SPI_MAIN_0_IO_CLKSPIO_CLK] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_spi_main_0_io_clkspio_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_SPI_MAIN_0_IO_CLKSPIO_CLK,
	},
	[CLK_J721E_SPI_MAIN_1_IO_CLKSPIO_CLK] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_spi_main_1_io_clkspio_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_SPI_MAIN_1_IO_CLKSPIO_CLK,
	},
	[CLK_J721E_SPI_MAIN_2_IO_CLKSPIO_CLK] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_spi_main_2_io_clkspio_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_SPI_MAIN_2_IO_CLKSPIO_CLK,
	},
	[CLK_J721E_SPI_MAIN_4_IO_CLKSPIO_CLK] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_spi_main_4_io_clkspio_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_SPI_MAIN_4_IO_CLKSPIO_CLK,
	},
	[CLK_J721E_SPI_MAIN_5_IO_CLKSPIO_CLK] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_spi_main_5_io_clkspio_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_SPI_MAIN_5_IO_CLKSPIO_CLK,
	},
	[CLK_J721E_SPI_MAIN_6_IO_CLKSPIO_CLK] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_spi_main_6_io_clkspio_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_SPI_MAIN_6_IO_CLKSPIO_CLK,
	},
	[CLK_J721E_SPI_MAIN_7_IO_CLKSPIO_CLK] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_spi_main_7_io_clkspio_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_SPI_MAIN_7_IO_CLKSPIO_CLK,
	},
	[CLK_J721E_UFSHCI2P1SS_16FFC_MAIN_0_UFSHCI_MPHY_REFCLK] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_ufshci2p1ss_16ffc_main_0_ufshci_mphy_REFCLK.data,
		.freq_idx	= J721E_FREQ_VALUE_UFSHCI2P1SS_16FFC_MAIN_0_UFSHCI_MPHY_REFCLK,
	},
	[CLK_J721E_USB3P0SS_16FFC_MAIN_0_PIPE_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_usb3p0ss_16ffc_main_0_pipe_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_USB3P0SS_16FFC_MAIN_0_PIPE_TXCLK,
	},
	[CLK_J721E_USB3P0SS_16FFC_MAIN_1_PIPE_TXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_usb3p0ss_16ffc_main_1_pipe_txclk.data,
		.freq_idx	= J721E_FREQ_VALUE_USB3P0SS_16FFC_MAIN_1_PIPE_TXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN0_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip1_ln0_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN0_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN0_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip1_ln0_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN0_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN0_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip1_ln0_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN0_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN0_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip1_ln0_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN0_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN0_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip1_ln0_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN0_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN1_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip1_ln1_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN1_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN1_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip1_ln1_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN1_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN1_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip1_ln1_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN1_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN1_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip1_ln1_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN1_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP1_LN1_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip1_ln1_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP1_LN1_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN0_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip2_ln0_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN0_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN0_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip2_ln0_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN0_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN0_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip2_ln0_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN0_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip2_ln0_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN0_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN1_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip2_ln1_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN1_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN1_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip2_ln1_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN1_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN1_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip2_ln1_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN1_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip2_ln1_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP2_LN1_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip3_ln1_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP3_LN1_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip3_ln1_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP3_LN1_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip3_ln1_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP3_LN1_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip3_ln1_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP3_LN1_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_IP3_LN1_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ip3_ln1_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_IP3_LN1_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_REF1_OUT_CLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ref1_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_REF1_OUT_CLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_REF_DER_OUT_CLK] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ref_der_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_REF_DER_OUT_CLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_0_REF_OUT_CLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_0_ref_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_0_REF_OUT_CLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN0_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip1_ln0_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN0_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN0_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip1_ln0_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN0_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN0_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip1_ln0_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN0_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN0_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip1_ln0_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN0_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN0_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip1_ln0_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN0_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN1_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip1_ln1_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN1_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN1_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip1_ln1_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN1_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN1_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip1_ln1_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN1_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN1_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip1_ln1_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN1_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP1_LN1_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip1_ln1_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP1_LN1_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN0_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip2_ln0_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN0_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN0_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip2_ln0_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN0_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN0_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip2_ln0_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN0_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip2_ln0_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN0_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN1_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip2_ln1_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN1_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN1_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip2_ln1_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN1_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN1_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip2_ln1_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN1_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip2_ln1_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP2_LN1_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip3_ln1_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP3_LN1_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip3_ln1_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP3_LN1_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip3_ln1_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP3_LN1_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip3_ln1_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP3_LN1_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP3_LN1_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip3_ln1_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP3_LN1_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip4_ln0_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN0_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip4_ln0_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN0_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip4_ln0_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN0_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip4_ln0_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN0_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN0_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip4_ln0_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN0_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip4_ln1_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN1_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip4_ln1_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN1_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip4_ln1_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN1_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip4_ln1_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN1_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_IP4_LN1_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ip4_ln1_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_IP4_LN1_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_REF1_OUT_CLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ref1_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_REF1_OUT_CLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_REF_DER_OUT_CLK] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ref_der_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_REF_DER_OUT_CLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_1_REF_OUT_CLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_1_ref_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_1_REF_OUT_CLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN0_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip2_ln0_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN0_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN0_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip2_ln0_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN0_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN0_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip2_ln0_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN0_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip2_ln0_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN0_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN1_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip2_ln1_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN1_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN1_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip2_ln1_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN1_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN1_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip2_ln1_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN1_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip2_ln1_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP2_LN1_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip3_ln1_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP3_LN1_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip3_ln1_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP3_LN1_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip3_ln1_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP3_LN1_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip3_ln1_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP3_LN1_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP3_LN1_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip3_ln1_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP3_LN1_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip4_ln0_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN0_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip4_ln0_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN0_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip4_ln0_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN0_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip4_ln0_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN0_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN0_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip4_ln0_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN0_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip4_ln1_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN1_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip4_ln1_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN1_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip4_ln1_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN1_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip4_ln1_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN1_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_IP4_LN1_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ip4_ln1_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_IP4_LN1_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_REF1_OUT_CLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ref1_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_REF1_OUT_CLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_REF_DER_OUT_CLK] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ref_der_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_REF_DER_OUT_CLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_2_REF_OUT_CLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_2_ref_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_2_REF_OUT_CLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN0_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip2_ln0_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN0_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN0_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip2_ln0_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN0_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN0_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip2_ln0_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN0_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip2_ln0_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN0_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN1_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip2_ln1_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN1_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN1_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip2_ln1_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN1_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN1_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip2_ln1_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN1_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip2_ln1_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP2_LN1_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip3_ln1_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP3_LN1_REFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip3_ln1_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP3_LN1_RXCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip3_ln1_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP3_LN1_RXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip3_ln1_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP3_LN1_TXFCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_IP3_LN1_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ip3_ln1_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_IP3_LN1_TXMCLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_REF1_OUT_CLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ref1_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_REF1_OUT_CLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_REF_DER_OUT_CLK] =			  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ref_der_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_REF_DER_OUT_CLK,
	},
	[CLK_J721E_WIZ16B4M4CS_MAIN_3_REF_OUT_CLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b4m4cs_main_3_ref_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B4M4CS_MAIN_3_REF_OUT_CLK,
	},
	[CLK_J721E_WIZ16B8M4CDT_MAIN_0_CK_M] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4cdt_main_0_ck_m.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CDT_MAIN_0_CK_M,
	},
	[CLK_J721E_WIZ16B8M4CDT_MAIN_0_CK_P] =					  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4cdt_main_0_ck_p.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CDT_MAIN_0_CK_P,
	},
	[CLK_J721E_WIZ16B8M4CDT_MAIN_0_IP1_PPI_M_RXCLKESC_CLK] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4cdt_main_0_ip1_ppi_M_RxClkEsc_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CDT_MAIN_0_IP1_PPI_M_RXCLKESC_CLK,
	},
	[CLK_J721E_WIZ16B8M4CDT_MAIN_0_IP1_PPI_TXBYTECLKHS_CL_CLK] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4cdt_main_0_ip1_ppi_TxByteClkHS_cl_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CDT_MAIN_0_IP1_PPI_TXBYTECLKHS_CL_CLK,
	},
	[CLK_J721E_WIZ16B8M4CDT_MAIN_0_IP2_PPI_TXBYTECLKHS_CL_CLK] =		  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4cdt_main_0_ip2_ppi_TxByteClkHS_cl_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CDT_MAIN_0_IP2_PPI_TXBYTECLKHS_CL_CLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN0_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln0_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN0_REFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN0_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln0_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN0_RXCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN0_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln0_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN0_RXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN0_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln0_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN0_TXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN0_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln0_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN0_TXMCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN1_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln1_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN1_REFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN1_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln1_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN1_RXCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN1_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln1_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN1_RXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN1_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln1_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN1_TXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN1_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln1_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN1_TXMCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN2_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln2_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN2_REFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN2_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln2_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN2_RXCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN2_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln2_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN2_RXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN2_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln2_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN2_TXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN2_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln2_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN2_TXMCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN3_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln3_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN3_REFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN3_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln3_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN3_RXCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN3_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln3_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN3_RXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN3_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln3_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN3_TXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP1_LN3_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip1_ln3_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP1_LN3_TXMCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN0_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln0_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN0_REFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN0_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln0_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN0_RXCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN0_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln0_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN0_RXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN0_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln0_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN0_TXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN0_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln0_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN0_TXMCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN1_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln1_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN1_REFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN1_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln1_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN1_RXCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN1_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln1_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN1_RXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN1_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln1_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN1_TXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN1_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln1_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN1_TXMCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN2_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln2_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN2_REFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN2_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln2_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN2_RXCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN2_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln2_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN2_RXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN2_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln2_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN2_TXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN2_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln2_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN2_TXMCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN3_REFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln3_refclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN3_REFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN3_RXCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln3_rxclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN3_RXCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN3_RXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln3_rxfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN3_RXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN3_TXFCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln3_txfclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN3_TXFCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_IP3_LN3_TXMCLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ip3_ln3_txmclk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_IP3_LN3_TXMCLK,
	},
	[CLK_J721E_WIZ16B8M4CT_MAIN_0_REF_OUT_CLK] =				  {
		.drv		= &clk_drv_from_device,
		.flags		= 0,
		.data		= &clk_data_wiz16b8m4ct_main_0_ref_out_clk.data,
		.freq_idx	= J721E_FREQ_VALUE_WIZ16B8M4CT_MAIN_0_REF_OUT_CLK,
	},
	[CLK_J721E_WKUP_OBSCLK_MUX_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= CLK_DATA_FLAG_ALLOW_FREQ_CHANGE,
		.data	= &clk_data_wkup_obsclk_mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ACSPCIE0_REFCLK_OUT_MUX_OUT0] =				  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ACSPCIE0_REFCLK_OUT_MUX_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ACSPCIE0_REFCLK_OUT_MUX_OUT1] =				  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ACSPCIE0_REFCLK_OUT_MUX_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ACSPCIE1_REFCLK_OUT_MUX_OUT0] =				  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ACSPCIE1_REFCLK_OUT_MUX_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ACSPCIE1_REFCLK_OUT_MUX_OUT1] =				  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ACSPCIE1_REFCLK_OUT_MUX_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_CLKOUT_MUX_OUT0] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_CLKOUT_MUX_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_CPSW9G_CPTS_RCLK_MUX_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_CPSW9G_CPTS_RCLK_MUX_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_GTC_CLK_MUX_OUT0] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_GTC_CLK_MUX_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ICSSG_IEPCLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ICSSG_IEPCLK_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ICSSG_IEPCLK_SEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ICSSG_IEPCLK_SEL_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ICSS_G1_SGMII1_SERDES_REFCLK_MUX_OUT0] =			  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ICSS_G1_SGMII1_SerDes_refclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ICSS_G1_SGMII1_SERDES_RXCLK_MUX_OUT0] =			  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ICSS_G1_SGMII1_SerDes_rxclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ICSS_G1_SGMII1_SERDES_RXFCLK_MUX_OUT0] =			  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ICSS_G1_SGMII1_SerDes_rxfclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ICSS_G1_SGMII1_SERDES_TXFCLK_MUX_OUT0] =			  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ICSS_G1_SGMII1_SerDes_txfclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ICSS_G1_SGMII1_SERDES_TXMCLK_MUX_OUT0] =			  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ICSS_G1_SGMII1_SerDes_txmclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ICSS_G1_SGMII2_SERDES_REFCLK_MUX_OUT0] =			  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ICSS_G1_SGMII2_SerDes_refclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ICSS_G1_SGMII2_SERDES_RXCLK_MUX_OUT0] =			  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ICSS_G1_SGMII2_SerDes_rxclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ICSS_G1_SGMII2_SERDES_RXFCLK_MUX_OUT0] =			  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ICSS_G1_SGMII2_SerDes_rxfclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ICSS_G1_SGMII2_SERDES_TXFCLK_MUX_OUT0] =			  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ICSS_G1_SGMII2_SerDes_txfclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ICSS_G1_SGMII2_SERDES_TXMCLK_MUX_OUT0] =			  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ICSS_G1_SGMII2_SerDes_txmclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL15_XREF_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL15_XREF_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL24_HFOSC_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL24_HFOSC_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_PLL4_XREF_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_PLL4_XREF_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCAN_CLK_SEL_OUT0] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCAN_CLK_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCAN_CLK_SEL_OUT1] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCAN_CLK_SEL_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCAN_CLK_SEL_OUT10] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCAN_CLK_SEL_out10.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCAN_CLK_SEL_OUT11] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCAN_CLK_SEL_out11.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCAN_CLK_SEL_OUT12] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCAN_CLK_SEL_out12.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCAN_CLK_SEL_OUT13] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCAN_CLK_SEL_out13.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCAN_CLK_SEL_OUT2] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCAN_CLK_SEL_out2.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCAN_CLK_SEL_OUT3] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCAN_CLK_SEL_out3.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCAN_CLK_SEL_OUT4] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCAN_CLK_SEL_out4.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCAN_CLK_SEL_OUT5] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCAN_CLK_SEL_out5.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCAN_CLK_SEL_OUT6] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCAN_CLK_SEL_out6.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCAN_CLK_SEL_OUT7] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCAN_CLK_SEL_out7.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCAN_CLK_SEL_OUT8] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCAN_CLK_SEL_out8.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCAN_CLK_SEL_OUT9] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MCAN_CLK_SEL_out9.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_NAVSS_CPTS_RCLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_NAVSS_CPTS_RCLK_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_PCIEN_CPTS_RCLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_PCIEn_CPTS_RCLK_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_PCIEN_CPTS_RCLK_SEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_PCIEn_CPTS_RCLK_SEL_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_PCIEN_CPTS_RCLK_SEL_OUT2] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_PCIEn_CPTS_RCLK_SEL_out2.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_PCIEN_CPTS_RCLK_SEL_OUT3] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_PCIEn_CPTS_RCLK_SEL_out3.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_UFS_CLK_SEL_OUT0] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_UFS_CLK_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0] =			  {
		.parent =							  {
			CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USART_Programmable_Clock_Divider_out0.data_div.data,
		.type	= CLK_TYPE_DIV,
	},
	[CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1] =			  {
		.parent =							  {
			CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USART_Programmable_Clock_Divider_out1.data_div.data,
		.type	= CLK_TYPE_DIV,
	},
	[CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2] =			  {
		.parent =							  {
			CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USART_Programmable_Clock_Divider_out2.data_div.data,
		.type	= CLK_TYPE_DIV,
	},
	[CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3] =			  {
		.parent =							  {
			CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USART_Programmable_Clock_Divider_out3.data_div.data,
		.type	= CLK_TYPE_DIV,
	},
	[CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4] =			  {
		.parent =							  {
			CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USART_Programmable_Clock_Divider_out4.data_div.data,
		.type	= CLK_TYPE_DIV,
	},
	[CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5] =			  {
		.parent =							  {
			CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USART_Programmable_Clock_Divider_out5.data_div.data,
		.type	= CLK_TYPE_DIV,
	},
	[CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6] =			  {
		.parent =							  {
			CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USART_Programmable_Clock_Divider_out6.data_div.data,
		.type	= CLK_TYPE_DIV,
	},
	[CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT7] =			  {
		.parent =							  {
			CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USART_Programmable_Clock_Divider_out7.data_div.data,
		.type	= CLK_TYPE_DIV,
	},
	[CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT8] =			  {
		.parent =							  {
			CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USART_Programmable_Clock_Divider_out8.data_div.data,
		.type	= CLK_TYPE_DIV,
	},
	[CLK_J721E_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT9] =			  {
		.parent =							  {
			CLK_J721E_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USART_Programmable_Clock_Divider_out9.data_div.data,
		.type	= CLK_TYPE_DIV,
	},
	[CLK_J721E_USB0_SERDES_REFCLK_MUX_OUT0] =				  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USB0_SerDes_refclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_USB0_SERDES_RXCLK_MUX_OUT0] =				  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USB0_SerDes_rxclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_USB0_SERDES_RXFCLK_MUX_OUT0] =				  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USB0_SerDes_rxfclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_USB0_SERDES_TXFCLK_MUX_OUT0] =				  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USB0_SerDes_txfclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_USB0_SERDES_TXMCLK_MUX_OUT0] =				  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USB0_SerDes_txmclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_USB1_SERDES_REFCLK_MUX_OUT0] =				  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USB1_SerDes_refclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_USB1_SERDES_RXCLK_MUX_OUT0] =				  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USB1_SerDes_rxclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_USB1_SERDES_RXFCLK_MUX_OUT0] =				  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USB1_SerDes_rxfclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_USB1_SERDES_TXFCLK_MUX_OUT0] =				  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USB1_SerDes_txfclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_USB1_SERDES_TXMCLK_MUX_OUT0] =				  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_USB1_SerDes_txmclk_Mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRACF_SSMOD_16FFT_MAIN_12_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= CLK_DATA_FLAG_MODIFY_PARENT_FREQ | CLK_DATA_FLAG_NO_HW_REINIT,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv0_16fft_main_12_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_6_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= CLK_DATA_FLAG_MODIFY_PARENT_FREQ,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv0_16fft_main_6_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_7_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= CLK_DATA_FLAG_MODIFY_PARENT_FREQ,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv0_16fft_main_7_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_8_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= CLK_DATA_FLAG_MODIFY_PARENT_FREQ,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv0_16fft_main_8_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_14_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv1_16fft_main_14_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV1_16FFT_MAIN_14_HSDIVOUT1_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_14_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv1_16fft_main_14_hsdiv1.data_div.data,
	},
	[CLK_J721E_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_16_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= CLK_DATA_FLAG_MODIFY_PARENT_FREQ,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv1_16fft_main_16_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV1_16FFT_MAIN_16_HSDIVOUT1_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_16_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= CLK_DATA_FLAG_ALLOW_FREQ_CHANGE,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv1_16fft_main_16_hsdiv1.data_div.data,
	},
	[CLK_J721E_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_17_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= CLK_DATA_FLAG_MODIFY_PARENT_FREQ,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv1_16fft_main_17_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV1_16FFT_MAIN_17_HSDIVOUT1_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_17_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= CLK_DATA_FLAG_ALLOW_FREQ_CHANGE,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv1_16fft_main_17_hsdiv1.data_div.data,
	},
	[CLK_J721E_HSDIV1_16FFT_MAIN_18_HSDIVOUT0_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_18_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= CLK_DATA_FLAG_MODIFY_PARENT_FREQ,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv1_16fft_main_18_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV1_16FFT_MAIN_18_HSDIVOUT1_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_18_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= CLK_DATA_FLAG_ALLOW_FREQ_CHANGE,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv1_16fft_main_18_hsdiv1.data_div.data,
	},
	[CLK_J721E_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_19_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= CLK_DATA_FLAG_MODIFY_PARENT_FREQ,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv1_16fft_main_19_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV1_16FFT_MAIN_23_HSDIVOUT0_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_23_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= CLK_DATA_FLAG_MODIFY_PARENT_FREQ,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv1_16fft_main_23_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_25_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= CLK_DATA_FLAG_MODIFY_PARENT_FREQ | CLK_DATA_FLAG_ALLOW_FREQ_CHANGE,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv1_16fft_main_25_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV1_16FFT_MAIN_25_HSDIVOUT1_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_25_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= CLK_DATA_FLAG_MODIFY_PARENT_FREQ | CLK_DATA_FLAG_ALLOW_FREQ_CHANGE,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv1_16fft_main_25_hsdiv1.data_div.data,
	},
	[CLK_J721E_HSDIV3_16FFT_MAIN_13_HSDIVOUT0_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_13_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv3_16fft_main_13_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV3_16FFT_MAIN_13_HSDIVOUT1_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_13_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv3_16fft_main_13_hsdiv1.data_div.data,
	},
	[CLK_J721E_HSDIV3_16FFT_MAIN_5_HSDIVOUT0_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_5_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv3_16fft_main_5_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV3_16FFT_MAIN_5_HSDIVOUT1_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_5_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv3_16fft_main_5_hsdiv1.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_2_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_2_hsdiv1.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_2_hsdiv2.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_2_hsdiv3.data_div.data,
	},
	[CLK_J721E_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv4_16fft_main_2_hsdiv4.data_div.data,
	},
	[CLK_J721E_MCU_OBSCLK_DIV_OUT0] =					  {
		.parent =							  {
			CLK_J721E_WKUP_OBSCLK_MUX_OUT0,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= CLK_DATA_FLAG_ALLOW_FREQ_CHANGE,
		.data	= &clk_data_mcu_obsclk_div_out0.data_div.data,
		.type	= CLK_TYPE_DIV,
	},
	[CLK_J721E_MCU_OBSCLK_OUTMUX_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= CLK_DATA_FLAG_ALLOW_FREQ_CHANGE,
		.data	= &clk_data_mcu_obsclk_outmux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_OBSCLK1_MUX_OUT0] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= CLK_DATA_FLAG_ALLOW_FREQ_CHANGE,
		.data	= &clk_data_obsclk1_mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_PLLDESKEW_16FFT_MAIN_24_FOUTP_CLK] =				  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL24_HFOSC_SEL_OUT0,
			1,
		},
		.drv		= &clk_drv_pll_deskew,
		.data		= &clk_data_plldeskew_16fft_main_24.data_pll.data,
		.freq_idx	= J721E_FREQ_VALUE_PLLDESKEW_16FFT_MAIN_24,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_15_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL15_XREF_SEL_OUT0,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_15,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_15.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_4_FOUTVCOP_CLK] =			  {
		.parent		=						  {
			CLK_J721E_MAIN_PLL4_XREF_SEL_OUT0,
			1,
		},
		.drv		= &clk_drv_pll_16fft,
		.freq_idx	= J721E_FREQ_VALUE_PLLFRAC2_SSMOD_16FFT_MAIN_4,
		.data		= &clk_data_pllfrac2_ssmod_16fft_main_4.data_pll.data,
		.flags		= 0,
	},
	[CLK_J721E_DPHY_CLK_SEL_OUT0] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_DPHY_CLK_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_DPI0_EXT_CLKSEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= CLK_DATA_FLAG_MODIFY_PARENT_FREQ | CLK_DATA_FLAG_ALLOW_FREQ_CHANGE,
		.data	= &clk_data_DPI0_EXT_CLKSEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_DPI1_EXT_CLKSEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= CLK_DATA_FLAG_MODIFY_PARENT_FREQ | CLK_DATA_FLAG_ALLOW_FREQ_CHANGE,
		.data	= &clk_data_DPI1_EXT_CLKSEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_DPI_1_PCLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_DPI_1_PCLK_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_DPI_2_PCLK_SEL1_OUT0] =					  {
		.drv	= &clk_drv_mux_j7_dpi_2_pclk.drv,
		.flags	= 0,
		.data	= &clk_data_DPI_2_PCLK_SEL1_out0.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_DPI_3_PCLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg_j7_dpi_3_pclk.drv,
		.flags	= 0,
		.data	= &clk_data_DPI_3_PCLK_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_EMMCSD_REFCLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_EMMCSD_REFCLK_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_EMMCSD_REFCLK_SEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_EMMCSD_REFCLK_SEL_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_EMMCSD_REFCLK_SEL_OUT2] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_EMMCSD_REFCLK_SEL_out2.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ICSSG_CORE_CLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ICSSG_CORE_CLK_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ICSSG_CORE_CLK_SEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ICSSG_CORE_CLK_SEL_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_SERDES0_CORE_REFCLK_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_SERDES0_CORE_REFCLK_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_SERDES0_CORE_REFCLK_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_SERDES0_CORE_REFCLK_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_SERDES1_CORE_REFCLK_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_SERDES1_CORE_REFCLK_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_SERDES1_CORE_REFCLK_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_SERDES1_CORE_REFCLK_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_SERDES2_CORE_REFCLK_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_SERDES2_CORE_REFCLK_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_SERDES2_CORE_REFCLK_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_SERDES2_CORE_REFCLK_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_SERDES3_CORE_REFCLK_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_SERDES3_CORE_REFCLK_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_SERDES3_CORE_REFCLK_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_SERDES3_CORE_REFCLK_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_EDP_CORE_REFCLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_eDP_CORE_REFCLK_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_GPMC_FCLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_gpmc_fclk_sel_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_HSDIV0_16FFT_MAIN_24_HSDIVOUT0_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLDESKEW_16FFT_MAIN_24_FOUTP_CLK,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= CLK_DATA_FLAG_MODIFY_PARENT_FREQ,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv0_16fft_main_24_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_15_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv3_16fft_main_15_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT1_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_15_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv3_16fft_main_15_hsdiv1.data_div.data,
	},
	[CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_15_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv3_16fft_main_15_hsdiv2.data_div.data,
	},
	[CLK_J721E_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK] =			  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_15_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv3_16fft_main_15_hsdiv3.data_div.data,
	},
	[CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_4_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv3_16fft_main_4_hsdiv0.data_div.data,
	},
	[CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT1_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_4_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv3_16fft_main_4_hsdiv1.data_div.data,
	},
	[CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_4_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv3_16fft_main_4_hsdiv2.data_div.data,
	},
	[CLK_J721E_HSDIV3_16FFT_MAIN_4_HSDIVOUT3_CLK] =				  {
		.parent =							  {
			CLK_J721E_PLLFRAC2_SSMOD_16FFT_MAIN_4_FOUTVCOP_CLK,
			1,
		},
		.drv	= &clk_drv_div_pll_16fft_hsdiv.drv,
		.flags	= 0,
		.type	= CLK_TYPE_DIV,
		.data	= &clk_data_hsdiv3_16fft_main_4_hsdiv3.data_div.data,
	},
	[CLK_J721E_MCASP_AHCLKO_MUX_OUT0] =					  {
		.drv	= &clk_drv_mux_reg_j7_ahclko.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclko_mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKO_MUX_OUT1] =					  {
		.drv	= &clk_drv_mux_reg_j7_ahclko.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclko_mux_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKO_MUX_OUT2] =					  {
		.drv	= &clk_drv_mux_reg_j7_ahclko.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclko_mux_out2.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKO_MUX_OUT3] =					  {
		.drv	= &clk_drv_mux_reg_j7_ahclko.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclko_mux_out3.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKR_MUX_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkr_mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKR_MUX_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkr_mux_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKR_MUX_OUT10] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkr_mux_out10.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKR_MUX_OUT11] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkr_mux_out11.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKR_MUX_OUT2] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkr_mux_out2.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKR_MUX_OUT3] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkr_mux_out3.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKR_MUX_OUT4] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkr_mux_out4.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKR_MUX_OUT5] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkr_mux_out5.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKR_MUX_OUT6] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkr_mux_out6.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKR_MUX_OUT7] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkr_mux_out7.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKR_MUX_OUT8] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkr_mux_out8.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKR_MUX_OUT9] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkr_mux_out9.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKX_MUX_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkx_mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKX_MUX_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkx_mux_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKX_MUX_OUT10] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkx_mux_out10.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKX_MUX_OUT11] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkx_mux_out11.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKX_MUX_OUT2] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkx_mux_out2.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKX_MUX_OUT3] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkx_mux_out3.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKX_MUX_OUT4] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkx_mux_out4.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKX_MUX_OUT5] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkx_mux_out5.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKX_MUX_OUT6] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkx_mux_out6.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKX_MUX_OUT7] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkx_mux_out7.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKX_MUX_OUT8] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkx_mux_out8.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AHCLKX_MUX_OUT9] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_mcasp_ahclkx_mux_out9.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_OBSCLK0_MUX_OUT0] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= CLK_DATA_FLAG_ALLOW_FREQ_CHANGE,
		.data	= &clk_data_obsclk0_mux_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_OSBCLK0_DIV_OUT0] =						  {
		.parent =							  {
			CLK_J721E_OBSCLK0_MUX_OUT0,
			1,
		},
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_osbclk0_div_out0.data_div.data,
		.type	= CLK_TYPE_DIV,
	},
	[CLK_J721E_ASRC_RXSYNC_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ASRC_RXSYNC_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ASRC_RXSYNC_SEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ASRC_RXSYNC_SEL_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ASRC_RXSYNC_SEL_OUT2] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ASRC_RXSYNC_SEL_out2.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ASRC_RXSYNC_SEL_OUT3] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ASRC_RXSYNC_SEL_out3.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ASRC_TXSYNC_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ASRC_TXSYNC_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ASRC_TXSYNC_SEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ASRC_TXSYNC_SEL_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ASRC_TXSYNC_SEL_OUT2] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ASRC_TXSYNC_SEL_out2.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ASRC_TXSYNC_SEL_OUT3] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ASRC_TXSYNC_SEL_out3.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_ATL_PCLKMUX_OUT0] =						  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_ATL_PCLKMUX_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_DPI_0_PCLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_j7_dpi_0_pclk.drv,
		.flags	= 0,
		.data	= &clk_data_DPI_0_PCLK_SEL_out0.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT10] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out10.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT11] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out11.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT12] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out12.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT13] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out13.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT14] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out14.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT15] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out15.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT16] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out16.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT17] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out17.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT18] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out18.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT19] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out19.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT2] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out2.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT3] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out3.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT4] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out4.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT5] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out5.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT6] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out6.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT7] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out7.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT8] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out8.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MAIN_TIMER_CLKSEL_OUT9] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_MAIN_TIMER_CLKSEL_out9.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AUXCLK_SEL_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_McASP_AUXCLK_SEL_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AUXCLK_SEL_OUT1] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_McASP_AUXCLK_SEL_out1.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AUXCLK_SEL_OUT10] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_McASP_AUXCLK_SEL_out10.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AUXCLK_SEL_OUT11] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_McASP_AUXCLK_SEL_out11.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AUXCLK_SEL_OUT2] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_McASP_AUXCLK_SEL_out2.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AUXCLK_SEL_OUT3] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_McASP_AUXCLK_SEL_out3.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AUXCLK_SEL_OUT4] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_McASP_AUXCLK_SEL_out4.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AUXCLK_SEL_OUT5] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_McASP_AUXCLK_SEL_out5.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AUXCLK_SEL_OUT6] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_McASP_AUXCLK_SEL_out6.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AUXCLK_SEL_OUT7] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_McASP_AUXCLK_SEL_out7.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AUXCLK_SEL_OUT8] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_McASP_AUXCLK_SEL_out8.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_MCASP_AUXCLK_SEL_OUT9] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_McASP_AUXCLK_SEL_out9.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_TIMER11_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_TIMER11_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_TIMER13_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_TIMER13_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_TIMER15_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_TIMER15_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_TIMER17_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_TIMER17_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_TIMER19_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_TIMER19_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_TIMER1_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_TIMER1_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_TIMER3_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_TIMER3_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_TIMER5_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_TIMER5_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_TIMER7_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_TIMER7_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_TIMER9_CASCADE_OUT0] =					  {
		.drv	= &clk_drv_mux_reg.drv,
		.flags	= 0,
		.data	= &clk_data_TIMER9_CASCADE_out0.data_mux.data,
		.type	= CLK_TYPE_MUX,
	},
	[CLK_J721E_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV24_CLK_CLK] =		  {
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_k3_pll_ctrl_wrap_main_0_chip_div24_clk_clk.data_div.data,
		.parent =							  {
			CLK_J721E_K3_PLL_CTRL_WRAP_MAIN_0_SYSCLKOUT_CLK,
			1,
		},
	},
	[CLK_J721E_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV24_CLK_CLK] =		  {
		.drv	= &clk_drv_div_reg.drv,
		.flags	= 0,
		.data	= &clk_data_k3_pll_ctrl_wrap_wkup_0_chip_div24_clk_clk.data_div.data,
		.parent =							  {
			CLK_J721E_K3_PLL_CTRL_WRAP_WKUP_0_SYSCLKOUT_CLK,
			1,
		},
	},
};

struct clk soc_clocks[ARRAY_SIZE(soc_clock_data)];
const size_t soc_clock_count = ARRAY_SIZE(soc_clock_data);
