// Copyright (C) 1991-2014 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Full Version"

// DATE "10/03/2015 13:33:58"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module slc3 (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	[15:0] S;
input 	Clk;
input 	Reset;
input 	Run;
input 	\Continue ;
output 	[11:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	CE;
output 	UB;
output 	LB;
output 	OE;
output 	WE;
output 	[19:0] ADDR;
output 	[15:0] Data;

// Design Ports Information
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("slc3_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \S[0]~input_o ;
wire \S[1]~input_o ;
wire \S[2]~input_o ;
wire \S[3]~input_o ;
wire \S[4]~input_o ;
wire \S[5]~input_o ;
wire \S[6]~input_o ;
wire \S[7]~input_o ;
wire \S[8]~input_o ;
wire \S[9]~input_o ;
wire \S[10]~input_o ;
wire \S[11]~input_o ;
wire \S[12]~input_o ;
wire \S[13]~input_o ;
wire \S[14]~input_o ;
wire \S[15]~input_o ;
wire \Continue~input_o ;
wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \state_controller|State.S_32~feeder_combout ;
wire \Reset~input_o ;
wire \state_controller|State.S_32~q ;
wire \Run~input_o ;
wire \state_controller|Selector2~3_combout ;
wire \state_controller|State.Halted~q ;
wire \state_controller|Selector2~1_combout ;
wire \state_controller|Selector2~2_combout ;
wire \state_controller|State.S_18~q ;
wire \state_controller|State.S_33_1~feeder_combout ;
wire \state_controller|State.S_33_1~q ;
wire \state_controller|State.S_33_2~feeder_combout ;
wire \state_controller|State.S_33_2~q ;
wire \state_controller|State.S_35~feeder_combout ;
wire \state_controller|State.S_35~q ;
wire \d0|pc|data[0]~16_combout ;
wire \Data[0]~input_o ;
wire \tr0|b[0]~feeder_combout ;
wire \muxforCPU_bus|Mux15~0_combout ;
wire \d0|pc|data[0]~17 ;
wire \d0|pc|data[1]~18_combout ;
wire \Data[1]~input_o ;
wire \muxforCPU_bus|Mux14~0_combout ;
wire \tr0|a[1]~feeder_combout ;
wire \Data[2]~input_o ;
wire \d0|pc|data[1]~19 ;
wire \d0|pc|data[2]~20_combout ;
wire \muxforCPU_bus|Mux13~0_combout ;
wire \tr0|a[2]~feeder_combout ;
wire \Data[3]~input_o ;
wire \d0|pc|data[2]~21 ;
wire \d0|pc|data[3]~22_combout ;
wire \muxforCPU_bus|Mux12~0_combout ;
wire \tr0|a[3]~feeder_combout ;
wire \Data[4]~input_o ;
wire \d0|pc|data[3]~23 ;
wire \d0|pc|data[4]~24_combout ;
wire \muxforCPU_bus|Mux11~0_combout ;
wire \tr0|a[4]~feeder_combout ;
wire \Data[5]~input_o ;
wire \tr0|b[5]~feeder_combout ;
wire \d0|pc|data[4]~25 ;
wire \d0|pc|data[5]~26_combout ;
wire \muxforCPU_bus|Mux10~0_combout ;
wire \Data[6]~input_o ;
wire \d0|pc|data[5]~27 ;
wire \d0|pc|data[6]~28_combout ;
wire \muxforCPU_bus|Mux9~0_combout ;
wire \Data[7]~input_o ;
wire \d0|pc|data[6]~29 ;
wire \d0|pc|data[7]~30_combout ;
wire \muxforCPU_bus|Mux8~0_combout ;
wire \Data[8]~input_o ;
wire \tr0|b[8]~feeder_combout ;
wire \d0|pc|data[7]~31 ;
wire \d0|pc|data[8]~32_combout ;
wire \muxforCPU_bus|Mux7~0_combout ;
wire \Data[9]~input_o ;
wire \d0|pc|data[8]~33 ;
wire \d0|pc|data[9]~34_combout ;
wire \muxforCPU_bus|Mux6~0_combout ;
wire \d0|pc|data[9]~35 ;
wire \d0|pc|data[10]~36_combout ;
wire \Data[10]~input_o ;
wire \tr0|b[10]~feeder_combout ;
wire \muxforCPU_bus|Mux5~0_combout ;
wire \d0|pc|data[10]~37 ;
wire \d0|pc|data[11]~38_combout ;
wire \Data[11]~input_o ;
wire \muxforCPU_bus|Mux4~0_combout ;
wire \d0|pc|data[11]~39 ;
wire \d0|pc|data[12]~40_combout ;
wire \Data[12]~input_o ;
wire \tr0|b[12]~feeder_combout ;
wire \muxforCPU_bus|Mux3~0_combout ;
wire \Data[13]~input_o ;
wire \tr0|b[13]~feeder_combout ;
wire \d0|pc|data[12]~41 ;
wire \d0|pc|data[13]~42_combout ;
wire \muxforCPU_bus|Mux2~0_combout ;
wire \d0|pc|data[13]~43 ;
wire \d0|pc|data[14]~44_combout ;
wire \Data[14]~input_o ;
wire \tr0|b[14]~feeder_combout ;
wire \muxforCPU_bus|Mux1~0_combout ;
wire \Data[15]~input_o ;
wire \tr0|b[15]~feeder_combout ;
wire \d0|pc|data[14]~45 ;
wire \d0|pc|data[15]~46_combout ;
wire \muxforCPU_bus|Mux0~0_combout ;
wire \state_controller|Selector2~0_combout ;
wire \d0|irunit|data[0]~feeder_combout ;
wire \d0|mar|data[0]~16_combout ;
wire \d0|irunit|data[1]~feeder_combout ;
wire \d0|mar|data[0]~17 ;
wire \d0|mar|data[1]~18_combout ;
wire \d0|irunit|data[2]~feeder_combout ;
wire \d0|mar|data[1]~19 ;
wire \d0|mar|data[2]~20_combout ;
wire \d0|irunit|data[3]~feeder_combout ;
wire \d0|mar|data[2]~21 ;
wire \d0|mar|data[3]~22_combout ;
wire \d0|irunit|data[4]~feeder_combout ;
wire \d0|mar|data[3]~23 ;
wire \d0|mar|data[4]~24_combout ;
wire \d0|mar|data[4]~25 ;
wire \d0|mar|data[5]~26_combout ;
wire \d0|mar|data[5]~27 ;
wire \d0|mar|data[6]~28_combout ;
wire \d0|mar|data[6]~29 ;
wire \d0|mar|data[7]~30_combout ;
wire \d0|mar|data[7]~31 ;
wire \d0|mar|data[8]~32_combout ;
wire \d0|mar|data[8]~33 ;
wire \d0|mar|data[9]~34_combout ;
wire \d0|mar|data[9]~35 ;
wire \d0|mar|data[10]~36_combout ;
wire \d0|mar|data[10]~37 ;
wire \d0|mar|data[11]~38_combout ;
wire \d0|mar|data[11]~39 ;
wire \d0|mar|data[12]~40_combout ;
wire \d0|mar|data[12]~41 ;
wire \d0|mar|data[13]~42_combout ;
wire \d0|mar|data[13]~43 ;
wire \d0|mar|data[14]~44_combout ;
wire \d0|mar|data[14]~45 ;
wire \d0|mar|data[15]~46_combout ;
wire [15:0] \d0|mar|data ;
wire [15:0] \d0|pc|data ;
wire [15:0] \d0|irunit|data ;
wire [15:0] \tr0|b ;
wire [15:0] \tr0|a ;


// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Data[0]~output (
	.i(\tr0|a [0]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\tr0|a [1]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Data[2]~output (
	.i(\tr0|a [2]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\tr0|a [3]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Data[4]~output (
	.i(\tr0|a [4]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\tr0|a [5]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Data[6]~output (
	.i(\tr0|a [6]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\tr0|a [7]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Data[8]~output (
	.i(\tr0|a [8]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Data[9]~output (
	.i(\tr0|a [9]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Data[10]~output (
	.i(\tr0|a [10]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Data[11]~output (
	.i(\tr0|a [11]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Data[12]~output (
	.i(\tr0|a [12]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Data[13]~output (
	.i(\tr0|a [13]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Data[14]~output (
	.i(\tr0|a [14]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Data[15]~output (
	.i(\tr0|a [15]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE~output (
	.i(\state_controller|Selector2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ADDR[0]~output (
	.i(\d0|mar|data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ADDR[1]~output (
	.i(\d0|mar|data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \ADDR[2]~output (
	.i(\d0|mar|data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ADDR[3]~output (
	.i(\d0|mar|data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \ADDR[4]~output (
	.i(\d0|mar|data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ADDR[5]~output (
	.i(\d0|mar|data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\d0|mar|data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ADDR[7]~output (
	.i(\d0|mar|data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDR[8]~output (
	.i(\d0|mar|data [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ADDR[9]~output (
	.i(\d0|mar|data [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \ADDR[10]~output (
	.i(\d0|mar|data [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR[11]~output (
	.i(\d0|mar|data [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\d0|mar|data [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \ADDR[13]~output (
	.i(\d0|mar|data [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ADDR[14]~output (
	.i(\d0|mar|data [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ADDR[15]~output (
	.i(\d0|mar|data [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N10
cycloneive_lcell_comb \state_controller|State.S_32~feeder (
// Equation(s):
// \state_controller|State.S_32~feeder_combout  = \state_controller|State.S_35~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\state_controller|State.S_32~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State.S_32~feeder .lut_mask = 16'hFF00;
defparam \state_controller|State.S_32~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y1_N11
dffeas \state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State.S_32~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_32 .is_wysiwyg = "true";
defparam \state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N8
cycloneive_lcell_comb \state_controller|Selector2~3 (
// Equation(s):
// \state_controller|Selector2~3_combout  = (\state_controller|State.Halted~q ) # (!\Run~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.Halted~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\state_controller|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector2~3 .lut_mask = 16'hF0FF;
defparam \state_controller|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N9
dffeas \state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.Halted .is_wysiwyg = "true";
defparam \state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N18
cycloneive_lcell_comb \state_controller|Selector2~1 (
// Equation(s):
// \state_controller|Selector2~1_combout  = (!\state_controller|State.S_33_1~q  & (!\state_controller|State.S_33_2~q  & ((\state_controller|State.Halted~q ) # (!\Run~input_o ))))

	.dataa(\state_controller|State.S_33_1~q ),
	.datab(\state_controller|State.Halted~q ),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\state_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector2~1 .lut_mask = 16'h0405;
defparam \state_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N2
cycloneive_lcell_comb \state_controller|Selector2~2 (
// Equation(s):
// \state_controller|Selector2~2_combout  = (!\state_controller|State.S_32~q  & (!\state_controller|State.S_35~q  & (!\state_controller|State.S_18~q  & \state_controller|Selector2~1_combout )))

	.dataa(\state_controller|State.S_32~q ),
	.datab(\state_controller|State.S_35~q ),
	.datac(\state_controller|State.S_18~q ),
	.datad(\state_controller|Selector2~1_combout ),
	.cin(gnd),
	.combout(\state_controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector2~2 .lut_mask = 16'h0100;
defparam \state_controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N3
dffeas \state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_18 .is_wysiwyg = "true";
defparam \state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N12
cycloneive_lcell_comb \state_controller|State.S_33_1~feeder (
// Equation(s):
// \state_controller|State.S_33_1~feeder_combout  = \state_controller|State.S_18~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\state_controller|State.S_33_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State.S_33_1~feeder .lut_mask = 16'hFF00;
defparam \state_controller|State.S_33_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N13
dffeas \state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State.S_33_1~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N14
cycloneive_lcell_comb \state_controller|State.S_33_2~feeder (
// Equation(s):
// \state_controller|State.S_33_2~feeder_combout  = \state_controller|State.S_33_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\state_controller|State.S_33_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State.S_33_2~feeder .lut_mask = 16'hFF00;
defparam \state_controller|State.S_33_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N15
dffeas \state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State.S_33_2~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N28
cycloneive_lcell_comb \state_controller|State.S_35~feeder (
// Equation(s):
// \state_controller|State.S_35~feeder_combout  = \state_controller|State.S_33_2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State.S_35~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State.S_35~feeder .lut_mask = 16'hF0F0;
defparam \state_controller|State.S_35~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N29
dffeas \state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State.S_35~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_35 .is_wysiwyg = "true";
defparam \state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N0
cycloneive_lcell_comb \d0|pc|data[0]~16 (
// Equation(s):
// \d0|pc|data[0]~16_combout  = \d0|pc|data [0] $ (VCC)
// \d0|pc|data[0]~17  = CARRY(\d0|pc|data [0])

	.dataa(gnd),
	.datab(\d0|pc|data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|pc|data[0]~16_combout ),
	.cout(\d0|pc|data[0]~17 ));
// synopsys translate_off
defparam \d0|pc|data[0]~16 .lut_mask = 16'h33CC;
defparam \d0|pc|data[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y1_N1
dffeas \d0|pc|data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[0] .is_wysiwyg = "true";
defparam \d0|pc|data[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N18
cycloneive_lcell_comb \tr0|b[0]~feeder (
// Equation(s):
// \tr0|b[0]~feeder_combout  = \Data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[0]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[0]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N19
dffeas \tr0|b[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[0] .is_wysiwyg = "true";
defparam \tr0|b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N0
cycloneive_lcell_comb \muxforCPU_bus|Mux15~0 (
// Equation(s):
// \muxforCPU_bus|Mux15~0_combout  = (\state_controller|State.S_35~q  & ((\tr0|b [0]))) # (!\state_controller|State.S_35~q  & (\d0|pc|data [0]))

	.dataa(\state_controller|State.S_35~q ),
	.datab(gnd),
	.datac(\d0|pc|data [0]),
	.datad(\tr0|b [0]),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux15~0 .lut_mask = 16'hFA50;
defparam \muxforCPU_bus|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N1
dffeas \tr0|a[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[0] .is_wysiwyg = "true";
defparam \tr0|a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N2
cycloneive_lcell_comb \d0|pc|data[1]~18 (
// Equation(s):
// \d0|pc|data[1]~18_combout  = (\d0|pc|data [1] & (!\d0|pc|data[0]~17 )) # (!\d0|pc|data [1] & ((\d0|pc|data[0]~17 ) # (GND)))
// \d0|pc|data[1]~19  = CARRY((!\d0|pc|data[0]~17 ) # (!\d0|pc|data [1]))

	.dataa(gnd),
	.datab(\d0|pc|data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[0]~17 ),
	.combout(\d0|pc|data[1]~18_combout ),
	.cout(\d0|pc|data[1]~19 ));
// synopsys translate_off
defparam \d0|pc|data[1]~18 .lut_mask = 16'h3C3F;
defparam \d0|pc|data[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N3
dffeas \d0|pc|data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[1] .is_wysiwyg = "true";
defparam \d0|pc|data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y1_N3
dffeas \tr0|b[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[1] .is_wysiwyg = "true";
defparam \tr0|b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N2
cycloneive_lcell_comb \muxforCPU_bus|Mux14~0 (
// Equation(s):
// \muxforCPU_bus|Mux14~0_combout  = (\state_controller|State.S_35~q  & ((\tr0|b [1]))) # (!\state_controller|State.S_35~q  & (\d0|pc|data [1]))

	.dataa(\state_controller|State.S_35~q ),
	.datab(\d0|pc|data [1]),
	.datac(\tr0|b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux14~0 .lut_mask = 16'hE4E4;
defparam \muxforCPU_bus|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N26
cycloneive_lcell_comb \tr0|a[1]~feeder (
// Equation(s):
// \tr0|a[1]~feeder_combout  = \muxforCPU_bus|Mux14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux14~0_combout ),
	.cin(gnd),
	.combout(\tr0|a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|a[1]~feeder .lut_mask = 16'hFF00;
defparam \tr0|a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N27
dffeas \tr0|a[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[1] .is_wysiwyg = "true";
defparam \tr0|a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y1_N5
dffeas \tr0|b[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[2] .is_wysiwyg = "true";
defparam \tr0|b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N4
cycloneive_lcell_comb \d0|pc|data[2]~20 (
// Equation(s):
// \d0|pc|data[2]~20_combout  = (\d0|pc|data [2] & (\d0|pc|data[1]~19  $ (GND))) # (!\d0|pc|data [2] & (!\d0|pc|data[1]~19  & VCC))
// \d0|pc|data[2]~21  = CARRY((\d0|pc|data [2] & !\d0|pc|data[1]~19 ))

	.dataa(gnd),
	.datab(\d0|pc|data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[1]~19 ),
	.combout(\d0|pc|data[2]~20_combout ),
	.cout(\d0|pc|data[2]~21 ));
// synopsys translate_off
defparam \d0|pc|data[2]~20 .lut_mask = 16'hC30C;
defparam \d0|pc|data[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N5
dffeas \d0|pc|data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[2] .is_wysiwyg = "true";
defparam \d0|pc|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N4
cycloneive_lcell_comb \muxforCPU_bus|Mux13~0 (
// Equation(s):
// \muxforCPU_bus|Mux13~0_combout  = (\state_controller|State.S_35~q  & (\tr0|b [2])) # (!\state_controller|State.S_35~q  & ((\d0|pc|data [2])))

	.dataa(gnd),
	.datab(\state_controller|State.S_35~q ),
	.datac(\tr0|b [2]),
	.datad(\d0|pc|data [2]),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux13~0 .lut_mask = 16'hF3C0;
defparam \muxforCPU_bus|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N24
cycloneive_lcell_comb \tr0|a[2]~feeder (
// Equation(s):
// \tr0|a[2]~feeder_combout  = \muxforCPU_bus|Mux13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\muxforCPU_bus|Mux13~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tr0|a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|a[2]~feeder .lut_mask = 16'hF0F0;
defparam \tr0|a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N25
dffeas \tr0|a[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[2] .is_wysiwyg = "true";
defparam \tr0|a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y1_N7
dffeas \tr0|b[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[3] .is_wysiwyg = "true";
defparam \tr0|b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N6
cycloneive_lcell_comb \d0|pc|data[3]~22 (
// Equation(s):
// \d0|pc|data[3]~22_combout  = (\d0|pc|data [3] & (!\d0|pc|data[2]~21 )) # (!\d0|pc|data [3] & ((\d0|pc|data[2]~21 ) # (GND)))
// \d0|pc|data[3]~23  = CARRY((!\d0|pc|data[2]~21 ) # (!\d0|pc|data [3]))

	.dataa(\d0|pc|data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[2]~21 ),
	.combout(\d0|pc|data[3]~22_combout ),
	.cout(\d0|pc|data[3]~23 ));
// synopsys translate_off
defparam \d0|pc|data[3]~22 .lut_mask = 16'h5A5F;
defparam \d0|pc|data[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N7
dffeas \d0|pc|data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[3] .is_wysiwyg = "true";
defparam \d0|pc|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N6
cycloneive_lcell_comb \muxforCPU_bus|Mux12~0 (
// Equation(s):
// \muxforCPU_bus|Mux12~0_combout  = (\state_controller|State.S_35~q  & (\tr0|b [3])) # (!\state_controller|State.S_35~q  & ((\d0|pc|data [3])))

	.dataa(gnd),
	.datab(\state_controller|State.S_35~q ),
	.datac(\tr0|b [3]),
	.datad(\d0|pc|data [3]),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux12~0 .lut_mask = 16'hF3C0;
defparam \muxforCPU_bus|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N30
cycloneive_lcell_comb \tr0|a[3]~feeder (
// Equation(s):
// \tr0|a[3]~feeder_combout  = \muxforCPU_bus|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux12~0_combout ),
	.cin(gnd),
	.combout(\tr0|a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|a[3]~feeder .lut_mask = 16'hFF00;
defparam \tr0|a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N31
dffeas \tr0|a[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[3] .is_wysiwyg = "true";
defparam \tr0|a[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y1_N25
dffeas \tr0|b[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[4] .is_wysiwyg = "true";
defparam \tr0|b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N8
cycloneive_lcell_comb \d0|pc|data[4]~24 (
// Equation(s):
// \d0|pc|data[4]~24_combout  = (\d0|pc|data [4] & (\d0|pc|data[3]~23  $ (GND))) # (!\d0|pc|data [4] & (!\d0|pc|data[3]~23  & VCC))
// \d0|pc|data[4]~25  = CARRY((\d0|pc|data [4] & !\d0|pc|data[3]~23 ))

	.dataa(gnd),
	.datab(\d0|pc|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[3]~23 ),
	.combout(\d0|pc|data[4]~24_combout ),
	.cout(\d0|pc|data[4]~25 ));
// synopsys translate_off
defparam \d0|pc|data[4]~24 .lut_mask = 16'hC30C;
defparam \d0|pc|data[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N9
dffeas \d0|pc|data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[4] .is_wysiwyg = "true";
defparam \d0|pc|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N24
cycloneive_lcell_comb \muxforCPU_bus|Mux11~0 (
// Equation(s):
// \muxforCPU_bus|Mux11~0_combout  = (\state_controller|State.S_35~q  & (\tr0|b [4])) # (!\state_controller|State.S_35~q  & ((\d0|pc|data [4])))

	.dataa(\state_controller|State.S_35~q ),
	.datab(gnd),
	.datac(\tr0|b [4]),
	.datad(\d0|pc|data [4]),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux11~0 .lut_mask = 16'hF5A0;
defparam \muxforCPU_bus|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N28
cycloneive_lcell_comb \tr0|a[4]~feeder (
// Equation(s):
// \tr0|a[4]~feeder_combout  = \muxforCPU_bus|Mux11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux11~0_combout ),
	.cin(gnd),
	.combout(\tr0|a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|a[4]~feeder .lut_mask = 16'hFF00;
defparam \tr0|a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N29
dffeas \tr0|a[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[4] .is_wysiwyg = "true";
defparam \tr0|a[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N20
cycloneive_lcell_comb \tr0|b[5]~feeder (
// Equation(s):
// \tr0|b[5]~feeder_combout  = \Data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[5]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[5]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N21
dffeas \tr0|b[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[5] .is_wysiwyg = "true";
defparam \tr0|b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N10
cycloneive_lcell_comb \d0|pc|data[5]~26 (
// Equation(s):
// \d0|pc|data[5]~26_combout  = (\d0|pc|data [5] & (!\d0|pc|data[4]~25 )) # (!\d0|pc|data [5] & ((\d0|pc|data[4]~25 ) # (GND)))
// \d0|pc|data[5]~27  = CARRY((!\d0|pc|data[4]~25 ) # (!\d0|pc|data [5]))

	.dataa(\d0|pc|data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[4]~25 ),
	.combout(\d0|pc|data[5]~26_combout ),
	.cout(\d0|pc|data[5]~27 ));
// synopsys translate_off
defparam \d0|pc|data[5]~26 .lut_mask = 16'h5A5F;
defparam \d0|pc|data[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N11
dffeas \d0|pc|data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[5] .is_wysiwyg = "true";
defparam \d0|pc|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N0
cycloneive_lcell_comb \muxforCPU_bus|Mux10~0 (
// Equation(s):
// \muxforCPU_bus|Mux10~0_combout  = (\state_controller|State.S_35~q  & (\tr0|b [5])) # (!\state_controller|State.S_35~q  & ((\d0|pc|data [5])))

	.dataa(gnd),
	.datab(\tr0|b [5]),
	.datac(\d0|pc|data [5]),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux10~0 .lut_mask = 16'hCCF0;
defparam \muxforCPU_bus|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N1
dffeas \tr0|a[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[5] .is_wysiwyg = "true";
defparam \tr0|a[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y1_N23
dffeas \tr0|b[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[6] .is_wysiwyg = "true";
defparam \tr0|b[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N12
cycloneive_lcell_comb \d0|pc|data[6]~28 (
// Equation(s):
// \d0|pc|data[6]~28_combout  = (\d0|pc|data [6] & (\d0|pc|data[5]~27  $ (GND))) # (!\d0|pc|data [6] & (!\d0|pc|data[5]~27  & VCC))
// \d0|pc|data[6]~29  = CARRY((\d0|pc|data [6] & !\d0|pc|data[5]~27 ))

	.dataa(\d0|pc|data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[5]~27 ),
	.combout(\d0|pc|data[6]~28_combout ),
	.cout(\d0|pc|data[6]~29 ));
// synopsys translate_off
defparam \d0|pc|data[6]~28 .lut_mask = 16'hA50A;
defparam \d0|pc|data[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N13
dffeas \d0|pc|data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[6] .is_wysiwyg = "true";
defparam \d0|pc|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N26
cycloneive_lcell_comb \muxforCPU_bus|Mux9~0 (
// Equation(s):
// \muxforCPU_bus|Mux9~0_combout  = (\state_controller|State.S_35~q  & (\tr0|b [6])) # (!\state_controller|State.S_35~q  & ((\d0|pc|data [6])))

	.dataa(\tr0|b [6]),
	.datab(gnd),
	.datac(\d0|pc|data [6]),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux9~0 .lut_mask = 16'hAAF0;
defparam \muxforCPU_bus|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y1_N27
dffeas \tr0|a[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[6] .is_wysiwyg = "true";
defparam \tr0|a[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N3
dffeas \tr0|b[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[7] .is_wysiwyg = "true";
defparam \tr0|b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N14
cycloneive_lcell_comb \d0|pc|data[7]~30 (
// Equation(s):
// \d0|pc|data[7]~30_combout  = (\d0|pc|data [7] & (!\d0|pc|data[6]~29 )) # (!\d0|pc|data [7] & ((\d0|pc|data[6]~29 ) # (GND)))
// \d0|pc|data[7]~31  = CARRY((!\d0|pc|data[6]~29 ) # (!\d0|pc|data [7]))

	.dataa(gnd),
	.datab(\d0|pc|data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[6]~29 ),
	.combout(\d0|pc|data[7]~30_combout ),
	.cout(\d0|pc|data[7]~31 ));
// synopsys translate_off
defparam \d0|pc|data[7]~30 .lut_mask = 16'h3C3F;
defparam \d0|pc|data[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N15
dffeas \d0|pc|data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[7] .is_wysiwyg = "true";
defparam \d0|pc|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N8
cycloneive_lcell_comb \muxforCPU_bus|Mux8~0 (
// Equation(s):
// \muxforCPU_bus|Mux8~0_combout  = (\state_controller|State.S_35~q  & (\tr0|b [7])) # (!\state_controller|State.S_35~q  & ((\d0|pc|data [7])))

	.dataa(gnd),
	.datab(\tr0|b [7]),
	.datac(\d0|pc|data [7]),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux8~0 .lut_mask = 16'hCCF0;
defparam \muxforCPU_bus|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N9
dffeas \tr0|a[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[7] .is_wysiwyg = "true";
defparam \tr0|a[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N10
cycloneive_lcell_comb \tr0|b[8]~feeder (
// Equation(s):
// \tr0|b[8]~feeder_combout  = \Data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[8]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[8]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N11
dffeas \tr0|b[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[8] .is_wysiwyg = "true";
defparam \tr0|b[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N16
cycloneive_lcell_comb \d0|pc|data[8]~32 (
// Equation(s):
// \d0|pc|data[8]~32_combout  = (\d0|pc|data [8] & (\d0|pc|data[7]~31  $ (GND))) # (!\d0|pc|data [8] & (!\d0|pc|data[7]~31  & VCC))
// \d0|pc|data[8]~33  = CARRY((\d0|pc|data [8] & !\d0|pc|data[7]~31 ))

	.dataa(gnd),
	.datab(\d0|pc|data [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[7]~31 ),
	.combout(\d0|pc|data[8]~32_combout ),
	.cout(\d0|pc|data[8]~33 ));
// synopsys translate_off
defparam \d0|pc|data[8]~32 .lut_mask = 16'hC30C;
defparam \d0|pc|data[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N17
dffeas \d0|pc|data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[8] .is_wysiwyg = "true";
defparam \d0|pc|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N30
cycloneive_lcell_comb \muxforCPU_bus|Mux7~0 (
// Equation(s):
// \muxforCPU_bus|Mux7~0_combout  = (\state_controller|State.S_35~q  & (\tr0|b [8])) # (!\state_controller|State.S_35~q  & ((\d0|pc|data [8])))

	.dataa(\tr0|b [8]),
	.datab(gnd),
	.datac(\state_controller|State.S_35~q ),
	.datad(\d0|pc|data [8]),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux7~0 .lut_mask = 16'hAFA0;
defparam \muxforCPU_bus|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N31
dffeas \tr0|a[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[8] .is_wysiwyg = "true";
defparam \tr0|a[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y1_N25
dffeas \tr0|b[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[9] .is_wysiwyg = "true";
defparam \tr0|b[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N18
cycloneive_lcell_comb \d0|pc|data[9]~34 (
// Equation(s):
// \d0|pc|data[9]~34_combout  = (\d0|pc|data [9] & (!\d0|pc|data[8]~33 )) # (!\d0|pc|data [9] & ((\d0|pc|data[8]~33 ) # (GND)))
// \d0|pc|data[9]~35  = CARRY((!\d0|pc|data[8]~33 ) # (!\d0|pc|data [9]))

	.dataa(gnd),
	.datab(\d0|pc|data [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[8]~33 ),
	.combout(\d0|pc|data[9]~34_combout ),
	.cout(\d0|pc|data[9]~35 ));
// synopsys translate_off
defparam \d0|pc|data[9]~34 .lut_mask = 16'h3C3F;
defparam \d0|pc|data[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N19
dffeas \d0|pc|data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[9] .is_wysiwyg = "true";
defparam \d0|pc|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y1_N0
cycloneive_lcell_comb \muxforCPU_bus|Mux6~0 (
// Equation(s):
// \muxforCPU_bus|Mux6~0_combout  = (\state_controller|State.S_35~q  & (\tr0|b [9])) # (!\state_controller|State.S_35~q  & ((\d0|pc|data [9])))

	.dataa(gnd),
	.datab(\tr0|b [9]),
	.datac(\d0|pc|data [9]),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux6~0 .lut_mask = 16'hCCF0;
defparam \muxforCPU_bus|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y1_N1
dffeas \tr0|a[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[9] .is_wysiwyg = "true";
defparam \tr0|a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N20
cycloneive_lcell_comb \d0|pc|data[10]~36 (
// Equation(s):
// \d0|pc|data[10]~36_combout  = (\d0|pc|data [10] & (\d0|pc|data[9]~35  $ (GND))) # (!\d0|pc|data [10] & (!\d0|pc|data[9]~35  & VCC))
// \d0|pc|data[10]~37  = CARRY((\d0|pc|data [10] & !\d0|pc|data[9]~35 ))

	.dataa(gnd),
	.datab(\d0|pc|data [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[9]~35 ),
	.combout(\d0|pc|data[10]~36_combout ),
	.cout(\d0|pc|data[10]~37 ));
// synopsys translate_off
defparam \d0|pc|data[10]~36 .lut_mask = 16'hC30C;
defparam \d0|pc|data[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N21
dffeas \d0|pc|data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[10] .is_wysiwyg = "true";
defparam \d0|pc|data[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y1_N22
cycloneive_lcell_comb \tr0|b[10]~feeder (
// Equation(s):
// \tr0|b[10]~feeder_combout  = \Data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[10]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[10]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y1_N23
dffeas \tr0|b[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[10] .is_wysiwyg = "true";
defparam \tr0|b[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y1_N18
cycloneive_lcell_comb \muxforCPU_bus|Mux5~0 (
// Equation(s):
// \muxforCPU_bus|Mux5~0_combout  = (\state_controller|State.S_35~q  & ((\tr0|b [10]))) # (!\state_controller|State.S_35~q  & (\d0|pc|data [10]))

	.dataa(\d0|pc|data [10]),
	.datab(gnd),
	.datac(\tr0|b [10]),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux5~0 .lut_mask = 16'hF0AA;
defparam \muxforCPU_bus|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y1_N19
dffeas \tr0|a[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[10] .is_wysiwyg = "true";
defparam \tr0|a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N22
cycloneive_lcell_comb \d0|pc|data[11]~38 (
// Equation(s):
// \d0|pc|data[11]~38_combout  = (\d0|pc|data [11] & (!\d0|pc|data[10]~37 )) # (!\d0|pc|data [11] & ((\d0|pc|data[10]~37 ) # (GND)))
// \d0|pc|data[11]~39  = CARRY((!\d0|pc|data[10]~37 ) # (!\d0|pc|data [11]))

	.dataa(\d0|pc|data [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[10]~37 ),
	.combout(\d0|pc|data[11]~38_combout ),
	.cout(\d0|pc|data[11]~39 ));
// synopsys translate_off
defparam \d0|pc|data[11]~38 .lut_mask = 16'h5A5F;
defparam \d0|pc|data[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N23
dffeas \d0|pc|data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[11] .is_wysiwyg = "true";
defparam \d0|pc|data[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y1_N5
dffeas \tr0|b[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[11] .is_wysiwyg = "true";
defparam \tr0|b[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y1_N16
cycloneive_lcell_comb \muxforCPU_bus|Mux4~0 (
// Equation(s):
// \muxforCPU_bus|Mux4~0_combout  = (\state_controller|State.S_35~q  & ((\tr0|b [11]))) # (!\state_controller|State.S_35~q  & (\d0|pc|data [11]))

	.dataa(gnd),
	.datab(\d0|pc|data [11]),
	.datac(\tr0|b [11]),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux4~0 .lut_mask = 16'hF0CC;
defparam \muxforCPU_bus|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y1_N17
dffeas \tr0|a[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[11] .is_wysiwyg = "true";
defparam \tr0|a[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N24
cycloneive_lcell_comb \d0|pc|data[12]~40 (
// Equation(s):
// \d0|pc|data[12]~40_combout  = (\d0|pc|data [12] & (\d0|pc|data[11]~39  $ (GND))) # (!\d0|pc|data [12] & (!\d0|pc|data[11]~39  & VCC))
// \d0|pc|data[12]~41  = CARRY((\d0|pc|data [12] & !\d0|pc|data[11]~39 ))

	.dataa(gnd),
	.datab(\d0|pc|data [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[11]~39 ),
	.combout(\d0|pc|data[12]~40_combout ),
	.cout(\d0|pc|data[12]~41 ));
// synopsys translate_off
defparam \d0|pc|data[12]~40 .lut_mask = 16'hC30C;
defparam \d0|pc|data[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N25
dffeas \d0|pc|data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[12] .is_wysiwyg = "true";
defparam \d0|pc|data[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y1_N26
cycloneive_lcell_comb \tr0|b[12]~feeder (
// Equation(s):
// \tr0|b[12]~feeder_combout  = \Data[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[12]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[12]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y1_N27
dffeas \tr0|b[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[12] .is_wysiwyg = "true";
defparam \tr0|b[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y1_N14
cycloneive_lcell_comb \muxforCPU_bus|Mux3~0 (
// Equation(s):
// \muxforCPU_bus|Mux3~0_combout  = (\state_controller|State.S_35~q  & ((\tr0|b [12]))) # (!\state_controller|State.S_35~q  & (\d0|pc|data [12]))

	.dataa(\d0|pc|data [12]),
	.datab(gnd),
	.datac(\tr0|b [12]),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux3~0 .lut_mask = 16'hF0AA;
defparam \muxforCPU_bus|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y1_N15
dffeas \tr0|a[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[12] .is_wysiwyg = "true";
defparam \tr0|a[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y1_N12
cycloneive_lcell_comb \tr0|b[13]~feeder (
// Equation(s):
// \tr0|b[13]~feeder_combout  = \Data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[13]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[13]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y1_N13
dffeas \tr0|b[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[13] .is_wysiwyg = "true";
defparam \tr0|b[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N26
cycloneive_lcell_comb \d0|pc|data[13]~42 (
// Equation(s):
// \d0|pc|data[13]~42_combout  = (\d0|pc|data [13] & (!\d0|pc|data[12]~41 )) # (!\d0|pc|data [13] & ((\d0|pc|data[12]~41 ) # (GND)))
// \d0|pc|data[13]~43  = CARRY((!\d0|pc|data[12]~41 ) # (!\d0|pc|data [13]))

	.dataa(\d0|pc|data [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[12]~41 ),
	.combout(\d0|pc|data[13]~42_combout ),
	.cout(\d0|pc|data[13]~43 ));
// synopsys translate_off
defparam \d0|pc|data[13]~42 .lut_mask = 16'h5A5F;
defparam \d0|pc|data[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N27
dffeas \d0|pc|data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[13] .is_wysiwyg = "true";
defparam \d0|pc|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y1_N28
cycloneive_lcell_comb \muxforCPU_bus|Mux2~0 (
// Equation(s):
// \muxforCPU_bus|Mux2~0_combout  = (\state_controller|State.S_35~q  & (\tr0|b [13])) # (!\state_controller|State.S_35~q  & ((\d0|pc|data [13])))

	.dataa(\tr0|b [13]),
	.datab(gnd),
	.datac(\d0|pc|data [13]),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux2~0 .lut_mask = 16'hAAF0;
defparam \muxforCPU_bus|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y1_N29
dffeas \tr0|a[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[13] .is_wysiwyg = "true";
defparam \tr0|a[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N28
cycloneive_lcell_comb \d0|pc|data[14]~44 (
// Equation(s):
// \d0|pc|data[14]~44_combout  = (\d0|pc|data [14] & (\d0|pc|data[13]~43  $ (GND))) # (!\d0|pc|data [14] & (!\d0|pc|data[13]~43  & VCC))
// \d0|pc|data[14]~45  = CARRY((\d0|pc|data [14] & !\d0|pc|data[13]~43 ))

	.dataa(gnd),
	.datab(\d0|pc|data [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|pc|data[13]~43 ),
	.combout(\d0|pc|data[14]~44_combout ),
	.cout(\d0|pc|data[14]~45 ));
// synopsys translate_off
defparam \d0|pc|data[14]~44 .lut_mask = 16'hC30C;
defparam \d0|pc|data[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N29
dffeas \d0|pc|data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[14] .is_wysiwyg = "true";
defparam \d0|pc|data[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N20
cycloneive_lcell_comb \tr0|b[14]~feeder (
// Equation(s):
// \tr0|b[14]~feeder_combout  = \Data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[14]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[14]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N21
dffeas \tr0|b[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[14] .is_wysiwyg = "true";
defparam \tr0|b[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N16
cycloneive_lcell_comb \muxforCPU_bus|Mux1~0 (
// Equation(s):
// \muxforCPU_bus|Mux1~0_combout  = (\state_controller|State.S_35~q  & ((\tr0|b [14]))) # (!\state_controller|State.S_35~q  & (\d0|pc|data [14]))

	.dataa(\state_controller|State.S_35~q ),
	.datab(gnd),
	.datac(\d0|pc|data [14]),
	.datad(\tr0|b [14]),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux1~0 .lut_mask = 16'hFA50;
defparam \muxforCPU_bus|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N17
dffeas \tr0|a[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[14] .is_wysiwyg = "true";
defparam \tr0|a[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y1_N10
cycloneive_lcell_comb \tr0|b[15]~feeder (
// Equation(s):
// \tr0|b[15]~feeder_combout  = \Data[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Data[15]~input_o ),
	.cin(gnd),
	.combout(\tr0|b[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|b[15]~feeder .lut_mask = 16'hFF00;
defparam \tr0|b[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y1_N11
dffeas \tr0|b[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|b[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[15] .is_wysiwyg = "true";
defparam \tr0|b[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y1_N30
cycloneive_lcell_comb \d0|pc|data[15]~46 (
// Equation(s):
// \d0|pc|data[15]~46_combout  = \d0|pc|data [15] $ (\d0|pc|data[14]~45 )

	.dataa(\d0|pc|data [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\d0|pc|data[14]~45 ),
	.combout(\d0|pc|data[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \d0|pc|data[15]~46 .lut_mask = 16'h5A5A;
defparam \d0|pc|data[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X5_Y1_N31
dffeas \d0|pc|data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|pc|data[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|pc|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|pc|data[15] .is_wysiwyg = "true";
defparam \d0|pc|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y1_N30
cycloneive_lcell_comb \muxforCPU_bus|Mux0~0 (
// Equation(s):
// \muxforCPU_bus|Mux0~0_combout  = (\state_controller|State.S_35~q  & (\tr0|b [15])) # (!\state_controller|State.S_35~q  & ((\d0|pc|data [15])))

	.dataa(\tr0|b [15]),
	.datab(gnd),
	.datac(\d0|pc|data [15]),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\muxforCPU_bus|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxforCPU_bus|Mux0~0 .lut_mask = 16'hAAF0;
defparam \muxforCPU_bus|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y1_N31
dffeas \tr0|a[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\muxforCPU_bus|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[15] .is_wysiwyg = "true";
defparam \tr0|a[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y1_N16
cycloneive_lcell_comb \state_controller|Selector2~0 (
// Equation(s):
// \state_controller|Selector2~0_combout  = (!\state_controller|State.S_33_2~q  & !\state_controller|State.S_33_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(\state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\state_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector2~0 .lut_mask = 16'h000F;
defparam \state_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N8
cycloneive_lcell_comb \d0|irunit|data[0]~feeder (
// Equation(s):
// \d0|irunit|data[0]~feeder_combout  = \muxforCPU_bus|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux15~0_combout ),
	.cin(gnd),
	.combout(\d0|irunit|data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|irunit|data[0]~feeder .lut_mask = 16'hFF00;
defparam \d0|irunit|data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N9
dffeas \d0|irunit|data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|irunit|data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[0] .is_wysiwyg = "true";
defparam \d0|irunit|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N0
cycloneive_lcell_comb \d0|mar|data[0]~16 (
// Equation(s):
// \d0|mar|data[0]~16_combout  = (\d0|pc|data [0] & (\d0|irunit|data [0] $ (VCC))) # (!\d0|pc|data [0] & (\d0|irunit|data [0] & VCC))
// \d0|mar|data[0]~17  = CARRY((\d0|pc|data [0] & \d0|irunit|data [0]))

	.dataa(\d0|pc|data [0]),
	.datab(\d0|irunit|data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|mar|data[0]~16_combout ),
	.cout(\d0|mar|data[0]~17 ));
// synopsys translate_off
defparam \d0|mar|data[0]~16 .lut_mask = 16'h6688;
defparam \d0|mar|data[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y1_N1
dffeas \d0|mar|data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[0] .is_wysiwyg = "true";
defparam \d0|mar|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N14
cycloneive_lcell_comb \d0|irunit|data[1]~feeder (
// Equation(s):
// \d0|irunit|data[1]~feeder_combout  = \muxforCPU_bus|Mux14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux14~0_combout ),
	.cin(gnd),
	.combout(\d0|irunit|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|irunit|data[1]~feeder .lut_mask = 16'hFF00;
defparam \d0|irunit|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N15
dffeas \d0|irunit|data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|irunit|data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[1] .is_wysiwyg = "true";
defparam \d0|irunit|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N2
cycloneive_lcell_comb \d0|mar|data[1]~18 (
// Equation(s):
// \d0|mar|data[1]~18_combout  = (\d0|pc|data [1] & ((\d0|irunit|data [1] & (\d0|mar|data[0]~17  & VCC)) # (!\d0|irunit|data [1] & (!\d0|mar|data[0]~17 )))) # (!\d0|pc|data [1] & ((\d0|irunit|data [1] & (!\d0|mar|data[0]~17 )) # (!\d0|irunit|data [1] & 
// ((\d0|mar|data[0]~17 ) # (GND)))))
// \d0|mar|data[1]~19  = CARRY((\d0|pc|data [1] & (!\d0|irunit|data [1] & !\d0|mar|data[0]~17 )) # (!\d0|pc|data [1] & ((!\d0|mar|data[0]~17 ) # (!\d0|irunit|data [1]))))

	.dataa(\d0|pc|data [1]),
	.datab(\d0|irunit|data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|mar|data[0]~17 ),
	.combout(\d0|mar|data[1]~18_combout ),
	.cout(\d0|mar|data[1]~19 ));
// synopsys translate_off
defparam \d0|mar|data[1]~18 .lut_mask = 16'h9617;
defparam \d0|mar|data[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N3
dffeas \d0|mar|data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[1] .is_wysiwyg = "true";
defparam \d0|mar|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N4
cycloneive_lcell_comb \d0|irunit|data[2]~feeder (
// Equation(s):
// \d0|irunit|data[2]~feeder_combout  = \muxforCPU_bus|Mux13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux13~0_combout ),
	.cin(gnd),
	.combout(\d0|irunit|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|irunit|data[2]~feeder .lut_mask = 16'hFF00;
defparam \d0|irunit|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N5
dffeas \d0|irunit|data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|irunit|data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[2] .is_wysiwyg = "true";
defparam \d0|irunit|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N4
cycloneive_lcell_comb \d0|mar|data[2]~20 (
// Equation(s):
// \d0|mar|data[2]~20_combout  = ((\d0|irunit|data [2] $ (\d0|pc|data [2] $ (!\d0|mar|data[1]~19 )))) # (GND)
// \d0|mar|data[2]~21  = CARRY((\d0|irunit|data [2] & ((\d0|pc|data [2]) # (!\d0|mar|data[1]~19 ))) # (!\d0|irunit|data [2] & (\d0|pc|data [2] & !\d0|mar|data[1]~19 )))

	.dataa(\d0|irunit|data [2]),
	.datab(\d0|pc|data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|mar|data[1]~19 ),
	.combout(\d0|mar|data[2]~20_combout ),
	.cout(\d0|mar|data[2]~21 ));
// synopsys translate_off
defparam \d0|mar|data[2]~20 .lut_mask = 16'h698E;
defparam \d0|mar|data[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N5
dffeas \d0|mar|data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[2] .is_wysiwyg = "true";
defparam \d0|mar|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N6
cycloneive_lcell_comb \d0|irunit|data[3]~feeder (
// Equation(s):
// \d0|irunit|data[3]~feeder_combout  = \muxforCPU_bus|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux12~0_combout ),
	.cin(gnd),
	.combout(\d0|irunit|data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|irunit|data[3]~feeder .lut_mask = 16'hFF00;
defparam \d0|irunit|data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N7
dffeas \d0|irunit|data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|irunit|data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[3] .is_wysiwyg = "true";
defparam \d0|irunit|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N6
cycloneive_lcell_comb \d0|mar|data[3]~22 (
// Equation(s):
// \d0|mar|data[3]~22_combout  = (\d0|irunit|data [3] & ((\d0|pc|data [3] & (\d0|mar|data[2]~21  & VCC)) # (!\d0|pc|data [3] & (!\d0|mar|data[2]~21 )))) # (!\d0|irunit|data [3] & ((\d0|pc|data [3] & (!\d0|mar|data[2]~21 )) # (!\d0|pc|data [3] & 
// ((\d0|mar|data[2]~21 ) # (GND)))))
// \d0|mar|data[3]~23  = CARRY((\d0|irunit|data [3] & (!\d0|pc|data [3] & !\d0|mar|data[2]~21 )) # (!\d0|irunit|data [3] & ((!\d0|mar|data[2]~21 ) # (!\d0|pc|data [3]))))

	.dataa(\d0|irunit|data [3]),
	.datab(\d0|pc|data [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|mar|data[2]~21 ),
	.combout(\d0|mar|data[3]~22_combout ),
	.cout(\d0|mar|data[3]~23 ));
// synopsys translate_off
defparam \d0|mar|data[3]~22 .lut_mask = 16'h9617;
defparam \d0|mar|data[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N7
dffeas \d0|mar|data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[3] .is_wysiwyg = "true";
defparam \d0|mar|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N12
cycloneive_lcell_comb \d0|irunit|data[4]~feeder (
// Equation(s):
// \d0|irunit|data[4]~feeder_combout  = \muxforCPU_bus|Mux11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\muxforCPU_bus|Mux11~0_combout ),
	.cin(gnd),
	.combout(\d0|irunit|data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|irunit|data[4]~feeder .lut_mask = 16'hFF00;
defparam \d0|irunit|data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N13
dffeas \d0|irunit|data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|irunit|data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_35~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|irunit|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|irunit|data[4] .is_wysiwyg = "true";
defparam \d0|irunit|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N8
cycloneive_lcell_comb \d0|mar|data[4]~24 (
// Equation(s):
// \d0|mar|data[4]~24_combout  = ((\d0|pc|data [4] $ (\d0|irunit|data [4] $ (!\d0|mar|data[3]~23 )))) # (GND)
// \d0|mar|data[4]~25  = CARRY((\d0|pc|data [4] & ((\d0|irunit|data [4]) # (!\d0|mar|data[3]~23 ))) # (!\d0|pc|data [4] & (\d0|irunit|data [4] & !\d0|mar|data[3]~23 )))

	.dataa(\d0|pc|data [4]),
	.datab(\d0|irunit|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|mar|data[3]~23 ),
	.combout(\d0|mar|data[4]~24_combout ),
	.cout(\d0|mar|data[4]~25 ));
// synopsys translate_off
defparam \d0|mar|data[4]~24 .lut_mask = 16'h698E;
defparam \d0|mar|data[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N9
dffeas \d0|mar|data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[4] .is_wysiwyg = "true";
defparam \d0|mar|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N10
cycloneive_lcell_comb \d0|mar|data[5]~26 (
// Equation(s):
// \d0|mar|data[5]~26_combout  = (\d0|pc|data [5] & ((\d0|irunit|data [4] & (\d0|mar|data[4]~25  & VCC)) # (!\d0|irunit|data [4] & (!\d0|mar|data[4]~25 )))) # (!\d0|pc|data [5] & ((\d0|irunit|data [4] & (!\d0|mar|data[4]~25 )) # (!\d0|irunit|data [4] & 
// ((\d0|mar|data[4]~25 ) # (GND)))))
// \d0|mar|data[5]~27  = CARRY((\d0|pc|data [5] & (!\d0|irunit|data [4] & !\d0|mar|data[4]~25 )) # (!\d0|pc|data [5] & ((!\d0|mar|data[4]~25 ) # (!\d0|irunit|data [4]))))

	.dataa(\d0|pc|data [5]),
	.datab(\d0|irunit|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|mar|data[4]~25 ),
	.combout(\d0|mar|data[5]~26_combout ),
	.cout(\d0|mar|data[5]~27 ));
// synopsys translate_off
defparam \d0|mar|data[5]~26 .lut_mask = 16'h9617;
defparam \d0|mar|data[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N11
dffeas \d0|mar|data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[5] .is_wysiwyg = "true";
defparam \d0|mar|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N12
cycloneive_lcell_comb \d0|mar|data[6]~28 (
// Equation(s):
// \d0|mar|data[6]~28_combout  = ((\d0|pc|data [6] $ (\d0|irunit|data [4] $ (!\d0|mar|data[5]~27 )))) # (GND)
// \d0|mar|data[6]~29  = CARRY((\d0|pc|data [6] & ((\d0|irunit|data [4]) # (!\d0|mar|data[5]~27 ))) # (!\d0|pc|data [6] & (\d0|irunit|data [4] & !\d0|mar|data[5]~27 )))

	.dataa(\d0|pc|data [6]),
	.datab(\d0|irunit|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|mar|data[5]~27 ),
	.combout(\d0|mar|data[6]~28_combout ),
	.cout(\d0|mar|data[6]~29 ));
// synopsys translate_off
defparam \d0|mar|data[6]~28 .lut_mask = 16'h698E;
defparam \d0|mar|data[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N13
dffeas \d0|mar|data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[6] .is_wysiwyg = "true";
defparam \d0|mar|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N14
cycloneive_lcell_comb \d0|mar|data[7]~30 (
// Equation(s):
// \d0|mar|data[7]~30_combout  = (\d0|pc|data [7] & ((\d0|irunit|data [4] & (\d0|mar|data[6]~29  & VCC)) # (!\d0|irunit|data [4] & (!\d0|mar|data[6]~29 )))) # (!\d0|pc|data [7] & ((\d0|irunit|data [4] & (!\d0|mar|data[6]~29 )) # (!\d0|irunit|data [4] & 
// ((\d0|mar|data[6]~29 ) # (GND)))))
// \d0|mar|data[7]~31  = CARRY((\d0|pc|data [7] & (!\d0|irunit|data [4] & !\d0|mar|data[6]~29 )) # (!\d0|pc|data [7] & ((!\d0|mar|data[6]~29 ) # (!\d0|irunit|data [4]))))

	.dataa(\d0|pc|data [7]),
	.datab(\d0|irunit|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|mar|data[6]~29 ),
	.combout(\d0|mar|data[7]~30_combout ),
	.cout(\d0|mar|data[7]~31 ));
// synopsys translate_off
defparam \d0|mar|data[7]~30 .lut_mask = 16'h9617;
defparam \d0|mar|data[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N15
dffeas \d0|mar|data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[7] .is_wysiwyg = "true";
defparam \d0|mar|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N16
cycloneive_lcell_comb \d0|mar|data[8]~32 (
// Equation(s):
// \d0|mar|data[8]~32_combout  = ((\d0|pc|data [8] $ (\d0|irunit|data [4] $ (!\d0|mar|data[7]~31 )))) # (GND)
// \d0|mar|data[8]~33  = CARRY((\d0|pc|data [8] & ((\d0|irunit|data [4]) # (!\d0|mar|data[7]~31 ))) # (!\d0|pc|data [8] & (\d0|irunit|data [4] & !\d0|mar|data[7]~31 )))

	.dataa(\d0|pc|data [8]),
	.datab(\d0|irunit|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|mar|data[7]~31 ),
	.combout(\d0|mar|data[8]~32_combout ),
	.cout(\d0|mar|data[8]~33 ));
// synopsys translate_off
defparam \d0|mar|data[8]~32 .lut_mask = 16'h698E;
defparam \d0|mar|data[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N17
dffeas \d0|mar|data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[8] .is_wysiwyg = "true";
defparam \d0|mar|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N18
cycloneive_lcell_comb \d0|mar|data[9]~34 (
// Equation(s):
// \d0|mar|data[9]~34_combout  = (\d0|pc|data [9] & ((\d0|irunit|data [4] & (\d0|mar|data[8]~33  & VCC)) # (!\d0|irunit|data [4] & (!\d0|mar|data[8]~33 )))) # (!\d0|pc|data [9] & ((\d0|irunit|data [4] & (!\d0|mar|data[8]~33 )) # (!\d0|irunit|data [4] & 
// ((\d0|mar|data[8]~33 ) # (GND)))))
// \d0|mar|data[9]~35  = CARRY((\d0|pc|data [9] & (!\d0|irunit|data [4] & !\d0|mar|data[8]~33 )) # (!\d0|pc|data [9] & ((!\d0|mar|data[8]~33 ) # (!\d0|irunit|data [4]))))

	.dataa(\d0|pc|data [9]),
	.datab(\d0|irunit|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|mar|data[8]~33 ),
	.combout(\d0|mar|data[9]~34_combout ),
	.cout(\d0|mar|data[9]~35 ));
// synopsys translate_off
defparam \d0|mar|data[9]~34 .lut_mask = 16'h9617;
defparam \d0|mar|data[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N19
dffeas \d0|mar|data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[9] .is_wysiwyg = "true";
defparam \d0|mar|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N20
cycloneive_lcell_comb \d0|mar|data[10]~36 (
// Equation(s):
// \d0|mar|data[10]~36_combout  = ((\d0|pc|data [10] $ (\d0|irunit|data [4] $ (!\d0|mar|data[9]~35 )))) # (GND)
// \d0|mar|data[10]~37  = CARRY((\d0|pc|data [10] & ((\d0|irunit|data [4]) # (!\d0|mar|data[9]~35 ))) # (!\d0|pc|data [10] & (\d0|irunit|data [4] & !\d0|mar|data[9]~35 )))

	.dataa(\d0|pc|data [10]),
	.datab(\d0|irunit|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|mar|data[9]~35 ),
	.combout(\d0|mar|data[10]~36_combout ),
	.cout(\d0|mar|data[10]~37 ));
// synopsys translate_off
defparam \d0|mar|data[10]~36 .lut_mask = 16'h698E;
defparam \d0|mar|data[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N21
dffeas \d0|mar|data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[10] .is_wysiwyg = "true";
defparam \d0|mar|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N22
cycloneive_lcell_comb \d0|mar|data[11]~38 (
// Equation(s):
// \d0|mar|data[11]~38_combout  = (\d0|pc|data [11] & ((\d0|irunit|data [4] & (\d0|mar|data[10]~37  & VCC)) # (!\d0|irunit|data [4] & (!\d0|mar|data[10]~37 )))) # (!\d0|pc|data [11] & ((\d0|irunit|data [4] & (!\d0|mar|data[10]~37 )) # (!\d0|irunit|data [4] & 
// ((\d0|mar|data[10]~37 ) # (GND)))))
// \d0|mar|data[11]~39  = CARRY((\d0|pc|data [11] & (!\d0|irunit|data [4] & !\d0|mar|data[10]~37 )) # (!\d0|pc|data [11] & ((!\d0|mar|data[10]~37 ) # (!\d0|irunit|data [4]))))

	.dataa(\d0|pc|data [11]),
	.datab(\d0|irunit|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|mar|data[10]~37 ),
	.combout(\d0|mar|data[11]~38_combout ),
	.cout(\d0|mar|data[11]~39 ));
// synopsys translate_off
defparam \d0|mar|data[11]~38 .lut_mask = 16'h9617;
defparam \d0|mar|data[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N23
dffeas \d0|mar|data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[11] .is_wysiwyg = "true";
defparam \d0|mar|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N24
cycloneive_lcell_comb \d0|mar|data[12]~40 (
// Equation(s):
// \d0|mar|data[12]~40_combout  = ((\d0|irunit|data [4] $ (\d0|pc|data [12] $ (!\d0|mar|data[11]~39 )))) # (GND)
// \d0|mar|data[12]~41  = CARRY((\d0|irunit|data [4] & ((\d0|pc|data [12]) # (!\d0|mar|data[11]~39 ))) # (!\d0|irunit|data [4] & (\d0|pc|data [12] & !\d0|mar|data[11]~39 )))

	.dataa(\d0|irunit|data [4]),
	.datab(\d0|pc|data [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|mar|data[11]~39 ),
	.combout(\d0|mar|data[12]~40_combout ),
	.cout(\d0|mar|data[12]~41 ));
// synopsys translate_off
defparam \d0|mar|data[12]~40 .lut_mask = 16'h698E;
defparam \d0|mar|data[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N25
dffeas \d0|mar|data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[12] .is_wysiwyg = "true";
defparam \d0|mar|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N26
cycloneive_lcell_comb \d0|mar|data[13]~42 (
// Equation(s):
// \d0|mar|data[13]~42_combout  = (\d0|pc|data [13] & ((\d0|irunit|data [4] & (\d0|mar|data[12]~41  & VCC)) # (!\d0|irunit|data [4] & (!\d0|mar|data[12]~41 )))) # (!\d0|pc|data [13] & ((\d0|irunit|data [4] & (!\d0|mar|data[12]~41 )) # (!\d0|irunit|data [4] & 
// ((\d0|mar|data[12]~41 ) # (GND)))))
// \d0|mar|data[13]~43  = CARRY((\d0|pc|data [13] & (!\d0|irunit|data [4] & !\d0|mar|data[12]~41 )) # (!\d0|pc|data [13] & ((!\d0|mar|data[12]~41 ) # (!\d0|irunit|data [4]))))

	.dataa(\d0|pc|data [13]),
	.datab(\d0|irunit|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|mar|data[12]~41 ),
	.combout(\d0|mar|data[13]~42_combout ),
	.cout(\d0|mar|data[13]~43 ));
// synopsys translate_off
defparam \d0|mar|data[13]~42 .lut_mask = 16'h9617;
defparam \d0|mar|data[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N27
dffeas \d0|mar|data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[13] .is_wysiwyg = "true";
defparam \d0|mar|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N28
cycloneive_lcell_comb \d0|mar|data[14]~44 (
// Equation(s):
// \d0|mar|data[14]~44_combout  = ((\d0|pc|data [14] $ (\d0|irunit|data [4] $ (!\d0|mar|data[13]~43 )))) # (GND)
// \d0|mar|data[14]~45  = CARRY((\d0|pc|data [14] & ((\d0|irunit|data [4]) # (!\d0|mar|data[13]~43 ))) # (!\d0|pc|data [14] & (\d0|irunit|data [4] & !\d0|mar|data[13]~43 )))

	.dataa(\d0|pc|data [14]),
	.datab(\d0|irunit|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|mar|data[13]~43 ),
	.combout(\d0|mar|data[14]~44_combout ),
	.cout(\d0|mar|data[14]~45 ));
// synopsys translate_off
defparam \d0|mar|data[14]~44 .lut_mask = 16'h698E;
defparam \d0|mar|data[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N29
dffeas \d0|mar|data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[14] .is_wysiwyg = "true";
defparam \d0|mar|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N30
cycloneive_lcell_comb \d0|mar|data[15]~46 (
// Equation(s):
// \d0|mar|data[15]~46_combout  = \d0|irunit|data [4] $ (\d0|mar|data[14]~45  $ (\d0|pc|data [15]))

	.dataa(gnd),
	.datab(\d0|irunit|data [4]),
	.datac(gnd),
	.datad(\d0|pc|data [15]),
	.cin(\d0|mar|data[14]~45 ),
	.combout(\d0|mar|data[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \d0|mar|data[15]~46 .lut_mask = 16'hC33C;
defparam \d0|mar|data[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y1_N31
dffeas \d0|mar|data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|mar|data[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state_controller|State.S_18~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|mar|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|mar|data[15] .is_wysiwyg = "true";
defparam \d0|mar|data[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule
