(* ProofKwait.v -- whole-function WP for kwait() (xv6's wait()).

   The C, the instruction map and the contract are in SpecKwait.v; this file
   is the proof.  Its structure follows the control-flow graph, bottom up,
   one [Local Lemma] per block so that each [Qed] releases its own proof term
   (the argraw lesson in claude-notes/projects/proc-struct-resources.md):

     kw_epilogue    +0x7c .. +0x92   a0 = s3, restore ra/s0..s7, ret
     kw_exit_wait   +0xfa .. +0x108  release(&wait_lock); s3 = -1; -> +0x7c
     kw_exit_both   +0x94 .. +0xa8   release(&pp->lock); the above
     kw_found       +0x40 .. +0x78   pid, the optional copyout, the
                                     [pp->parent = 0] store, freeproc, the
                                     two releases -> +0x7c
     kw_scan        +0xb2/+0xaa/+0xae the INNER fuel loop over proc[]
     kw_round       +0xee .. +0xf8 and +0xce .. +0xea, under an iLöb: one
                                     turn of the OUTER loop, including the
                                     SPLIT sleep protocol
     wp_kwait_sconf +0x00 .. +0x3e   the prologue, then [kw_round]

   THE psz BUMP (xv6 0024d4b).  copyout gained a [psz] argument in a1, so
   [kw_found] now loads [p->sz] into a1 ([ld a1,72(s2)] at +0x50) before the
   [ld a0,80(s2)] it already had, and every later argument moved down a
   register (dstva a1->a2, src a2->a3, len a3->a4).  That one extra
   instruction is what shifts every offset from +0x50 on by four.  The
   contract no longer takes the [p_sz] / [p_pagetable] cells, so
   [proc_priv_copy]'s two cells are read here and stay with the caller
   across the call.

   THE SLEEP PROTOCOL IS SPLIT (SpecSleep.v's header): the round's foot now
   runs sleep_prepare(p) under wait_lock, releases wait_lock ITSELF, parks
   in the lock-free sleep(), and re-acquires -- so between +0xe0 and +0xea
   the thread holds NEITHER wait_lock NOR any p->lock.  That window is new;
   the loop invariant [kw_round] survives it because it is stated at the
   re-entry point +0xee with the lock re-taken, and the park is still the
   loop's one hart crossing.

   THE THREE THINGS THIS PROOF HAD TO GET RIGHT.

   * TWO NESTED LOOPS, TWO DIFFERENT INDUCTIONS.  The inner scan is bounded
     (64 slots) and is an ordinary fuel induction, exactly wakeup's and
     kkill's.  The outer loop is UNBOUNDED -- it re-scans after every wakeup
     -- so it is an [iLöb], and the step that pays for the later is sleep's
     own park.  The two are separate lemmas and the inner one takes its exit
     continuation (+0xce) as a PREMISE, so its IH keeps its leading [∀ k M]
     (fdalloc's rule).

   * [havekids] LIVES IN a4, A CALLER-SAVED TEMP.  That is legal only
     because gcc re-materialises it at +0xca after every call that could
     clobber it, so it is never live across one -- but it does mean the
     scan's register invariant has to carry a4 as well as the nine
     callee-saved values, and that the found arm (which does not read it)
     must not be made to.

   * THE CHILD IS REACHED THROUGH TWO LOCKS AT ONCE.  wait_lock hands over
     [WaitInv.parents_own] (which licenses the [ld a5,56(s1)] on EVERY slot
     and the [sd x0,56(s1)] on the chosen one), while the child's own
     p->lock hands over [SchedCtx.proc_lock_res] and, through its
     [inv_dormant] guard, the ZOMBIE's [ProcInv.proc_dormant].  Nothing ties
     the two together and nothing needs to: the scan is generic in the slot
     index, so the case [pp = p] (a process recorded as its own parent) is
     not refuted anywhere -- it simply proceeds, and the caller's own
     [proc_priv] rides through untouched. *)
From Stdlib Require Import ZArith Lia List.
From stdpp Require Import gmap list bitvector.definitions.
From iris.proofmode Require Import proofmode.
From iris.program_logic Require Import language weakestpre lifting.
From iris.base_logic.lib Require Import ghost_var invariants gen_heap.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import Riscv.rv64d_types Riscv.rv64d Riscv.riscv_extras.
Require Import RiscvModelBytes RiscvLang RiscvPtsto.
Require Import RegFile.
Require Import RiscvExtras.
Require Import InstrBytes KernelText.
Require Import StackOwn CalleeSaved.
Require Import WpMmodeLeafBase.
Require Import KernelRvcDecode.
Require Import WpSconfAlu WpSconfMem WpSconfCtl WpSconfBtype WpSmodeIntr.
Require Import IntrDefs WpNext.
Require Import CpuOwn.
Require Import WpLock.
Require Import ArrCursor.
Require Import ProcGeom.
Require Import PageGeom.
Require Import KvmSpec.
Require Import UserPtTree.
Require Import ProcPtOwn.
Require Import FdSlots.
Require Import FileInvDefs.
Require Import ProcInv.
Require Import SchedCtx.
Require Import WaitInv.
Require Import SpecAcquire SpecRelease SpecMyproc SpecKilled SpecSleepPrepare SpecSleep.
Require Import SpecCopyout SpecFreeproc.
Require Import PidLock.   (* freeproc's <pid_lock> premise *)
Require Import SpecProcinit.
Require Import SpecKwait.
From Kernel Require KernelInstrs KernelSyms.
Require Import CodeKwait.
Require Import ProcAvail.
Require Import Xv6G.   (* the ghost-state bundle; see its header *)
Import Defs.
Require Import TsoCtx.
Require Import ZombEv.   (* [zev]: the zombie ledger's events -- the reap's append *)
Local Open Scope Z_scope.
(* a failing tactic in a whole-function WP over [proc_priv] otherwise spends
   tens of minutes FORMATTING the goal -- see durable-notes. *)
Set Printing Depth 40.

Notation KW := KernelSyms.kwait.

Ltac reg_neq_top :=
  lazymatch goal with
  | |- ?a <> ?b => tryif unify a b then fail else (vm_compute; discriminate)
  end.

(* ------------------------------------------------------------------ *)
(* Pure helpers.  Stated with only [mword]/[Z]/[nat] in scope, per the  *)
(* zify rule in durable-notes.                                          *)
(* ------------------------------------------------------------------ *)

(* the five field displacements the scan and the found arm use *)
Lemma kw_state_off `{XI : CurCtx} (X : mword 64) :
  add_vec X (sign_extend' 64 (mword_of_int 24 : mword 12)) = p_state X.
Proof. rewrite /p_state /state_off. f_equal; apply bv_eq; vm_compute; reflexivity. Qed.

Lemma kw_xstate_off `{XI : CurCtx} (X : mword 64) :
  add_vec X (sign_extend' 64 (mword_of_int 44 : mword 12)) = p_xstate X.
Proof. rewrite /p_xstate. f_equal; apply bv_eq; vm_compute; reflexivity. Qed.

Lemma kw_pid_off `{XI : CurCtx} (X : mword 64) :
  add_vec X (sign_extend' 64 (mword_of_int 48 : mword 12)) = p_pid X.
Proof. reflexivity. Qed.

Lemma kw_parent_off `{XI : CurCtx} (X : mword 64) :
  add_vec X (sign_extend' 64 (mword_of_int 56 : mword 12)) = p_parent X.
Proof. exact (p_parent_sext X). Qed.

Lemma kw_pagetable_off `{XI : CurCtx} (X : mword 64) :
  add_vec X (sign_extend' 64 (mword_of_int 80 : mword 12)) = p_pagetable X.
Proof. rewrite /p_pagetable. f_equal; apply bv_eq; vm_compute; reflexivity. Qed.

(* a state cell whose 64-bit sign extension is 5 is ZOMBIE *)
Lemma kw_sext_zombie `{XI : CurCtx} (st : mword 32) :
  (mword_of_int 5 : mword 64) = sign_extend' 64 st -> st = ZOMBIE.
Proof.
  intro H.
  assert (Ht : trunc32 (mword_of_int 5 : mword 64) = trunc32 (sign_extend' 64 st))
    by (rewrite H; reflexivity).
  rewrite trunc32_sext64 in Ht. rewrite -Ht.
  apply bv_eq; vm_compute; reflexivity.
Qed.

(* writing back the descriptor that is already there is a no-op -- what the
   arms that never call copyout need to close the block's [upd_upt]. *)
Lemma upd_upt_id `{XI : CurCtx} (V : pprivate) : upd_upt V (pv_upt V) = V.
Proof. by destruct V. Qed.

(* The stack-budget and nesting side conditions, as NAMED lemmas with only
   [nat]/[Z] in scope.  Inside these blocks the context is full of
   [bv_unsigned]s, so an inline [ltac:(lia)] answers "Cannot find witness" --
   the zify-hook rule in durable-notes, hit at every call site. *)
Lemma kw_K10 `{XI : CurCtx} (K : nat) : (K_kwait <= K)%nat -> (10 <= K - 10)%nat.
Proof. lia. Qed.
Lemma kw_K10K `{XI : CurCtx} (K : nat) : (K_kwait <= K)%nat -> (10 <= K)%nat.
Proof. lia. Qed.
Lemma kw_K14 `{XI : CurCtx} (K : nat) : (K_kwait <= K)%nat -> (14 <= K - 10)%nat.
Proof. lia. Qed.
Lemma kw_K22 `{XI : CurCtx} (K : nat) : (K_kwait <= K)%nat -> (22 <= K - 10)%nat.
Proof. lia. Qed.
Lemma kw_K44 `{XI : CurCtx} (K : nat) : (K_kwait <= K)%nat -> (44 <= K - 10)%nat.
Proof. lia. Qed.
Lemma kw_K52 `{XI : CurCtx} (K : nat) : (K_kwait <= K)%nat -> (52 <= K - 10)%nat.
Proof. lia. Qed.
Lemma kw_ilvl0 `{XI : CurCtx} : (Z.of_nat 0 + 1 < 2 ^ 31)%Z.
Proof. vm_compute. reflexivity. Qed.
Lemma kw_ilvl1 `{XI : CurCtx} : (Z.of_nat 1 + 1 < 2 ^ 31)%Z.
Proof. vm_compute. reflexivity. Qed.
Lemma kw_ilvl2 `{XI : CurCtx} : (Z.of_nat 2 + 1 < 2 ^ 31)%Z.
Proof. vm_compute. reflexivity. Qed.
Lemma kw_len4 `{XI : CurCtx} : (Z.of_nat 4 < 2 ^ 64)%Z.
Proof. vm_compute. reflexivity. Qed.

Lemma kw_eq_vec_refl `{XI : CurCtx} {n} (x : mword n) : eq_vec x x = true.
Proof. apply eq_vec_true_iff. reflexivity. Qed.

(* ------------------------------------------------------------------ *)
(* The register invariants.                                            *)
(* ------------------------------------------------------------------ *)
(* [kw_cs_rest] is the callee-saved registers kwait neither saves nor uses
   -- s8..s11 -- as ONE predicate rather than four equalities: the blocks
   thread it through every call with [callee_saved_lookup] and the epilogue
   cashes it in for the four matching conjuncts of the final
   [callee_saved].  Spelled with [csp_rs1] (not [mword_of_int 2]) per
   durable-notes: [congruence] cannot bridge the two. *)
Definition kw_cs_rest `{XI : CurCtx} (M mb : regfile) : Prop :=
  forall r : mword 5, is_cs_idx r = true ->
    r <> csp_rs1 ->
    r <> (mword_of_int 8 : mword 5) -> r <> (mword_of_int 9 : mword 5) ->
    r <> (mword_of_int 18 : mword 5) -> r <> (mword_of_int 19 : mword 5) ->
    r <> (mword_of_int 20 : mword 5) -> r <> (mword_of_int 21 : mword 5) ->
    r <> (mword_of_int 22 : mword 5) -> r <> (mword_of_int 23 : mword 5) ->
    M !!! Regidx r = mb !!! Regidx r.

Lemma kw_cs_rest_cs `{XI : CurCtx} (M M' mb : regfile) :
  callee_saved M M' -> kw_cs_rest M mb -> kw_cs_rest M' mb.
Proof.
  intros Hcs H r Hr N2 N8 N9 N18 N19 N20 N21 N22 N23.
  rewrite (callee_saved_lookup Hcs r Hr). by apply H.
Qed.

(* an insert at a NON-callee-saved register (a0..a5, ra) *)
Lemma kw_cs_rest_ncs `{XI : CurCtx} (M mb : regfile) (rr : mword 5) (v : mword 64) :
  is_cs_idx rr = false -> kw_cs_rest M mb -> kw_cs_rest (<[Regidx rr := v]> M) mb.
Proof.
  intros Hn H r Hr N2 N8 N9 N18 N19 N20 N21 N22 N23.
  rewrite upd_ne; [by apply H |].
  intro He. apply (is_cs_idx_true_neq rr r Hn Hr). by symmetry.
Qed.

(* ... and at each of the nine registers that ARE callee-saved but are
   excluded by the predicate's own premises.  One lemma apiece: the generic
   [kw_cs_rest_ncs] does NOT apply to them (durable-notes / kkill). *)
Lemma kw_cs_rest_sp `{XI : CurCtx} (M mb : regfile) (v : mword 64) :
  kw_cs_rest M mb -> kw_cs_rest (<[Regidx csp_rs1 := v]> M) mb.
Proof. intros H r Hr N2 N8 N9 N18 N19 N20 N21 N22 N23. rewrite upd_ne; [by apply H | congruence]. Qed.
Lemma kw_cs_rest_s0 `{XI : CurCtx} (M mb : regfile) (v : mword 64) :
  kw_cs_rest M mb -> kw_cs_rest (<[Regidx (mword_of_int 8 : mword 5) := v]> M) mb.
Proof. intros H r Hr N2 N8 N9 N18 N19 N20 N21 N22 N23. rewrite upd_ne; [by apply H | congruence]. Qed.
Lemma kw_cs_rest_s1 `{XI : CurCtx} (M mb : regfile) (v : mword 64) :
  kw_cs_rest M mb -> kw_cs_rest (<[Regidx (mword_of_int 9 : mword 5) := v]> M) mb.
Proof. intros H r Hr N2 N8 N9 N18 N19 N20 N21 N22 N23. rewrite upd_ne; [by apply H | congruence]. Qed.
Lemma kw_cs_rest_s2 `{XI : CurCtx} (M mb : regfile) (v : mword 64) :
  kw_cs_rest M mb -> kw_cs_rest (<[Regidx (mword_of_int 18 : mword 5) := v]> M) mb.
Proof. intros H r Hr N2 N8 N9 N18 N19 N20 N21 N22 N23. rewrite upd_ne; [by apply H | congruence]. Qed.
Lemma kw_cs_rest_s3 `{XI : CurCtx} (M mb : regfile) (v : mword 64) :
  kw_cs_rest M mb -> kw_cs_rest (<[Regidx (mword_of_int 19 : mword 5) := v]> M) mb.
Proof. intros H r Hr N2 N8 N9 N18 N19 N20 N21 N22 N23. rewrite upd_ne; [by apply H | congruence]. Qed.
Lemma kw_cs_rest_s4 `{XI : CurCtx} (M mb : regfile) (v : mword 64) :
  kw_cs_rest M mb -> kw_cs_rest (<[Regidx (mword_of_int 20 : mword 5) := v]> M) mb.
Proof. intros H r Hr N2 N8 N9 N18 N19 N20 N21 N22 N23. rewrite upd_ne; [by apply H | congruence]. Qed.
Lemma kw_cs_rest_s5 `{XI : CurCtx} (M mb : regfile) (v : mword 64) :
  kw_cs_rest M mb -> kw_cs_rest (<[Regidx (mword_of_int 21 : mword 5) := v]> M) mb.
Proof. intros H r Hr N2 N8 N9 N18 N19 N20 N21 N22 N23. rewrite upd_ne; [by apply H | congruence]. Qed.
Lemma kw_cs_rest_s6 `{XI : CurCtx} (M mb : regfile) (v : mword 64) :
  kw_cs_rest M mb -> kw_cs_rest (<[Regidx (mword_of_int 22 : mword 5) := v]> M) mb.
Proof. intros H r Hr N2 N8 N9 N18 N19 N20 N21 N22 N23. rewrite upd_ne; [by apply H | congruence]. Qed.
Lemma kw_cs_rest_s7 `{XI : CurCtx} (M mb : regfile) (v : mword 64) :
  kw_cs_rest M mb -> kw_cs_rest (<[Regidx (mword_of_int 23 : mword 5) := v]> M) mb.
Proof. intros H r Hr N2 N8 N9 N18 N19 N20 N21 N22 N23. rewrite upd_ne; [by apply H | congruence]. Qed.

Lemma kw_cs_rest_refl `{XI : CurCtx} (M : regfile) : kw_cs_rest M M.
Proof. intros r _ _ _ _ _ _ _ _ _ _. reflexivity. Qed.

(* ------------------------------------------------------------------ *)
(* The SCAN's register invariant.                                       *)
(* ------------------------------------------------------------------ *)
(* Note what is NOT here: [a4].  [havekids] lives in a caller-saved temp,
   so acquire and release clobber it, and the scan re-materialises it at
   +0xca after every call -- which is exactly why gcc may keep it there at
   all.  It rides beside this predicate as a separate equation, asserted
   only at the points where it is genuinely live (the loop head, the
   pp++/test tail, and the scan's exit). *)
Definition kw_scan_regs `{XI : CurCtx} (M mm : regfile) (pme addr : mword 64) (kk : nat) : Prop :=
  M !!! Regidx csp_rs1
    = add_vec (mm !!! Regidx csp_rs1)
        (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))) /\
  M !!! Regidx (mword_of_int 9 : mword 5) = proc_addr kk /\
  M !!! Regidx (mword_of_int 18 : mword 5) = pme /\
  M !!! Regidx (mword_of_int 19 : mword 5) = proc_addr NPROC /\
  M !!! Regidx (mword_of_int 20 : mword 5) = (mword_of_int 5 : mword 64) /\
  M !!! Regidx (mword_of_int 21 : mword 5) = (mword_of_int 1 : mword 64) /\
  M !!! Regidx (mword_of_int 22 : mword 5) = wait_lock_addr /\
  M !!! Regidx (mword_of_int 23 : mword 5) = addr /\
  kw_cs_rest M mm.

(* ===================================================================== *)
(* WHAT THE SCAN ACCUMULATES IN [havekids] (lane TRAP-ROWS, T4).          *)
(* ===================================================================== *)
(* a4 is set exactly once, at +0xca, and only on the arm that found a cell
   holding the reaper's own address.  So a4 STILL ZERO after the first
   [kk] cells is a claim about those cells -- and at [kk = NPROC], with the
   list's length, a claim about all of them, which is what
   [WaitInv.children_inv_empty] turns into an EMPTY children column.  The
   implication shape is what makes the accumulator free on the arm that
   sets the flag. *)
Definition kw_nokids `{XI : CurCtx} (hv pme : mword 64)
    (ps : list (mword 64)) (kk : nat) : Prop :=
  hv = (zero_reg : mword 64) ->
  forall i : nat, (i < kk)%nat -> ps !! i <> Some pme.

Lemma kw_nokids_0 `{XI : CurCtx} (hv pme : mword 64) (ps : list (mword 64)) :
  kw_nokids hv pme ps 0.
Proof. intros _ i Hi. exfalso. lia. Qed.

Lemma kw_nokids_step `{XI : CurCtx} (hv pme pv : mword 64)
    (ps : list (mword 64)) (kk : nat) :
  ps !! kk = Some pv -> pv <> pme ->
  kw_nokids hv pme ps kk -> kw_nokids hv pme ps (S kk).
Proof.
  intros Hpv Hne Hacc Hz i Hi.
  destruct (Nat.eq_dec i kk) as [-> | Hlt].
  - rewrite Hpv. intro Hc. apply Hne. injection Hc. exact (fun x => x).
  - exact (Hacc Hz i ltac:(lia)).
Qed.

Lemma kw_nokids_set `{XI : CurCtx} (hv pme : mword 64)
    (ps : list (mword 64)) (kk : nat) :
  hv <> (zero_reg : mword 64) -> kw_nokids hv pme ps kk.
Proof. intros Hnz Hz. exfalso. exact (Hnz Hz). Qed.

(* the scan's exit test, [beq s1,s3], as the index comparison *)
Lemma kw_neq_end `{XI : CurCtx} (i : nat) :
  (i <= NPROC)%nat ->
  neq_vec (proc_addr i) (proc_addr NPROC) = negb (Nat.eqb i NPROC).
Proof.
  intro Hi. rewrite !proc_addr_acur. unfold pacur.
  apply (acur_neq KernelSyms.proc proc_size i NPROC
           proc_base_nonneg proc_size_pos proc_end_fits Hi).
Qed.

Lemma kw_end_lt `{XI : CurCtx} (i : nat) : (i < NPROC)%nat -> eq_vec (proc_addr i) (proc_addr NPROC) = false.
Proof.
  intro Hi.
  assert (Hn : neq_vec (proc_addr i) (proc_addr NPROC) = true).
  { rewrite (kw_neq_end i (Nat.lt_le_incl _ _ Hi)).
    destruct (Nat.eqb_spec i NPROC) as [He | _]; [ exfalso; lia | reflexivity ]. }
  unfold neq_vec in Hn. by apply negb_true_iff in Hn.
Qed.

Lemma kw_fuel0 `{XI : CurCtx} (kk : nat) : (NPROC - kk <= 0)%nat -> (kk < NPROC)%nat -> False.
Proof. unfold NPROC. lia. Qed.

(* The three MOVES of the scan's register invariant, as named lemmas with
   the registers spelled out.  Do NOT inline these as
   [split_and!; first [rewrite (callee_saved_lookup H _ ltac:(...)) | ...]]:
   the [_] leaves the lemma's register argument an evar when the [ltac:]
   runs, which is durable-notes' "a tactic in an argument position whose
   expected type is still an evar can DIVERGE" -- it looks exactly like a
   slow file (measured here: no return in two minutes). *)
Lemma kw_scan_regs_cs `{XI : CurCtx} (M M' mm : regfile) (pme addr : mword 64) (kk : nat) :
  callee_saved M M' -> kw_scan_regs M mm pme addr kk -> kw_scan_regs M' mm pme addr kk.
Proof.
  intros Hcs (A1 & A2 & A3 & A4 & A5 & A6 & A7 & A8 & A9).
  rewrite /kw_scan_regs. split_and!.
  - rewrite (callee_saved_lookup Hcs csp_rs1 ltac:(vm_compute; reflexivity)). exact A1.
  - rewrite (callee_saved_lookup Hcs (mword_of_int 9 : mword 5) ltac:(vm_compute; reflexivity)). exact A2.
  - rewrite (callee_saved_lookup Hcs (mword_of_int 18 : mword 5) ltac:(vm_compute; reflexivity)). exact A3.
  - rewrite (callee_saved_lookup Hcs (mword_of_int 19 : mword 5) ltac:(vm_compute; reflexivity)). exact A4.
  - rewrite (callee_saved_lookup Hcs (mword_of_int 20 : mword 5) ltac:(vm_compute; reflexivity)). exact A5.
  - rewrite (callee_saved_lookup Hcs (mword_of_int 21 : mword 5) ltac:(vm_compute; reflexivity)). exact A6.
  - rewrite (callee_saved_lookup Hcs (mword_of_int 22 : mword 5) ltac:(vm_compute; reflexivity)). exact A7.
  - rewrite (callee_saved_lookup Hcs (mword_of_int 23 : mword 5) ltac:(vm_compute; reflexivity)). exact A8.
  - eapply kw_cs_rest_cs; [exact Hcs | exact A9].
Qed.

Lemma kw_scan_regs_ncs `{XI : CurCtx} (M mm : regfile) (pme addr : mword 64) (kk : nat)
    (rr : mword 5) (v : mword 64) :
  is_cs_idx rr = false ->
  kw_scan_regs M mm pme addr kk ->
  kw_scan_regs (<[Regidx rr := v]> M) mm pme addr kk.
Proof.
  intros Hn (A1 & A2 & A3 & A4 & A5 & A6 & A7 & A8 & A9).
  assert (Hne : forall c : mword 5, is_cs_idx c = true -> Regidx c <> Regidx rr)
    by (intros c Hc He; exact (is_cs_idx_true_neq rr c Hn Hc (eq_sym He))).
  rewrite /kw_scan_regs. split_and!.
  - rewrite upd_ne; [exact A1 | apply Hne; vm_compute; reflexivity].
  - rewrite upd_ne; [exact A2 | apply Hne; vm_compute; reflexivity].
  - rewrite upd_ne; [exact A3 | apply Hne; vm_compute; reflexivity].
  - rewrite upd_ne; [exact A4 | apply Hne; vm_compute; reflexivity].
  - rewrite upd_ne; [exact A5 | apply Hne; vm_compute; reflexivity].
  - rewrite upd_ne; [exact A6 | apply Hne; vm_compute; reflexivity].
  - rewrite upd_ne; [exact A7 | apply Hne; vm_compute; reflexivity].
  - rewrite upd_ne; [exact A8 | apply Hne; vm_compute; reflexivity].
  - by apply kw_cs_rest_ncs.
Qed.

(* ------------------------------------------------------------------ *)
(* THE OUTER LOOP's register invariant: the scan's, MINUS the cursor.   *)
(* ------------------------------------------------------------------ *)
(* At +0xe0 [s1] is dead -- the round is about to rebuild it from the
   [auipc]/[addi] pair -- so the round head cannot carry the [s1] conjunct
   and the scan's predicate cannot serve.  Everything else is the same,
   which is what the two bridges below say. *)
Definition kw_round_regs `{XI : CurCtx} (M mm : regfile) (pme addr : mword 64) : Prop :=
  M !!! Regidx csp_rs1
    = add_vec (mm !!! Regidx csp_rs1)
        (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))) /\
  M !!! Regidx (mword_of_int 18 : mword 5) = pme /\
  M !!! Regidx (mword_of_int 19 : mword 5) = proc_addr NPROC /\
  M !!! Regidx (mword_of_int 20 : mword 5) = (mword_of_int 5 : mword 64) /\
  M !!! Regidx (mword_of_int 21 : mword 5) = (mword_of_int 1 : mword 64) /\
  M !!! Regidx (mword_of_int 22 : mword 5) = wait_lock_addr /\
  M !!! Regidx (mword_of_int 23 : mword 5) = addr /\
  kw_cs_rest M mm.

Lemma kw_round_regs_of_scan `{XI : CurCtx} (M mm : regfile) (pme addr : mword 64) (kk : nat) :
  kw_scan_regs M mm pme addr kk -> kw_round_regs M mm pme addr.
Proof.
  intros (A1 & _ & A3 & A4 & A5 & A6 & A7 & A8 & A9).
  rewrite /kw_round_regs. split_and!; assumption.
Qed.

Lemma kw_scan_regs_of_round `{XI : CurCtx} (M mm : regfile) (pme addr : mword 64) :
  kw_round_regs M mm pme addr ->
  M !!! Regidx (mword_of_int 9 : mword 5) = proc_addr 0 ->
  kw_scan_regs M mm pme addr 0.
Proof.
  intros (A1 & A3 & A4 & A5 & A6 & A7 & A8 & A9) Hs1.
  rewrite /kw_scan_regs. split_and!; assumption.
Qed.

Lemma kw_round_regs_cs `{XI : CurCtx} (M M' mm : regfile) (pme addr : mword 64) :
  callee_saved M M' -> kw_round_regs M mm pme addr -> kw_round_regs M' mm pme addr.
Proof.
  intros Hcs (A1 & A3 & A4 & A5 & A6 & A7 & A8 & A9).
  rewrite /kw_round_regs. split_and!.
  - rewrite (callee_saved_lookup Hcs csp_rs1 ltac:(vm_compute; reflexivity)). exact A1.
  - rewrite (callee_saved_lookup Hcs (mword_of_int 18 : mword 5) ltac:(vm_compute; reflexivity)). exact A3.
  - rewrite (callee_saved_lookup Hcs (mword_of_int 19 : mword 5) ltac:(vm_compute; reflexivity)). exact A4.
  - rewrite (callee_saved_lookup Hcs (mword_of_int 20 : mword 5) ltac:(vm_compute; reflexivity)). exact A5.
  - rewrite (callee_saved_lookup Hcs (mword_of_int 21 : mword 5) ltac:(vm_compute; reflexivity)). exact A6.
  - rewrite (callee_saved_lookup Hcs (mword_of_int 22 : mword 5) ltac:(vm_compute; reflexivity)). exact A7.
  - rewrite (callee_saved_lookup Hcs (mword_of_int 23 : mword 5) ltac:(vm_compute; reflexivity)). exact A8.
  - eapply kw_cs_rest_cs; [exact Hcs | exact A9].
Qed.

Lemma kw_round_regs_ncs `{XI : CurCtx} (M mm : regfile) (pme addr : mword 64)
    (rr : mword 5) (v : mword 64) :
  is_cs_idx rr = false ->
  kw_round_regs M mm pme addr ->
  kw_round_regs (<[Regidx rr := v]> M) mm pme addr.
Proof.
  intros Hn (A1 & A3 & A4 & A5 & A6 & A7 & A8 & A9).
  assert (Hne : forall c : mword 5, is_cs_idx c = true -> Regidx c <> Regidx rr)
    by (intros c Hc He; exact (is_cs_idx_true_neq rr c Hn Hc (eq_sym He))).
  rewrite /kw_round_regs. split_and!.
  - rewrite upd_ne; [exact A1 | apply Hne; vm_compute; reflexivity].
  - rewrite upd_ne; [exact A3 | apply Hne; vm_compute; reflexivity].
  - rewrite upd_ne; [exact A4 | apply Hne; vm_compute; reflexivity].
  - rewrite upd_ne; [exact A5 | apply Hne; vm_compute; reflexivity].
  - rewrite upd_ne; [exact A6 | apply Hne; vm_compute; reflexivity].
  - rewrite upd_ne; [exact A7 | apply Hne; vm_compute; reflexivity].
  - rewrite upd_ne; [exact A8 | apply Hne; vm_compute; reflexivity].
  - by apply kw_cs_rest_ncs.
Qed.

(* [s1] is not a conjunct of the round's predicate, so the cursor's
   reconstruction is invisible to it -- but [s1] IS excluded by
   [kw_cs_rest], so the write still needs its own lemma. *)
Lemma kw_round_regs_s1w `{XI : CurCtx} (M mm : regfile) (pme addr : mword 64) (v : mword 64) :
  kw_round_regs M mm pme addr ->
  kw_round_regs (<[Regidx (mword_of_int 9 : mword 5) := v]> M) mm pme addr.
Proof.
  intros (A1 & A3 & A4 & A5 & A6 & A7 & A8 & A9).
  rewrite /kw_round_regs. split_and!.
  - rewrite upd_ne; [exact A1 | reg_neq_top].
  - rewrite upd_ne; [exact A3 | reg_neq_top].
  - rewrite upd_ne; [exact A4 | reg_neq_top].
  - rewrite upd_ne; [exact A5 | reg_neq_top].
  - rewrite upd_ne; [exact A6 | reg_neq_top].
  - rewrite upd_ne; [exact A7 | reg_neq_top].
  - rewrite upd_ne; [exact A8 | reg_neq_top].
  - by apply kw_cs_rest_s1.
Qed.

(* The two directions of "[eb = true], so a chain hypothesis stated at the
   literal [true] and one stated at [eb] are the same fact".  Named lemmas
   because [wp_next_chain]'s [specialize] cannot bridge the two spellings,
   and because [eb] must NOT be substituted inside a body that runs [iNext]
   over [cpu_own] (durable-notes / sp_post_sleep_body). *)
Lemma kw_chain_eb `{XI : CurCtx} (eb : bool) (pv : mword 64) (A B : CPU) :
  eb = true ->
  (true = false \/ pv = zero_reg -> A = B) ->
  (eb = false \/ pv = zero_reg -> A = B).
Proof. intros He H. by rewrite He. Qed.

Lemma kw_chain_true `{XI : CurCtx} (eb : bool) (pv : mword 64) (A B : CPU) :
  eb = true ->
  (eb = false \/ pv = zero_reg -> A = B) ->
  (true = false \/ pv = zero_reg -> A = B).
Proof. intros He H. by rewrite He in H. Qed.

(* the cursor bump: the ONLY write to a callee-saved register the scan makes *)
Lemma kw_scan_regs_s1 `{XI : CurCtx} (M mm : regfile) (pme addr : mword 64) (kk : nat) :
  kw_scan_regs M mm pme addr kk ->
  kw_scan_regs (<[Regidx (mword_of_int 9 : mword 5) := regval_into_reg (proc_addr (S kk))]> M)
    mm pme addr (S kk).
Proof.
  intros (A1 & A2 & A3 & A4 & A5 & A6 & A7 & A8 & A9).
  rewrite /kw_scan_regs. split_and!.
  - rewrite upd_ne; [exact A1 | reg_neq_top].
  - rewrite upd_eq. reflexivity.
  - rewrite upd_ne; [exact A3 | reg_neq_top].
  - rewrite upd_ne; [exact A4 | reg_neq_top].
  - rewrite upd_ne; [exact A5 | reg_neq_top].
  - rewrite upd_ne; [exact A6 | reg_neq_top].
  - rewrite upd_ne; [exact A7 | reg_neq_top].
  - rewrite upd_ne; [exact A8 | reg_neq_top].
  - by apply kw_cs_rest_s1.
Qed.



Module KwaitProof (Acquire : ACQUIRE) (Release : RELEASE) (Myproc : MYPROC)
                  (Killed : KILLED) (SleepPrepare : SLEEP_PREPARE) (Sleep : SLEEP)
                  (Copyout : COPYOUT) (Freeproc : FREEPROC) : KWAIT.

Section ProofKwait.
  Context `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ, !fileG Σ}.
  (* NO section [CpuId]: every block lemma is applied at the hart the block
     before it handed back, which a section variable could not express. *)

  (* peel ONE update layer at a time (unfold-then-peel on the whole set-chain
     is O(depth^2): claude-notes/optimization.md). *)
  Ltac reg_neq :=
    lazymatch goal with
    | |- ?a <> ?b => tryif unify a b then fail else (vm_compute; discriminate)
    end.
  Ltac peel_reg_step :=
    repeat first
      [ rewrite upd_eq
      | rewrite upd_ne; [| reg_neq]
      | lazymatch goal with |- ?M !!! _ = _ => is_var M; progress unfold M end ].
  Ltac peel_reg := peel_reg_step; reflexivity.
  Local Ltac pcstep := apply bv_eq; vm_compute; reflexivity.

  (* RE-ANCHORING a [wp_next].  A block lemma receives its continuation
     anchored at ITS entry hart and must hand it to the NEXT block, whose
     entry hart is wherever the intervening instructions landed.  [wp_next]
     is just a guarded [forall CID], so the move is one composition of the
     two conditional equalities -- the resource-side [cpu_own_transport] of
     the continuation side. *)
  Lemma kw_next_reanchor `{XI : CurCtx} `{GEN : GenId} (CID0 CID1 : CpuId)
      (b : bool) (pv : mword 64) (K : forall (CID : CpuId), iProp Σ) :
    (b = false \/ pv = zero_reg -> (CID1 : CPU) = (CID0 : CPU)) ->
    wp_next (CID0 := CID0) b pv K -∗ wp_next (CID0 := CID1) b pv K.
  Proof using .
    intros Hch. iIntros "H" (CID Hs). iApply ("H" $! CID). iPureIntro.
    intro Hb. rewrite (Hs Hb). exact (Hch Hb).
  Qed.

  Notation Rra := (mword_of_int 1 : mword 5).
  Notation Rs0 := (mword_of_int 8 : mword 5).
  Notation Rs1 := (mword_of_int 9 : mword 5).
  Notation Ra0 := (mword_of_int 10 : mword 5).
  Notation Ra1 := (mword_of_int 11 : mword 5).
  Notation Ra2 := (mword_of_int 12 : mword 5).
  Notation Ra3 := (mword_of_int 13 : mword 5).
  Notation Ra4 := (mword_of_int 14 : mword 5).
  Notation Ra5 := (mword_of_int 15 : mword 5).
  Notation Rs2 := (mword_of_int 18 : mword 5).
  Notation Rs3 := (mword_of_int 19 : mword 5).
  Notation Rs4 := (mword_of_int 20 : mword 5).
  Notation Rs5 := (mword_of_int 21 : mword 5).
  Notation Rs6 := (mword_of_int 22 : mword 5).
  Notation Rs7 := (mword_of_int 23 : mword 5).

  (* The nine callee-saved cells kwait's prologue pushes, plus the padding
     slot 10 the code never touches.  Bundled so that every block lemma
     carries the frame as ONE hypothesis instead of ten. *)
  Definition kw_frame `{XI : CurCtx} (sp0 : mword 64) (mm : regfile) : iProp Σ :=
    (pa_stk sp0 1  ↦₈[KT1] (mm !!! Regidx Rra) ∗
     pa_stk sp0 2  ↦₈[KT1] (mm !!! Regidx Rs0) ∗
     pa_stk sp0 3  ↦₈[KT1] (mm !!! Regidx Rs1) ∗
     pa_stk sp0 4  ↦₈[KT1] (mm !!! Regidx Rs2) ∗
     pa_stk sp0 5  ↦₈[KT1] (mm !!! Regidx Rs3) ∗
     pa_stk sp0 6  ↦₈[KT1] (mm !!! Regidx Rs4) ∗
     pa_stk sp0 7  ↦₈[KT1] (mm !!! Regidx Rs5) ∗
     pa_stk sp0 8  ↦₈[KT1] (mm !!! Regidx Rs6) ∗
     pa_stk sp0 9  ↦₈[KT1] (mm !!! Regidx Rs7) ∗
     (∃ w : mword 64, pa_stk sp0 10 ↦₈[KT1] w))%I.

  (* ------------------------------------------------------------------ *)
  (* THE WAIT-LOCK PAYLOAD, OPENED AT ITS PARENT LIST.                   *)
  (* ------------------------------------------------------------------ *)
  (* Every block below that runs with the lock held carries this.  THE
     CELLS ARE AT AN EXPLICIT LIST because reading them one at a time is
     the whole business of the scan, and because the reap has to say WHICH
     cell it zeroed; the three columns the invariant binds to them -- the
     rows, the orphan rows and the per-slot generations -- stay under an
     existential, because nothing between the acquire and the reap names
     any of them.  [WaitInv.wait_res] is this closed over the list. *)
  Definition kw_pay `{XI : CurCtx} (ps : list (mword 64)) : iProp Σ :=
    (∃ (gz : list gname) (mz : gmap gname (mword 64 * gset gname)) (oz : orph_map),
       parents_own ps ∗ children_own_at mz ∗ orphans_own oz ∗
       children_inv ps gz mz oz ∗ ∃ h : list zev, zomb_led_auth h)%I.

  Lemma kw_pay_res `{XI : CurCtx} (ps : list (mword 64)) : kw_pay ps -∗ wait_res.
  Proof using .
    iIntros "H". iDestruct "H" as (gz mz oz) "(Hps & Hch & Ho & Hci & Hzl)".
    iExists ps, gz, mz, oz. iFrame "Hps Hch Ho Hci Hzl".
  Qed.

  Lemma kw_res_pay `{XI : CurCtx} : wait_res -∗ ∃ ps : list (mword 64), kw_pay ps.
  Proof using .
    iIntros "H". iDestruct "H" as (ps gz mz oz) "(Hps & Hch & Ho & Hci & Hzl)".
    iExists ps, gz, mz, oz. iFrame "Hps Hch Ho Hci Hzl".
  Qed.

  (* ------------------------------------------------------------------ *)
  (* THE FUNCTION EXIT, as ONE named proposition.                        *)
  (* ------------------------------------------------------------------ *)
  (* Every block below +0xce hands the caller's continuation on unchanged,
     so it is worth naming.  It used to take a frame [R] as a parameter --
     what the continuation still wanted back, threaded through the scan
     rather than packaged into the closure, because the +0xce exit needs
     those very resources for sleep and a closure cannot give them back.
     Nothing is left to carry, so there is no parameter. *)
  (* ...AND IT GIVES THE CALLER'S CHILDREN ROW BACK, at what the reap left
     it, beside the ANSWER that says what happened: the reaping arm names
     the generation that left the row and hands over its escrow, and the
     three -1 tails answer that nothing moved
     ([UserChildren.wait_ans]). *)
  (* THE REAP'S RECEIPT, OR THE -1 (design ni-zombie-ledger.md D4): what
     every function exit hands on beside the answer.  The reaping tail
     appends [ZReap pme rv] under <wait_lock> and carries the receipt out;
     the three -1 tails answer the left arm.  [UserChildren.wait_ans_led_of]
     folds it into the led answer at the contract's exit. *)
  Definition kw_zr (pme : mword 64) (rv : mword 32) : iProp Σ :=
    (⌜rv = (mword_of_int (-1) : mword 32)⌝ ∨ ∃ h, zomb_receipt h (ZReap pme rv))%I.

  Definition kw_exit_fn `{GEN : GenId} `{XI : CurCtx} (CID0 : CPU)
      (γf : gname) (mm : regfile) (pme addr : mword 64) (K : nat) (eb : bool)
      (pid : mword 32) (U : ustate) (γrow : gname) (cs : gset gname)
      (lks : gset string) : iProp Σ :=
    (wp_next (CID0 := CID0) eb pme (fun (CID : CpuId) =>
      (* the only write kwait can make is copyout's four-byte [xstate] at
         [addr], the status word [xw]; see SpecKwait.v's header *)
      ∀ (mf : regfile) (P' : uptd) (rv : mword 32) (d : nat) (xw : mword 32)
        (cs' : gset gname) (k' : nat),
        ⌜ callee_saved mm mf ⌝ -∗
        ⌜ mf !!! Regidx Ra0 = sign_extend' 64 rv ⌝ -∗
        ⌜ uptd_ext_sz (pv_sz (us_V U)) (pv_upt (us_V U)) P' ⌝ -∗
        ⌜ (d <= 4)%nat ⌝ -∗
        ⌜ addr = (zero_reg : mword 64) -> d = 0%nat ⌝ -∗
        (* a reap at a real pointer placed the whole word -- SpecKwait.v *)
        ⌜ addr <> (zero_reg : mword 64) ->
          rv <> (mword_of_int (-1) : mword 32) -> d = 4%nat ⌝ -∗
        wait_ans_gen rv (xstate_val xw) cs cs' (pv_gen (us_V U))
          (bool_decide (addr = (zero_reg : mword 64))) -∗
        kw_zr pme rv -∗
        sie_cap_gpr KT1 mf K eb pme -∗
        cpu_own 0 eb pme eb lks -∗
        pc_is (ret_pc (mm !!! Regidx Rra)) -∗
        (* the reaper's event count only rose (permit sweep L1b): freeproc
           took its counter *)
        ⌜ (pv_ev (us_V U) <= k')%nat ⌝ -∗
        proc_priv γf pme pid
          (upd_usM (us_upt (upd_usV U (upd_ev (us_V U) k')) P')
             (umem_wr (us_M U) addr d (fun i => nth_byte xw i))) -∗
        ch_frag γrow pme cs' -∗
        mWP (Loop : expr riscv_lang)))%I.

  (* ------------------------------------------------------------------ *)
  (* THE OUTER LOOP, +0xe0.  Unbounded (every wakeup re-scans), so this   *)
  (* is what the [iLöb] is about.                                        *)
  (* ------------------------------------------------------------------ *)
  (* The function exit rides IN as a premise (fdalloc's rule -- a resource
     in the context would cost the statement its leading binders), and it
     is anchored at the TURN's own hart rather than at [CID0]: sleep hands
     the thread back on an arbitrary hart, and a [wp_next] can only ever be
     re-anchored FORWARD. *)
  Definition kw_round `{GEN : GenId} `{XI : CurCtx} (CID0 : CPU)
      (γf γw : gname) (jj : nat) (mm : regfile) (pme addr : mword 64)
      (K : nat) (eb : bool) (pid : mword 32) (U : ustate)
      (γrow : gname) (cs : gset gname) (lks : gset string) : iProp Σ :=
    (wp_next (CID0 := CID0) true pme (fun (CID : CpuId) =>
      ∀ (M : regfile),
        ⌜ kw_round_regs M mm pme addr ⌝ -∗
        sie_cap_gpr KT1 M (trap_res eb + (K - 10))%nat false pme -∗
        cpu_own 1 eb pme false ({["wait_lock"]} ∪ lks) -∗
        arm_pay KT1 0 eb pme -∗
        pc_is (mword_of_int (KW + 0xee)) -∗
        locked γw CID -∗ wait_res -∗ ch_frag γrow pme cs -∗
        proc_priv γf pme pid U -∗
        kw_frame (mm !!! Regidx csp_rs1) mm -∗
        kw_exit_fn CID γf mm pme addr K eb pid U γrow cs lks -∗
        mWP (Loop : expr riscv_lang)))%I.

  (* [SchedCtx.proc_slots_unused]'s ZOMBIE twin: a ZOMBIE is not RUNNING and
     needs no context, so its slot holds exactly the dormant block and the
     whole hart tag.  Stated here rather than in SchedCtx.v because
     kwait is its first (and so far only) consumer; it belongs beside
     [proc_slots_unused] the moment kexit wants it too. *)
  Lemma kw_slots_zombie `{GEN : GenId} `{CIDz : CpuId} `{XI : CurCtx} (gs : list gname) (pa : mword 64) :
    proc_slots gs pa ZOMBIE -∗
    proc_dormant pa ZOMBIE ∗ hart_at_any pa ∗ pslot_used_at pa.
  Proof using .
    rewrite /proc_slots /proc_slots_at inv_dormant_ZOMBIE not_running_ZOMBIE is_running_ZOMBIE
            is_unused_ZOMBIE.
    rewrite (_ : needs_ctx ZOMBIE = false); [| vm_compute; reflexivity].
    iIntros "(_ & _ & $ & $ & $)".
  Qed.

  (* ================================================================== *)
  (* THE EPILOGUE, +0x7c .. +0x92.  THREE entries -- the found arm falls *)
  (* through into it, and the two [li s3,-1] tails jump here -- so it is *)
  (* one lemma parameterised by the value s3 carries, exactly the        *)
  (* factoring sys_close's [sc_tail] and allocproc's epilogue use.       *)
  (* ================================================================== *)
  Local Lemma kw_epilogue `{GEN : GenId} `{CIDe : CpuId} `{XI : CurCtx}
       (mm Mx : regfile) (pme rv : mword 64)
      (K lvl : nat) (eb bx : bool) (lks : gset string) :
    let sp0 := mm !!! Regidx csp_rs1 in
    let spr := add_vec sp0 (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))) in
    (10 <= K)%nat ->
    Mx !!! Regidx csp_rs1 = spr ->
    Mx !!! Regidx Rs3 = rv ->
    kw_cs_rest Mx mm ->
    sie_cap_gpr KT1 Mx (K - 10)%nat bx pme -∗
    cpu_own lvl eb pme bx lks -∗
    kernel_text -∗
    pc_is (mword_of_int (KW + 0x7c)) -∗
    kw_frame sp0 mm -∗
    wp_next bx pme (fun (CID : CpuId) =>
      ∀ (mf : regfile),
        ⌜ callee_saved mm mf ⌝ -∗
        ⌜ mf !!! Regidx Ra0 = rv ⌝ -∗
        sie_cap_gpr KT1 mf K bx pme -∗
        cpu_own lvl eb pme bx lks -∗
        pc_is (ret_pc (mm !!! Regidx Rra)) -∗
        mWP (Loop : expr riscv_lang)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    intros sp0 spr HK Hsp Hs3 Hcs.
    iIntros "Hcg Hown #Htext Hpc Hframe0 Hcont".
    iDestruct "Hframe0" as "(Hc72 & Hc64 & Hc56 & Hc48 & Hc40 & Hc32 & Hc24 & Hc16 & Hc08 & Hc00)".
    iDestruct "Hc00" as (v0) "Hc00".
    assert (Hb1 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 9 : mword 6) ('b"000"))) = pa_stk sp0 1).
    { unfold spr, pa_stk, add_vec_int. rewrite !pa_stk_off2. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb2 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 8 : mword 6) ('b"000"))) = pa_stk sp0 2).
    { unfold spr, pa_stk, add_vec_int. rewrite !pa_stk_off2. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb3 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 7 : mword 6) ('b"000"))) = pa_stk sp0 3).
    { unfold spr, pa_stk, add_vec_int. rewrite !pa_stk_off2. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb4 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 6 : mword 6) ('b"000"))) = pa_stk sp0 4).
    { unfold spr, pa_stk, add_vec_int. rewrite !pa_stk_off2. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb5 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 5 : mword 6) ('b"000"))) = pa_stk sp0 5).
    { unfold spr, pa_stk, add_vec_int. rewrite !pa_stk_off2. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb6 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 4 : mword 6) ('b"000"))) = pa_stk sp0 6).
    { unfold spr, pa_stk, add_vec_int. rewrite !pa_stk_off2. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb7 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 3 : mword 6) ('b"000"))) = pa_stk sp0 7).
    { unfold spr, pa_stk, add_vec_int. rewrite !pa_stk_off2. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb8 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 2 : mword 6) ('b"000"))) = pa_stk sp0 8).
    { unfold spr, pa_stk, add_vec_int. rewrite !pa_stk_off2. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb9 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000"))) = pa_stk sp0 9).
    { unfold spr, pa_stk, add_vec_int. rewrite !pa_stk_off2. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb10 : add_vec spr (zero_extend' 64 (concat_vec (mword_of_int 0 : mword 6) ('b"000"))) = pa_stk sp0 10).
    { unfold spr, pa_stk, add_vec_int. rewrite !pa_stk_off2. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hsprstk : pa_stk sp0 10 = spr).
    { rewrite /pa_stk /spr /sp0 /add_vec_int. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    (* +0x7c c.mv a0,s3 -- the return value *)
    assert (Hrg78 : rget (CID := CIDe) Mx Rs3 = Mx !!! Regidx Rs3) by (rgne; reflexivity).
    iApply (wp_cmv_s_sconf (mword_of_int (KW + 0x7c)) Ra0 Rs3
              Mx (K - 10)%nat bx ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_7c with "Htext"). }
    iIntros (CIDe0 Hse0) "Hcg Hpc".
    iEval (rewrite Hrg78 Hs3) in "Hcg".
    set (E0 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg rv)]> Mx).
    change (<[Regidx Ra0 := regval_into_reg (add_vec zero_reg rv)]> Mx) with E0.
    assert (HspE0 : E0 !!! Regidx csp_rs1 = spr)
      by (rewrite /E0 upd_ne; [exact Hsp | reg_neq]).
    assert (Hp7e : add_vec_int (mword_of_int (KW + 0x7c) : mword 64) 2 = mword_of_int (KW + 0x7e))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp7e) in "Hpc".
    (* +0x7e ld ra,72(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KW + 0x7e)) (mword_of_int 9 : mword 6) Rra
              E0 (K - 10)%nat (mm !!! Regidx Rra) bx
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hc72]").
    { iApply (kwi_7e with "Htext"). }
    { iEval (rewrite HspE0 Hb1). iExact "Hc72". }
    iIntros (CIDe1 Hse1) "Hcg Hpc Hc72". iEval (rewrite HspE0 Hb1) in "Hc72".
    set (E1 := <[Regidx Rra := regval_into_reg (mm !!! Regidx Rra)]> E0).
    assert (HspE1 : E1 !!! Regidx csp_rs1 = spr) by (rewrite /E1 upd_ne; [exact HspE0 | reg_neq]).
    assert (Hp80 : add_vec_int (mword_of_int (KW + 0x7e) : mword 64) 2 = mword_of_int (KW + 0x80))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp80) in "Hpc".
    (* +0x80 ld s0,64(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KW + 0x80)) (mword_of_int 8 : mword 6) Rs0
              E1 (K - 10)%nat (mm !!! Regidx Rs0) bx
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hc64]").
    { iApply (kwi_80 with "Htext"). }
    { iEval (rewrite HspE1 Hb2). iExact "Hc64". }
    iIntros (CIDe2 Hse2) "Hcg Hpc Hc64". iEval (rewrite HspE1 Hb2) in "Hc64".
    set (E2 := <[Regidx Rs0 := regval_into_reg (mm !!! Regidx Rs0)]> E1).
    assert (HspE2 : E2 !!! Regidx csp_rs1 = spr) by (rewrite /E2 upd_ne; [exact HspE1 | reg_neq]).
    assert (Hp82 : add_vec_int (mword_of_int (KW + 0x80) : mword 64) 2 = mword_of_int (KW + 0x82))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp82) in "Hpc".
    (* +0x82 ld s1,56(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KW + 0x82)) (mword_of_int 7 : mword 6) Rs1
              E2 (K - 10)%nat (mm !!! Regidx Rs1) bx
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hc56]").
    { iApply (kwi_82 with "Htext"). }
    { iEval (rewrite HspE2 Hb3). iExact "Hc56". }
    iIntros (CIDe3 Hse3) "Hcg Hpc Hc56". iEval (rewrite HspE2 Hb3) in "Hc56".
    set (E3 := <[Regidx Rs1 := regval_into_reg (mm !!! Regidx Rs1)]> E2).
    assert (HspE3 : E3 !!! Regidx csp_rs1 = spr) by (rewrite /E3 upd_ne; [exact HspE2 | reg_neq]).
    assert (Hp84 : add_vec_int (mword_of_int (KW + 0x82) : mword 64) 2 = mword_of_int (KW + 0x84))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp84) in "Hpc".
    (* +0x84 ld s2,48(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KW + 0x84)) (mword_of_int 6 : mword 6) Rs2
              E3 (K - 10)%nat (mm !!! Regidx Rs2) bx
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hc48]").
    { iApply (kwi_84 with "Htext"). }
    { iEval (rewrite HspE3 Hb4). iExact "Hc48". }
    iIntros (CIDe4 Hse4) "Hcg Hpc Hc48". iEval (rewrite HspE3 Hb4) in "Hc48".
    set (E4 := <[Regidx Rs2 := regval_into_reg (mm !!! Regidx Rs2)]> E3).
    assert (HspE4 : E4 !!! Regidx csp_rs1 = spr) by (rewrite /E4 upd_ne; [exact HspE3 | reg_neq]).
    assert (Hp86 : add_vec_int (mword_of_int (KW + 0x84) : mword 64) 2 = mword_of_int (KW + 0x86))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp86) in "Hpc".
    (* +0x86 ld s3,40(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KW + 0x86)) (mword_of_int 5 : mword 6) Rs3
              E4 (K - 10)%nat (mm !!! Regidx Rs3) bx
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hc40]").
    { iApply (kwi_86 with "Htext"). }
    { iEval (rewrite HspE4 Hb5). iExact "Hc40". }
    iIntros (CIDe5 Hse5) "Hcg Hpc Hc40". iEval (rewrite HspE4 Hb5) in "Hc40".
    set (E5 := <[Regidx Rs3 := regval_into_reg (mm !!! Regidx Rs3)]> E4).
    assert (HspE5 : E5 !!! Regidx csp_rs1 = spr) by (rewrite /E5 upd_ne; [exact HspE4 | reg_neq]).
    assert (Hp88 : add_vec_int (mword_of_int (KW + 0x86) : mword 64) 2 = mword_of_int (KW + 0x88))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp88) in "Hpc".
    (* +0x88 ld s4,32(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KW + 0x88)) (mword_of_int 4 : mword 6) Rs4
              E5 (K - 10)%nat (mm !!! Regidx Rs4) bx
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hc32]").
    { iApply (kwi_88 with "Htext"). }
    { iEval (rewrite HspE5 Hb6). iExact "Hc32". }
    iIntros (CIDe6 Hse6) "Hcg Hpc Hc32". iEval (rewrite HspE5 Hb6) in "Hc32".
    set (E6 := <[Regidx Rs4 := regval_into_reg (mm !!! Regidx Rs4)]> E5).
    assert (HspE6 : E6 !!! Regidx csp_rs1 = spr) by (rewrite /E6 upd_ne; [exact HspE5 | reg_neq]).
    assert (Hp8a : add_vec_int (mword_of_int (KW + 0x88) : mword 64) 2 = mword_of_int (KW + 0x8a))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp8a) in "Hpc".
    (* +0x8a ld s5,24(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KW + 0x8a)) (mword_of_int 3 : mword 6) Rs5
              E6 (K - 10)%nat (mm !!! Regidx Rs5) bx
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hc24]").
    { iApply (kwi_8a with "Htext"). }
    { iEval (rewrite HspE6 Hb7). iExact "Hc24". }
    iIntros (CIDe7 Hse7) "Hcg Hpc Hc24". iEval (rewrite HspE6 Hb7) in "Hc24".
    set (E7 := <[Regidx Rs5 := regval_into_reg (mm !!! Regidx Rs5)]> E6).
    assert (HspE7 : E7 !!! Regidx csp_rs1 = spr) by (rewrite /E7 upd_ne; [exact HspE6 | reg_neq]).
    assert (Hp8c : add_vec_int (mword_of_int (KW + 0x8a) : mword 64) 2 = mword_of_int (KW + 0x8c))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp8c) in "Hpc".
    (* +0x8c ld s6,16(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KW + 0x8c)) (mword_of_int 2 : mword 6) Rs6
              E7 (K - 10)%nat (mm !!! Regidx Rs6) bx
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hc16]").
    { iApply (kwi_8c with "Htext"). }
    { iEval (rewrite HspE7 Hb8). iExact "Hc16". }
    iIntros (CIDe8 Hse8) "Hcg Hpc Hc16". iEval (rewrite HspE7 Hb8) in "Hc16".
    set (E8 := <[Regidx Rs6 := regval_into_reg (mm !!! Regidx Rs6)]> E7).
    assert (HspE8 : E8 !!! Regidx csp_rs1 = spr) by (rewrite /E8 upd_ne; [exact HspE7 | reg_neq]).
    assert (Hp8e : add_vec_int (mword_of_int (KW + 0x8c) : mword 64) 2 = mword_of_int (KW + 0x8e))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp8e) in "Hpc".
    (* +0x8e ld s7,8(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KW + 0x8e)) (mword_of_int 1 : mword 6) Rs7
              E8 (K - 10)%nat (mm !!! Regidx Rs7) bx
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hc08]").
    { iApply (kwi_8e with "Htext"). }
    { iEval (rewrite HspE8 Hb9). iExact "Hc08". }
    iIntros (CIDe9 Hse9) "Hcg Hpc Hc08". iEval (rewrite HspE8 Hb9) in "Hc08".
    set (E9 := <[Regidx Rs7 := regval_into_reg (mm !!! Regidx Rs7)]> E8).
    assert (HspE9 : E9 !!! Regidx csp_rs1 = spr) by (rewrite /E9 upd_ne; [exact HspE8 | reg_neq]).
    assert (Hp90 : add_vec_int (mword_of_int (KW + 0x8e) : mword 64) 2 = mword_of_int (KW + 0x90))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp90) in "Hpc".
    (* +0x90 c.addi16sp sp,+80 -- the frame pop *)
    set (E10 := <[Regidx csp_rs1 := regval_into_reg
        (add_vec (E9 !!! Regidx csp_rs1) (sign_extend' 64 (caddi16sp_imm (mword_of_int 5 : mword 6))))]> E9).
    assert (Hwv : add_vec (E9 !!! Regidx csp_rs1)
                    (sign_extend' 64 (caddi16sp_imm (mword_of_int 5 : mword 6))) = sp0).
    { rewrite HspE9. unfold spr. apply frame_cancel_80. }
    assert (Hpop : E9 !!! Regidx csp_rs1
                   = pa_stk (add_vec (E9 !!! Regidx csp_rs1)
                               (sign_extend' 64 (caddi16sp_imm (mword_of_int 5 : mword 6)))) 10).
    { rewrite Hwv HspE9. symmetry. exact Hsprstk. }
    iAssert (stack_own (KTR := KT1) sp0 10) with "[Hc72 Hc64 Hc56 Hc48 Hc40 Hc32 Hc24 Hc16 Hc08 Hc00]" as "Hframe".
    { rewrite (stack_own_slots (KTR := KT1)). cbn [seq].
      iSplitL "Hc72". { iExists (mm !!! Regidx Rra). iExact "Hc72". }
      iSplitL "Hc64". { iExists (mm !!! Regidx Rs0). iExact "Hc64". }
      iSplitL "Hc56". { iExists (mm !!! Regidx Rs1). iExact "Hc56". }
      iSplitL "Hc48". { iExists (mm !!! Regidx Rs2). iExact "Hc48". }
      iSplitL "Hc40". { iExists (mm !!! Regidx Rs3). iExact "Hc40". }
      iSplitL "Hc32". { iExists (mm !!! Regidx Rs4). iExact "Hc32". }
      iSplitL "Hc24". { iExists (mm !!! Regidx Rs5). iExact "Hc24". }
      iSplitL "Hc16". { iExists (mm !!! Regidx Rs6). iExact "Hc16". }
      iSplitL "Hc08". { iExists (mm !!! Regidx Rs7). iExact "Hc08". }
      iSplitL "Hc00". { iExists v0. iExact "Hc00". }
      done. }
    iEval (rewrite -Hwv) in "Hframe".
    iApply (wp_caddi16sp_pop_s_sconf (mword_of_int (KW + 0x90)) (mword_of_int 5 : mword 6)
              E9 (K - 10)%nat 10 bx Hpop
              with "Hcg Hpc [] Hframe").
    { iApply (kwi_90 with "Htext"). }
    iIntros (CIDe10 Hse10) "Hcg Hpc".
    change (<[Regidx csp_rs1 := regval_into_reg
        (add_vec (E9 !!! Regidx csp_rs1)
           (sign_extend' 64 (caddi16sp_imm (mword_of_int 5 : mword 6))))]> E9) with E10.
    assert (Hnk : ((K - 10) + 10)%nat = K) by lia.
    iEval (rewrite Hnk) in "Hcg".
    assert (Hp92 : add_vec_int (mword_of_int (KW + 0x90) : mword 64) 2 = mword_of_int (KW + 0x92))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp92) in "Hpc".
    (* +0x92 c.ret *)
    assert (HE10ra : E10 !!! Regidx Rra = mm !!! Regidx Rra) by peel_reg.
    assert (Hrt : ret_pc (E10 !!! Regidx Rra) = ret_pc (mm !!! Regidx Rra))
      by (rewrite HE10ra; reflexivity).
    iApply (wp_cret_s_sconf (mword_of_int (KW + 0x92)) Rra E10 K bx
              ltac:(vm_compute; discriminate) with "Hcg Hpc []").
    { iApply (kwi_92 with "Htext"). }
    iIntros (CIDe11 Hse11) "Hcg Hpc".
    iEval (rgne) in "Hpc".
    iEval (rewrite Hrt) in "Hpc".
    iSpecialize ("Hcont" $! CIDe11 with "[%]"); [wp_next_chain|].
    assert (HownC : bx = false \/ pme = zero_reg -> (CIDe11 : CPU) = (CIDe : CPU))
      by wp_next_chain.
    iDestruct (cpu_own_transport CIDe CIDe11 lvl eb pme bx HownC with "Hown") as "Hown".
    iApply ("Hcont" $! E10 with "[%] [%] Hcg Hown Hpc").
    { (* callee_saved mm E10 *)
      unfold callee_saved. split_and!;
        first [ rewrite /E10 upd_eq; exact Hwv
              | peel_reg
              | (rewrite /E10 /E9 /E8 /E7 /E6 /E5 /E4 /E3 /E2 /E1 /E0;
                 repeat (rewrite upd_ne; [| reg_neq]);
                 apply Hcs; vm_compute; first [reflexivity | discriminate]) ]. }
    { (* a0 = rv *)
      rewrite /E10 upd_ne; [| reg_neq]. rewrite /E9 upd_ne; [| reg_neq].
      rewrite /E8 upd_ne; [| reg_neq]. rewrite /E7 upd_ne; [| reg_neq].
      rewrite /E6 upd_ne; [| reg_neq]. rewrite /E5 upd_ne; [| reg_neq].
      rewrite /E4 upd_ne; [| reg_neq]. rewrite /E3 upd_ne; [| reg_neq].
      rewrite /E2 upd_ne; [| reg_neq]. rewrite /E1 upd_ne; [| reg_neq].
      rewrite /E0 upd_eq. apply add_vec_zero_l. }
  Qed.

  (* ================================================================== *)
  (* +0xec .. +0xfa -- the "no kids, or killed" exit.  Releases           *)
  (* wait_lock, puts -1 in s3 and jumps to the epilogue.                 *)
  (* ================================================================== *)
  Local Lemma kw_exit_wait `{GEN : GenId} `{CIDt : CpuId} `{XI : CurCtx}
       (γw : gname) (mm Mt : regfile)
      (pme : mword 64) (K : nat) (eb : bool) (lks : gset string) :
    let sp0 := mm !!! Regidx csp_rs1 in
    let spr := add_vec sp0 (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))) in
    (K_kwait <= K)%nat ->
    Mt !!! Regidx csp_rs1 = spr ->
    kw_cs_rest Mt mm ->
    (* THE FRESHNESS PREMISE, AT THE LOWEST RANK kw_exit_wait ITSELF
       TOUCHES: "wait_lock" (10), the only lock this tail ever releases. *)
    locks_below lks "wait_lock" ->
    sie_cap_gpr KT1 Mt (trap_res eb + (K - 10))%nat false pme -∗
    cpu_own 1 eb pme false ({["wait_lock"]} ∪ lks) -∗
    arm_pay KT1 0 eb pme -∗
    kernel_text -∗
    pc_is (mword_of_int (KW + 0xfa)) -∗
    is_lock γw wait_lock_addr "wait_lock"%string (wait_res_at) -∗
    locked γw CIDt -∗
    wait_res -∗
    kw_frame sp0 mm -∗
    wp_next eb pme (fun (CID : CpuId) =>
      ∀ (mf : regfile),
        ⌜ callee_saved mm mf ⌝ -∗
        ⌜ mf !!! Regidx Ra0 = (mword_of_int (-1) : mword 64) ⌝ -∗
        sie_cap_gpr KT1 mf K eb pme -∗
        cpu_own 0 eb pme eb lks -∗
        pc_is (ret_pc (mm !!! Regidx Rra)) -∗
        mWP (Loop : expr riscv_lang)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    intros sp0 spr HK Hsp Hcs Hbelow.
    iIntros "Hcg Hown Hpay #Htext Hpc #Hlk Htok Hres Hframe Hcont".
    (* +0xec auipc a0,0x10 *)
    iApply (wp_auipc_s_sconf (mword_of_int (KW + 0xfa)) Ra0 (mword_of_int 16 : mword 20)
              Mt (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_fa with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (T0 := <[Regidx Ra0 := regval_into_reg
                  (add_vec (mword_of_int (KW + 0xfa) : mword 64)
                     (auipc_off (mword_of_int 16 : mword 20)))]> Mt).
    change (<[Regidx Ra0 := regval_into_reg
                  (add_vec (mword_of_int (KW + 0xfa) : mword 64)
                     (auipc_off (mword_of_int 16 : mword 20)))]> Mt) with T0.
    assert (Hpf0 : add_vec_int (mword_of_int (KW + 0xfa) : mword 64) 4 = mword_of_int (KW + 0xfe))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpf0) in "Hpc".
    (* +0xf0 addi a0,a0,258 : a0 := &wait_lock *)
    assert (HrgT0 : rget (CID := CIDt) T0 Ra0 = T0 !!! Regidx Ra0) by (rgne; reflexivity).
    iApply (wp_addi4_s_sconf (mword_of_int (KW + 0xfe)) Ra0 Ra0 (mword_of_int 290 : mword 12)
              T0 (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_fe with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    iEval (rewrite HrgT0) in "Hcg".
    set (T1 := <[Regidx Ra0 := regval_into_reg
                  (add_vec (T0 !!! Regidx Ra0) (sign_extend' 64 (mword_of_int 290 : mword 12)))]> T0).
    change (<[Regidx Ra0 := regval_into_reg
                  (add_vec (T0 !!! Regidx Ra0) (sign_extend' 64 (mword_of_int 290 : mword 12)))]> T0) with T1.
    assert (HT1a0 : T1 !!! Regidx Ra0 = wait_lock_addr).
    { rewrite /T1 upd_eq /T0 upd_eq /wait_lock_addr.
      apply bv_eq; vm_compute; reflexivity. }
    assert (HT1sp : T1 !!! Regidx csp_rs1 = spr).
    { rewrite /T1 upd_ne; [| reg_neq]. rewrite /T0 upd_ne; [| reg_neq]. exact Hsp. }
    assert (HT1cs : kw_cs_rest T1 mm).
    { rewrite /T1. apply kw_cs_rest_ncs; [vm_compute; reflexivity |].
      rewrite /T0. apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact Hcs]. }
    assert (Hpf4 : add_vec_int (mword_of_int (KW + 0xfe) : mword 64) 4 = mword_of_int (KW + 0x102))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpf4) in "Hpc".
    (* +0xf4 jal ra,release *)
    iApply (wp_jal_s_sconf (mword_of_int (KW + 0x102)) Rra
              (mword_of_int 2091394 : mword 21) T1 (trap_res eb + (K - 10))%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_102 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (T2 := <[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0x102) : mword 64) 4)]> T1).
    change (<[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0x102) : mword 64) 4)]> T1) with T2.
    assert (Hjrel : add_vec (mword_of_int (KW + 0x102) : mword 64)
                      (sign_extend' 64 (mword_of_int 2091394 : mword 21))
                    = mword_of_int KernelSyms.release)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hjrel) in "Hpc".
    assert (HT2ra : T2 !!! Regidx Rra = add_vec_int (mword_of_int (KW + 0x102) : mword 64) 4)
      by (rewrite /T2 upd_eq; reflexivity).
    assert (HT2a0 : T2 !!! Regidx Ra0 = wait_lock_addr)
      by (rewrite /T2 upd_ne; [exact HT1a0 | reg_neq]).
    assert (HT2sp : T2 !!! Regidx csp_rs1 = spr)
      by (rewrite /T2 upd_ne; [exact HT1sp | reg_neq]).
    assert (HT2cs : kw_cs_rest T2 mm)
      by (rewrite /T2; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HT1cs]).
    assert (Hlka : add_vec (T2 !!! Regidx Ra0)
                     (sign_extend' 64 (mword_of_int 0 : mword 12)) = wait_lock_addr)
      by (rewrite HT2a0; apply addv_sext0).
    (* ---- release(&wait_lock): level 1 -> 0, so the exit index is [eb] ---- *)
    iApply (Release.wp_release_sconf KT1 γw wait_lock_addr "wait_lock"%string
              (wait_res_at) T2 0%nat eb pme (K - 10)%nat _ Hlka ltac:(pose proof (kw_K10 K HK); lia)
              with "Hcg Htext Hpc Hlk Htok Hres Hown Hpay").
    iIntros (CIDr Hsr mr) "Hcg Hpc %Hcsr Hown".
    iEval (rewrite (locks_add_del_below "wait_lock" lks Hbelow)) in "Hown".
    assert (Hpf8 : ret_pc (T2 !!! Regidx Rra) = mword_of_int (KW + 0x106))
      by (rewrite HT2ra; apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpf8) in "Hpc".
    assert (Hmrsp : mr !!! Regidx csp_rs1 = spr)
      by (rewrite (callee_saved_lookup Hcsr csp_rs1 ltac:(vm_compute; reflexivity)); exact HT2sp).
    assert (Hmrcs : kw_cs_rest mr mm) by (eapply kw_cs_rest_cs; [exact Hcsr | exact HT2cs]).
    (* +0xf8 c.li s3,-1 *)
    iApply (wp_cli_s_sconf (mword_of_int (KW + 0x106)) Rs3 (mword_of_int 63 : mword 6)
              (mword_of_int (-1) : mword 64) mr (K - 10)%nat eb
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(apply bv_eq; vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_106 with "Htext"). }
    iIntros (CIDs Hss) "Hcg Hpc".
    set (T3 := <[Regidx Rs3 := regval_into_reg (mword_of_int (-1) : mword 64)]> mr).
    change (<[Regidx Rs3 := regval_into_reg (mword_of_int (-1) : mword 64)]> mr) with T3.
    assert (HT3sp : T3 !!! Regidx csp_rs1 = spr)
      by (rewrite /T3 upd_ne; [exact Hmrsp | reg_neq]).
    assert (HT3s3 : T3 !!! Regidx Rs3 = (mword_of_int (-1) : mword 64))
      by (rewrite /T3 upd_eq; reflexivity).
    assert (HT3cs : kw_cs_rest T3 mm)
      by (rewrite /T3; apply kw_cs_rest_s3; exact Hmrcs).
    assert (Hpfa : add_vec_int (mword_of_int (KW + 0x106) : mword 64) 2 = mword_of_int (KW + 0x108))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpfa) in "Hpc".
    (* +0xfa c.j +0x7c *)
    iApply (wp_cj_s_sconf (mword_of_int (KW + 0x108))
              (sign_extend' 21 (concat_vec (mword_of_int 1978 : mword 11) ('b"0")))
              T3 (K - 10)%nat eb ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_108 with "Htext"). }
    iIntros (CIDj Hsj). iNext. iIntros "Hcg Hpc".
    assert (Htgt7c : add_vec (mword_of_int (KW + 0x108) : mword 64)
                       (sign_extend' 64 (sign_extend' 21
                          (concat_vec (mword_of_int 1978 : mword 11) ('b"0"))))
                     = mword_of_int (KW + 0x7c))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Htgt7c) in "Hpc".
    (* ---- the epilogue ---- *)
    iDestruct (cpu_own_transport CIDr CIDj 0%nat eb pme eb ltac:(wp_next_chain)
                 with "Hown") as "Hown".
    iApply (kw_epilogue mm T3 pme (mword_of_int (-1) : mword 64) K 0%nat eb eb lks
              ltac:(pose proof (kw_K10K K HK); lia) HT3sp HT3s3 HT3cs with "Hcg Hown Htext Hpc Hframe").
    iApply (kw_next_reanchor CIDt CIDj eb pme with "[Hcont]"); [wp_next_chain |].
    iExact "Hcont".
  Qed.

  (* ================================================================== *)
  (* +0x94 .. +0xa8 -- copyout FAILED: release the child's lock, then    *)
  (* wait_lock, return -1.  The only exit that unwinds two levels.       *)
  (* ================================================================== *)
  Local Lemma kw_exit_both `{GEN : GenId} `{CIDt : CpuId} `{XI : CurCtx}
       (γs : list gname) (γw γk : gname)
      (mm Mt : regfile) (pme : mword 64) (k K : nat) (eb : bool) (lks : gset string) :
    let sp0 := mm !!! Regidx csp_rs1 in
    let spr := add_vec sp0 (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))) in
    (K_kwait <= K)%nat ->
    Mt !!! Regidx csp_rs1 = spr ->
    Mt !!! Regidx Rs1 = proc_addr k ->
    kw_cs_rest Mt mm ->
    (* THE FRESHNESS PREMISE, AT THE LOWEST RANK kw_exit_both ITSELF
       TOUCHES: "wait_lock" (10).  "proc" (11) follows by
       [locks_below_union_singleton] at the release of pp->lock below. *)
    locks_below lks "wait_lock" ->
    sie_cap_gpr KT1 Mt (trap_res eb + (K - 10))%nat false pme -∗
    cpu_own 2 eb pme false ({["proc"]} ∪ ({["wait_lock"]} ∪ lks)) -∗
    arm_pay KT1 1 eb pme -∗
    arm_pay KT1 0 eb pme -∗
    kernel_text -∗
    pc_is (mword_of_int (KW + 0x94)) -∗
    is_lock γk (proc_addr k) "proc"%string (proc_lock_pay γs γk (proc_addr k)) -∗
    locked γk CIDt -∗
    proc_lock_res γs γk (proc_addr k) -∗
    is_lock γw wait_lock_addr "wait_lock"%string (wait_res_at) -∗
    locked γw CIDt -∗
    wait_res -∗
    kw_frame sp0 mm -∗
    wp_next eb pme (fun (CID : CpuId) =>
      ∀ (mf : regfile),
        ⌜ callee_saved mm mf ⌝ -∗
        ⌜ mf !!! Regidx Ra0 = (mword_of_int (-1) : mword 64) ⌝ -∗
        sie_cap_gpr KT1 mf K eb pme -∗
        cpu_own 0 eb pme eb lks -∗
        pc_is (ret_pc (mm !!! Regidx Rra)) -∗
        mWP (Loop : expr riscv_lang)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    intros sp0 spr HK Hsp Hs1 Hcs Hbelow.
    assert (Hwl_lt_proc : (lock_rank "wait_lock" < lock_rank "proc")%nat)
      by (vm_compute; lia).
    assert (Hfresh_proc : locks_below ({["wait_lock"]} ∪ lks) "proc").
    { apply locks_below_union_singleton; [exact Hwl_lt_proc | lkbelow]. }
    iIntros "Hcg Hown Hpay1 Hpay0 #Htext Hpc #Hlkk Htokk HRk #Hlk Htok Hres Hframe Hcont".
    (* +0x94 c.mv a0,s1 *)
    assert (Hrg90 : rget (CID := CIDt) Mt Rs1 = Mt !!! Regidx Rs1) by (rgne; reflexivity).
    iApply (wp_cmv_s_sconf (mword_of_int (KW + 0x94)) Ra0 Rs1
              Mt (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_94 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    iEval (rewrite Hrg90 Hs1) in "Hcg".
    set (U0 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (proc_addr k))]> Mt).
    change (<[Regidx Ra0 := regval_into_reg (add_vec zero_reg (proc_addr k))]> Mt) with U0.
    assert (HU0a0 : U0 !!! Regidx Ra0 = proc_addr k)
      by (rewrite /U0 upd_eq; apply add_vec_zero_l).
    assert (HU0sp : U0 !!! Regidx csp_rs1 = spr)
      by (rewrite /U0 upd_ne; [exact Hsp | reg_neq]).
    assert (HU0cs : kw_cs_rest U0 mm)
      by (rewrite /U0; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact Hcs]).
    assert (Hp96 : add_vec_int (mword_of_int (KW + 0x94) : mword 64) 2 = mword_of_int (KW + 0x96))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp96) in "Hpc".
    (* +0x96 jal ra,release *)
    iApply (wp_jal_s_sconf (mword_of_int (KW + 0x96)) Rra
              (mword_of_int 2091502 : mword 21) U0 (trap_res eb + (K - 10))%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_96 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (U1 := <[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0x96) : mword 64) 4)]> U0).
    change (<[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0x96) : mword 64) 4)]> U0) with U1.
    assert (Hjr1 : add_vec (mword_of_int (KW + 0x96) : mword 64)
                     (sign_extend' 64 (mword_of_int 2091502 : mword 21))
                   = mword_of_int KernelSyms.release)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hjr1) in "Hpc".
    assert (HU1ra : U1 !!! Regidx Rra = add_vec_int (mword_of_int (KW + 0x96) : mword 64) 4)
      by (rewrite /U1 upd_eq; reflexivity).
    assert (HU1a0 : U1 !!! Regidx Ra0 = proc_addr k)
      by (rewrite /U1 upd_ne; [exact HU0a0 | reg_neq]).
    assert (HU1sp : U1 !!! Regidx csp_rs1 = spr)
      by (rewrite /U1 upd_ne; [exact HU0sp | reg_neq]).
    assert (HU1cs : kw_cs_rest U1 mm)
      by (rewrite /U1; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HU0cs]).
    assert (Hlkk : add_vec (U1 !!! Regidx Ra0)
                     (sign_extend' 64 (mword_of_int 0 : mword 12)) = proc_addr k)
      by (rewrite HU1a0; apply addv_sext0).
    (* ---- release(&pp->lock): level 2 -> 1, exit index still [false] ---- *)
    iApply (Release.wp_release_sconf KT1 γk (proc_addr k) "proc"%string
              (proc_lock_pay γs γk (proc_addr k)) U1 1%nat eb pme (trap_res eb + (K - 10))%nat _
              Hlkk ltac:(pose proof (kw_K10 K HK); lia)
              with "Hcg Htext Hpc Hlkk Htokk HRk Hown Hpay1").
    (* the exit index of a release at level 1 is [false], so the hart is
       pinned: collapse the [wp_next] rather than introducing a new CID,
       which is what keeps [locked gw CIDt] usable at the SECOND release. *)
    iApply wp_next_off_intro. iIntros (mq) "Hcg Hpc %Hcsq Hown".
    iEval (rewrite (locks_add_del_below "proc" ({["wait_lock"]} ∪ lks)
             Hfresh_proc)) in "Hown".
    assert (Hp9a : ret_pc (U1 !!! Regidx Rra) = mword_of_int (KW + 0x9a))
      by (rewrite HU1ra; apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp9a) in "Hpc".
    assert (Hmqsp : mq !!! Regidx csp_rs1 = spr)
      by (rewrite (callee_saved_lookup Hcsq csp_rs1 ltac:(vm_compute; reflexivity)); exact HU1sp).
    assert (Hmqcs : kw_cs_rest mq mm) by (eapply kw_cs_rest_cs; [exact Hcsq | exact HU1cs]).
    (* +0x9a auipc a0,0x10 *)
    iApply (wp_auipc_s_sconf (mword_of_int (KW + 0x9a)) Ra0 (mword_of_int 16 : mword 20)
              mq (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_9a with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (U2 := <[Regidx Ra0 := regval_into_reg
                  (add_vec (mword_of_int (KW + 0x9a) : mword 64)
                     (auipc_off (mword_of_int 16 : mword 20)))]> mq).
    change (<[Regidx Ra0 := regval_into_reg
                  (add_vec (mword_of_int (KW + 0x9a) : mword 64)
                     (auipc_off (mword_of_int 16 : mword 20)))]> mq) with U2.
    assert (Hp9e : add_vec_int (mword_of_int (KW + 0x9a) : mword 64) 4 = mword_of_int (KW + 0x9e))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp9e) in "Hpc".
    (* +0x9e addi a0,a0,340 : a0 := &wait_lock *)
    assert (HrgU2 : rget (CID := CIDt) U2 Ra0 = U2 !!! Regidx Ra0) by (rgne; reflexivity).
    iApply (wp_addi4_s_sconf (mword_of_int (KW + 0x9e)) Ra0 Ra0 (mword_of_int 386 : mword 12)
              U2 (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_9e with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    iEval (rewrite HrgU2) in "Hcg".
    set (U3 := <[Regidx Ra0 := regval_into_reg
                  (add_vec (U2 !!! Regidx Ra0) (sign_extend' 64 (mword_of_int 386 : mword 12)))]> U2).
    change (<[Regidx Ra0 := regval_into_reg
                  (add_vec (U2 !!! Regidx Ra0) (sign_extend' 64 (mword_of_int 386 : mword 12)))]> U2) with U3.
    assert (HU3a0 : U3 !!! Regidx Ra0 = wait_lock_addr).
    { rewrite /U3 upd_eq /U2 upd_eq /wait_lock_addr.
      apply bv_eq; vm_compute; reflexivity. }
    assert (HU3sp : U3 !!! Regidx csp_rs1 = spr).
    { rewrite /U3 upd_ne; [| reg_neq]. rewrite /U2 upd_ne; [| reg_neq]. exact Hmqsp. }
    assert (HU3cs : kw_cs_rest U3 mm).
    { rewrite /U3. apply kw_cs_rest_ncs; [vm_compute; reflexivity |].
      rewrite /U2. apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact Hmqcs]. }
    assert (Hpa2 : add_vec_int (mword_of_int (KW + 0x9e) : mword 64) 4 = mword_of_int (KW + 0xa2))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpa2) in "Hpc".
    (* +0xa2 jal ra,release *)
    iApply (wp_jal_s_sconf (mword_of_int (KW + 0xa2)) Rra
              (mword_of_int 2091490 : mword 21) U3 (trap_res eb + (K - 10))%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_a2 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (U4 := <[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0xa2) : mword 64) 4)]> U3).
    change (<[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0xa2) : mword 64) 4)]> U3) with U4.
    assert (Hjr2 : add_vec (mword_of_int (KW + 0xa2) : mword 64)
                     (sign_extend' 64 (mword_of_int 2091490 : mword 21))
                   = mword_of_int KernelSyms.release)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hjr2) in "Hpc".
    assert (HU4ra : U4 !!! Regidx Rra = add_vec_int (mword_of_int (KW + 0xa2) : mword 64) 4)
      by (rewrite /U4 upd_eq; reflexivity).
    assert (HU4a0 : U4 !!! Regidx Ra0 = wait_lock_addr)
      by (rewrite /U4 upd_ne; [exact HU3a0 | reg_neq]).
    assert (HU4sp : U4 !!! Regidx csp_rs1 = spr)
      by (rewrite /U4 upd_ne; [exact HU3sp | reg_neq]).
    assert (HU4cs : kw_cs_rest U4 mm)
      by (rewrite /U4; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HU3cs]).
    assert (Hlkw : add_vec (U4 !!! Regidx Ra0)
                     (sign_extend' 64 (mword_of_int 0 : mword 12)) = wait_lock_addr)
      by (rewrite HU4a0; apply addv_sext0).
    iApply (Release.wp_release_sconf KT1 γw wait_lock_addr "wait_lock"%string
              (wait_res_at) U4 0%nat eb pme (K - 10)%nat _ Hlkw ltac:(pose proof (kw_K10 K HK); lia)
              with "Hcg Htext Hpc Hlk Htok Hres Hown Hpay0").
    iIntros (CIDr2 Hsr2 mr) "Hcg Hpc %Hcsr Hown".
    iEval (rewrite (locks_add_del_below "wait_lock" lks Hbelow)) in "Hown".
    assert (Hpa6 : ret_pc (U4 !!! Regidx Rra) = mword_of_int (KW + 0xa6))
      by (rewrite HU4ra; apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpa6) in "Hpc".
    assert (Hmrsp : mr !!! Regidx csp_rs1 = spr)
      by (rewrite (callee_saved_lookup Hcsr csp_rs1 ltac:(vm_compute; reflexivity)); exact HU4sp).
    assert (Hmrcs : kw_cs_rest mr mm) by (eapply kw_cs_rest_cs; [exact Hcsr | exact HU4cs]).
    (* +0xa6 c.li s3,-1 *)
    iApply (wp_cli_s_sconf (mword_of_int (KW + 0xa6)) Rs3 (mword_of_int 63 : mword 6)
              (mword_of_int (-1) : mword 64) mr (K - 10)%nat eb
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(apply bv_eq; vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_a6 with "Htext"). }
    iIntros (CIDs Hss) "Hcg Hpc".
    set (U5 := <[Regidx Rs3 := regval_into_reg (mword_of_int (-1) : mword 64)]> mr).
    change (<[Regidx Rs3 := regval_into_reg (mword_of_int (-1) : mword 64)]> mr) with U5.
    assert (HU5sp : U5 !!! Regidx csp_rs1 = spr)
      by (rewrite /U5 upd_ne; [exact Hmrsp | reg_neq]).
    assert (HU5s3 : U5 !!! Regidx Rs3 = (mword_of_int (-1) : mword 64))
      by (rewrite /U5 upd_eq; reflexivity).
    assert (HU5cs : kw_cs_rest U5 mm) by (rewrite /U5; apply kw_cs_rest_s3; exact Hmrcs).
    assert (Hpa8 : add_vec_int (mword_of_int (KW + 0xa6) : mword 64) 2 = mword_of_int (KW + 0xa8))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpa8) in "Hpc".
    (* +0xa8 c.j +0x7c *)
    iApply (wp_cj_s_sconf (mword_of_int (KW + 0xa8))
              (sign_extend' 21 (concat_vec (mword_of_int 2026 : mword 11) ('b"0")))
              U5 (K - 10)%nat eb ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_a8 with "Htext"). }
    iIntros (CIDj Hsj). iNext. iIntros "Hcg Hpc".
    assert (Htgt7c : add_vec (mword_of_int (KW + 0xa8) : mword 64)
                       (sign_extend' 64 (sign_extend' 21
                          (concat_vec (mword_of_int 2026 : mword 11) ('b"0"))))
                     = mword_of_int (KW + 0x7c))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Htgt7c) in "Hpc".
    iDestruct (cpu_own_transport CIDr2 CIDj 0%nat eb pme eb ltac:(wp_next_chain)
                 with "Hown") as "Hown".
    iApply (kw_epilogue mm U5 pme (mword_of_int (-1) : mword 64) K 0%nat eb eb lks
              ltac:(pose proof (kw_K10K K HK); lia) HU5sp HU5s3 HU5cs with "Hcg Hown Htext Hpc Hframe").
    iApply (kw_next_reanchor CIDt CIDj eb pme with "[Hcont]"); [wp_next_chain |].
    iExact "Hcont".
  Qed.

  (* ================================================================== *)
  (* +0x60 .. +0x78 -- REAPING THE CHILD, the join of the two arms of    *)
  (* the [addr != 0] test.  Disowns it ([pp->parent = 0], out of         *)
  (* wait_lock's table), frees it, and unwinds both locks.               *)
  (* ================================================================== *)
  Local Lemma kw_reap `{GEN : GenId} `{CIDp : CpuId} `{XI : CurCtx}
       (γs : list gname) (γa γp γw γk : gname)
      (mm Mr : regfile) (pme : mword 64) (k K : nat) (eb : bool)
      (pidc kl xsw : mword 32) (ch : mword 64) (ps : list (mword 64)) (γrow : gname) (cs : gset gname) (lks : gset string)
      (* the failing arm's two readings, which this arm does not take and
         only carries ([UserChildren.wait_ans], lane TRAP-ROWS T4) *)
      (gnr : gname) (nullst : bool) (kev : nat) :
    let sp0 := mm !!! Regidx csp_rs1 in
    let spr := add_vec sp0 (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))) in
    (K_kwait <= K)%nat ->
    (k < NPROC)%nat ->
    Mr !!! Regidx csp_rs1 = spr ->
    Mr !!! Regidx Rs1 = proc_addr k ->
    Mr !!! Regidx Rs3 = sign_extend' 64 pidc ->
    kw_cs_rest Mr mm ->
    (* THE FRESHNESS PREMISE, AT THE LOWEST RANK kw_reap ITSELF TOUCHES:
       "wait_lock" (10).  "proc" (11), via [locks_below_union_singleton] at
       the child's release below, and "kmem" (13), via a further
       [locks_below_mono] for freeproc's own kfree, both follow from it. *)
    locks_below lks "wait_lock" ->
    (* THE SLOT IS THIS REAPER'S CHILD, which is what the scan that reached
       this block established: its parent cell holds the reaper's own
       address.  It is what makes the invariant carry an ENTRY for this slot
       -- the three quarters of the two exclusive ghosts that, with the
       quarters the ZOMBIE block holds, are the WHOLES freeproc takes -- and
       what says the generation it names is in one of the two columns of
       THIS reaper ([WaitInv.children_inv_reap]). *)
    ps !! k = Some pme ->
    (* ...and a proc slot's address is not 0, which is what every tie of
       the invariant is guarded on.  A premise because this block is stated
       at an opaque [pme]; its caller has [pme = proc_addr jj]. *)
    pme <> (zero_reg : mword 64) ->
    sie_cap_gpr KT1 Mr (trap_res eb + (K - 10))%nat false pme -∗
    cpu_own 2 eb pme false ({["proc"]} ∪ ({["wait_lock"]} ∪ lks)) -∗
    arm_pay KT1 1 eb pme -∗
    arm_pay KT1 0 eb pme -∗
    kernel_text -∗
    pc_is (mword_of_int (KW + 0x60)) -∗
    kalloc_env γa None -∗
    (* the reaper's event counter, lent to freeproc (permit sweep L1b): the
       reaper is the actor of the slot's release *)
    act_lend pme kev -∗
    is_lock γp alp_pid_lock "nextpid"%string nextpid_res_at -∗
    (* the child's lock, contents out, at ZOMBIE *)
    is_lock γk (proc_addr k) "proc"%string (proc_lock_pay γs γk (proc_addr k)) -∗
    locked γk CIDp -∗
    p_state (proc_addr k) ↦₄ ZOMBIE -∗
    (* ZOMBIE is unclaimed, so the caller's lock share is the whole mirror --
       which is what the [proc_held] freeproc wants needs. *)
    pstate_whole (proc_addr k) ZOMBIE -∗
    p_chan (proc_addr k) ↦₈ ch -∗
    (* <p->lock>'s THREE CELLS, OPENED ([SchedCtx.proc_pub]).  They arrive
       apart rather than bundled because this block spends two of them on
       facts about the ZOMBIE it is reaping: the pid quarter names the pid
       the caller is about to return, and the [p->xstate] half names the
       status the copyout placed, and BOTH have to meet the other share
       that rides the ZOMBIE block ([SpecFreeproc.fp_of_dormant_zombie]).
       The bundle is rebuilt below, before freeproc takes it. *)
    p_killed (proc_addr k) ↦₄ kl -∗
    p_xstate (proc_addr k) ↦₄{DfracOwn (1/2)} xsw -∗
    p_pid (proc_addr k) ↦₄{DfracOwn (1/4)} pidc -∗
    (* ...AND THE KILLED ROW THAT CAME OUT WITH THEM (lane KILL-PAY, K2;
       lane SELF-KILL §1/§4b'): the three cells arrive apart, so the row
       [SchedCtx.proc_pub] carries beside them -- which names the
       incarnation and says how its death was paid for -- has to arrive
       too, or the rebuild below cannot close.  LINEAR now, so this reap
       carries it rather than copying it. *)
    SchedCtx.kill_paid pidc kl -∗
    proc_dormant (proc_addr k) ZOMBIE -∗
    hart_at_any (proc_addr k) -∗
    (* the slot's ALLOCATION MARKER: a ZOMBIE is dormant but ALLOCATED, so
       its lock invariant carries it and the rebuild below owes it back
       ([ProcAvail.v]).  Persistent. *)
    pslot_used_at (proc_addr k) -∗
    (* wait_lock, contents out *)
    is_lock γw wait_lock_addr "wait_lock"%string (wait_res_at) -∗
    locked γw CIDp -∗
    (* ...AND THE REAPER'S OWN QUARTER OF ITS SLOT GENERATION, LENT (lane
       TRAP-ROWS-3, T4(b)).  It is what turns
       [WaitInv.children_inv_reap]'s disjunction into "the zombie was in MY
       row": at <init>'s address the payload hands over
       [WaitInv.init_ident], and this quarter is what says the generation
       sealed there is the one this reaper is running as.  A BORROW -- the
       step is an agreement -- so it comes back below, and the caller
       closes its block with it ([ProcInv.proc_priv_slot_gen]). *)
    slot_gen pme (DfracOwn (1/4)) gnr -∗
    kw_pay ps -∗ ch_frag γrow pme cs -∗
    kw_frame sp0 mm -∗
    wp_next eb pme (fun (CID : CpuId) =>
      (* THE ROW COMES BACK AT WHAT THE REAP LEFT IT, AND THE ANSWER SAYS
         WHICH GENERATION LEFT: it is out of the row and out of the orphan
         column beside it ([WaitInv.children_inv_reap]), its ESCROW comes
         with it at the status this slot's [p->xstate] holds, and the pid
         uniqueness over the row is what makes [pidc] name it
         ([WaitInv.children_inv_pid_all]). *)
      ∀ (mf : regfile) (cs' : gset gname),
        ⌜ callee_saved mm mf ⌝ -∗
        ⌜ mf !!! Regidx Ra0 = sign_extend' 64 pidc ⌝ -∗
        wait_ans_gen pidc (xstate_val xsw) cs cs' gnr nullst -∗
        (* ...AND THE ZOMBIE LEDGER'S RECEIPT OF THIS REAP (design
           ni-zombie-ledger.md D4): [ZReap pme pidc], appended under
           <wait_lock> beside the two column moves *)
        (∃ h, zomb_receipt h (ZReap pme pidc)) -∗
        sie_cap_gpr KT1 mf K eb pme -∗
        cpu_own 0 eb pme eb lks -∗
        (∃ k' : nat, ⌜(kev <= k')%nat⌝ ∗ act_lend pme k') -∗
        pc_is (ret_pc (mm !!! Regidx Rra)) -∗
        slot_gen pme (DfracOwn (1/4)) gnr -∗
        ch_frag γrow pme cs' -∗
        mWP (Loop : expr riscv_lang)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    intros sp0 spr HK Hk Hsp Hs1 Hs3 Hcs Hbelow Hchild Hpmenz.
    assert (Hwl_lt_proc : (lock_rank "wait_lock" < lock_rank "proc")%nat)
      by (vm_compute; lia).
    assert (Hfresh_proc : locks_below ({["wait_lock"]} ∪ lks) "proc").
    { apply locks_below_union_singleton; [exact Hwl_lt_proc | lkbelow]. }
    (* freeproc's own floor is "nextpid" (10) since upstream ded23f2 made it
       take <pid_lock>; its kfree's "kmem" (11) follows inside freeproc. *)
    assert (Hfresh_nextpid : locks_below ({["proc"]} ∪ ({["wait_lock"]} ∪ lks))
                               "nextpid").
    { apply locks_below_union_singleton; [vm_compute; lia |].
      lkbelow. }
    iIntros "Hcg Hown Hpay1 Hpay0 #Htext Hpc #Henv Hlend #Hplk #Hlkk Htokk Hstate Hpsg Hchan
             Hkilled Hxstate Hpidq Hkrow Hdorm Hpark #Hmk #Hlk Htok Hsgq Hcols Hmyrow Hframe Hcont".
    (* ---- +0x60 sd x0,56(s1) : pp->parent = 0, out of wait_lock's table ---- *)
    iDestruct "Hcols" as (gz mz oz) "(Hps & Hch & Ho & Hci & (%hz & Hzl))".
    iDestruct (parents_own_length ps with "Hps") as %Hlen.
    iDestruct (parents_own_acc ps k pme Hchild with "Hps") as "[Hcell Hback]".
    (* THE CELL SAYS WHOSE CHILD THIS IS: the scan fell through [pp->parent
       == p], so the list holds the reaper's own address here, and a proc
       slot's address is not 0 -- which is what makes the invariant carry
       an ENTRY for this slot.  The entry comes out below, where the ZOMBIE
       block's quarters arrive to meet it. *)
    iDestruct (sie_cap_gpr_x0 Mr (trap_res eb + (K - 10))%nat false pme (mword_of_int 0 : mword 5)
                 ltac:(vm_compute; reflexivity) with "Hcg") as "[%Hx0 Hcg]".
    assert (Hea60 : add_vec (rget (CID := CIDp) Mr Rs1)
                      (sign_extend' 64 (mword_of_int 56 : mword 12)) = p_parent (proc_addr k)).
    { rewrite (rget_ne (CID := CIDp) Mr Rs1 ltac:(vm_compute; discriminate)) Hs1.
      apply kw_parent_off. }
    assert (Hsv60 : rget (CID := CIDp) Mr (mword_of_int 0 : mword 5) = (zero_reg : mword 64)).
    { rewrite (rget_ne (CID := CIDp) Mr (mword_of_int 0 : mword 5)
                 ltac:(vm_compute; discriminate)). exact Hx0. }
    iApply (wp_sd_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (KW + 0x60)) (mword_of_int 0 : mword 5) Rs1
              (mword_of_int 56 : mword 12) Mr (trap_res eb + (K - 10))%nat pme false
              with "Hcg Hpc [] [Hcell]").
    { iApply (kwi_60 with "Htext"). }
    { iEval (rewrite Hea60). iExact "Hcell". }
    iApply wp_next_off_intro. iIntros "Hcg Hpc Hcell".
    iEval (rewrite Hea60 Hsv60) in "Hcell".
    iDestruct ("Hback" $! (zero_reg : mword 64) with "Hcell") as "Hps".
    assert (Hp64 : add_vec_int (mword_of_int (KW + 0x60) : mword 64) 4 = mword_of_int (KW + 0x64))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp64) in "Hpc".
    (* ---- +0x64 c.mv a0,s1 ---- *)
    assert (Hrg60 : rget (CID := CIDp) Mr Rs1 = Mr !!! Regidx Rs1) by (rgne; reflexivity).
    iApply (wp_cmv_s_sconf (mword_of_int (KW + 0x64)) Ra0 Rs1
              Mr (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_64 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    iEval (rewrite Hrg60 Hs1) in "Hcg".
    set (R0 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (proc_addr k))]> Mr).
    change (<[Regidx Ra0 := regval_into_reg (add_vec zero_reg (proc_addr k))]> Mr) with R0.
    assert (HR0a0 : R0 !!! Regidx Ra0 = proc_addr k)
      by (rewrite /R0 upd_eq; apply add_vec_zero_l).
    assert (HR0sp : R0 !!! Regidx csp_rs1 = spr) by (rewrite /R0 upd_ne; [exact Hsp | reg_neq]).
    assert (HR0s1 : R0 !!! Regidx Rs1 = proc_addr k) by (rewrite /R0 upd_ne; [exact Hs1 | reg_neq]).
    assert (HR0s3 : R0 !!! Regidx Rs3 = sign_extend' 64 pidc)
      by (rewrite /R0 upd_ne; [exact Hs3 | reg_neq]).
    assert (HR0cs : kw_cs_rest R0 mm)
      by (rewrite /R0; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact Hcs]).
    assert (Hp66 : add_vec_int (mword_of_int (KW + 0x64) : mword 64) 2 = mword_of_int (KW + 0x66))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp66) in "Hpc".
    (* ---- +0x66 jal ra,freeproc ---- *)
    iApply (wp_jal_s_sconf (mword_of_int (KW + 0x66)) Rra
              (mword_of_int 2095192 : mword 21) R0 (trap_res eb + (K - 10))%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_66 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (R1 := <[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0x66) : mword 64) 4)]> R0).
    change (<[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0x66) : mword 64) 4)]> R0) with R1.
    assert (Hjfp : add_vec (mword_of_int (KW + 0x66) : mword 64)
                     (sign_extend' 64 (mword_of_int 2095192 : mword 21))
                   = mword_of_int KernelSyms.freeproc)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hjfp) in "Hpc".
    assert (HR1ra : R1 !!! Regidx Rra = add_vec_int (mword_of_int (KW + 0x66) : mword 64) 4)
      by (rewrite /R1 upd_eq; reflexivity).
    assert (HR1a0 : R1 !!! Regidx Ra0 = proc_addr k)
      by (rewrite /R1 upd_ne; [exact HR0a0 | reg_neq]).
    assert (HR1sp : R1 !!! Regidx csp_rs1 = spr) by (rewrite /R1 upd_ne; [exact HR0sp | reg_neq]).
    assert (HR1s1 : R1 !!! Regidx Rs1 = proc_addr k) by (rewrite /R1 upd_ne; [exact HR0s1 | reg_neq]).
    assert (HR1s3 : R1 !!! Regidx Rs3 = sign_extend' 64 pidc)
      by (rewrite /R1 upd_ne; [exact HR0s3 | reg_neq]).
    assert (HR1cs : kw_cs_rest R1 mm)
      by (rewrite /R1; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HR0cs]).
    (* the ZOMBIE block, in freeproc's own vocabulary -- AND THE REAPED
       SLOT'S CHILDREN ROW, AT [∅], and the ESCROW its exit left.  The row
       needs no reset here: a dying process gives its children to <init>
       under the <wait_lock> it holds at its ZOMBIE store ([SpecKexit]), so
       what it parks is already empty.  The escrow is what the reaping
       parent redeems ([ChildTok.gen_pay]), and this walk hands it out with
       the answer. *)
    iDestruct (fp_of_dormant_zombie (proc_addr k) with "Hdorm")
      as (Vc pidz xsv) "(Hrest & Hrow & (%Hpidznz & Hsg14 & Hpr14) & Hxb & Hesc & Hpt & Htf)".
    (* ---- THE TWO SHARES OF EACH PUBLIC CELL MEET.  The reaper holds
       <p->lock>, so the half of [p->xstate] that rides <p->lock> and the
       half that rides the ZOMBIE block are one word -- which is what makes
       the escrow's key the status this call copies out -- and the same for
       the pid: the quarter the [lw] at +0x40 read is the pid the block's
       half names, so the number the caller gets back IS the escrow's. *)
    iDestruct (ctx_word4_pointsto_agree with "Hxstate Hxb") as %<-.
    iEval (rewrite /fp_rest) in "Hrest".
    iDestruct "Hrest" as
      "(%Hrpure & Hrpid & Hrfl & Hrof & Hrfd & Hrsp & Hrir & Hrbs & Hrkst & Hrctx)".
    iDestruct (ctx_word4_pointsto_agree with "Hpidq Hrpid") as %<-.
    iAssert (fp_rest (proc_addr k) Vc pidc)
      with "[Hrpid Hrfl Hrof Hrfd Hrsp Hrir Hrbs Hrkst Hrctx]" as "Hrest".
    { rewrite /fp_rest.
      iFrame "Hrpid Hrfl Hrof Hrfd Hrsp Hrir Hrbs Hrkst Hrctx".
      iPureIntro. exact Hrpure. }
    iAssert (proc_pub (proc_addr k)) with "[Hkilled Hxstate Hpidq Hkrow]" as "Hpub".
    { iExists kl, xsw, pidc. iFrame "Hkilled Hxstate Hpidq Hkrow". }
    (* ---- THE TWO SHARES MEET, AND THE ENTRY LEAVES THE INVARIANT.  The
       entry the invariant carried for this slot and the quarters the
       ZOMBIE block carried are pieces of ONE generation
       ([SlotGen.slot_gen_agree], inside [WaitInv.children_inv_reap]), so
       the slot generation comes back WHOLE; the pid the entry names is the
       pid the escrow pins ([ChildTok.gen_agree_pure] against the kernel
       quarter the escrow holds), so the two registrations are at one key
       and compose here.  This is exactly what the reap is for: the wholes
       are what freeproc needs to give the slot back.
         AND THE GENERATION LEAVES BOTH COLUMNS OF THIS REAPER: its own row
       and, if it was reparented to it, the orphan row at its address.  The
       first conjunct is what says it was in one of them at all; the caller
       is told only that the set moved, because which column a reaped child
       sat in is not a caller's fact -- the orphan table is the lock's. *)
    iDestruct (children_own_lookup with "Hch Hmyrow") as %Hmz.
    (* ...AND THE PID UNIQUENESS OVER THE CALLER'S WHOLE ROW, BEFORE the
       reap takes the entry out: every generation in the row is the current
       generation of an occupied slot, so the payload holds its
       registration, and the quarter this ZOMBIE block carries is at the
       reaped pid -- two shares at one key agree, so no other child of this
       caller carries [pidc] ([WaitInv.children_inv_pid_all]).  PERSISTENT,
       so it survives the release below, which is what lets the answer
       carry it out. *)
    iDestruct (children_inv_pid_all ps gz mz oz γrow pme cs (pv_gen Vc) pidc
                 (DfracOwn qeighth) Hpmenz Hmz with "Hci Hpr14")
      as "(#Huniq & Hci & Hpr14)".
    iDestruct (children_inv_orph_all with "Hci") as "[#Hoi Hci]".
    iDestruct (children_inv_reap ps gz mz oz k pme γrow cs (pv_gen Vc)
                 Hpmenz Hchild Hmz with "Hci Hsg14")
      as "(%HW2 & Hsg & Hent & Hci)".
    (* THE ZOMBIE WAS IN THIS REAPER'S OWN ROW, unless the reaper is
       <init> (lane TRAP-ROWS-3, T4(b)): the orphan column is non-empty at
       <init>'s address and nowhere else, and the reaper's own row says
       which of the two it is. *)
    iDestruct (orph_at_init_reap cur_ctx oz pme gnr (pv_gen Vc) cs HW2
                 with "Hoi Hsgq") as "[Hsgq #Hoci]".
    iDestruct "Hent" as (pide) "(Hpr34 & #Hgpid)".
    iDestruct "Hesc" as (pae Qe Qe') "(Hkq & Hmye & HQe)".
    iDestruct (ChildTok.gen_pid_kq_agree with "Hgpid Hkq") as %->.
    (* the deposit's three quarters and the block's eighth are exactly what
       freeproc takes now ([SlotGen.pid_reg_rest]); the third piece -- the
       eighth in <p->lock>'s public payload -- travels there inside
       [proc_held], and freeproc reunites the whole at [p->pid = 0]. *)
    iAssert (pid_reg_rest pidc (pv_gen Vc)) with "[Hpr34 Hpr14]" as "Hpr".
    { iFrame "Hpr34 Hpr14". }
    (* the escrow, back in one piece: the three agreements above were pure,
       so nothing of it was spent, and it is what the caller redeems
       ([ChildTok.gen_pay]). *)
    iAssert (exit_tok (pv_gen Vc) pidc (xstate_val xsw))
      with "[Hkq Hmye HQe]" as "Hesc".
    { iExists pae, Qe, Qe'. iFrame "Hkq Hmye HQe". }
    (* ...and the two moves the invariant now owes, under the lock that is
       still held: the row loses the reaped generation, and so does the
       orphan row at this address. *)
    iApply fupd_wp.
    iMod (children_own_upd mz γrow pme cs (cs ∖ {[pv_gen Vc]}) with "Hch Hmyrow")
      as "[Hch Hmyrow]".
    iMod (orphans_del oz pme (pv_gen Vc) with "Ho") as "Ho".
    (* ...AND THE ZOMBIE LEDGER RECORDS THE REAP (design
       ni-zombie-ledger.md D4): the reaper [pme] took pid [pidc] *)
    iMod (zomb_reap hz pme pidc with "Hzl") as "[Hzl #Hzr]".
    iModIntro.
    iAssert (kw_pay (<[k := (zero_reg : mword 64)]> ps)) with "[Hps Hch Ho Hci Hzl]" as "Hcols".
    { iExists gz, (<[γrow := (pme, cs ∖ {[pv_gen Vc]})]> mz),
              (<[pme := orph_row oz pme ∖ {[pv_gen Vc]}]> oz).
      iFrame "Hps Hch Ho Hci". iExists _. iExact "Hzl". }
    iApply (Freeproc.wp_freeproc_sconf γp γa R1 k γk Vc (pv_gen Vc) pidc ZOMBIE ch
              (Some (pv_upt Vc)) (Some (ud_tfp (pv_upt Vc), pv_tf Vc))
              (trap_res eb + (K - 10))%nat eb pme 2%nat
              ({["proc"]} ∪ ({["wait_lock"]} ∪ lks)) kev
              ltac:(pose proof (kw_K44 K HK); lia) Hk kw_ilvl2 HR1a0 Hfresh_nextpid
              with "Hcg Hown Htext Hpc Hplk [Htokk Hstate Hpsg Hchan Hpub] Hrest Hrow Hsg Hpr [Hxb] Hpt Htf Henv Hlend").
    all: try lkbelow.
    { rewrite /proc_held. iFrame "Htokk Hstate Hpsg Hchan Hpub". }
    { iExists xsw. iExact "Hxb". }
    iApply wp_next_off_intro.
    iIntros (mfp) "Hcg Hown Hlend Hpc %Hcsfp Hheld Hdorm".
    assert (Hp6a : ret_pc (R1 !!! Regidx Rra) = mword_of_int (KW + 0x6a))
      by (rewrite HR1ra; apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp6a) in "Hpc".
    assert (Hfpsp : mfp !!! Regidx csp_rs1 = spr)
      by (rewrite (callee_saved_lookup Hcsfp csp_rs1 ltac:(vm_compute; reflexivity)); exact HR1sp).
    assert (Hfps1 : mfp !!! Regidx Rs1 = proc_addr k)
      by (rewrite (callee_saved_lookup Hcsfp Rs1 ltac:(vm_compute; reflexivity)); exact HR1s1).
    assert (Hfps3 : mfp !!! Regidx Rs3 = sign_extend' 64 pidc)
      by (rewrite (callee_saved_lookup Hcsfp Rs3 ltac:(vm_compute; reflexivity)); exact HR1s3).
    assert (Hfpcs : kw_cs_rest mfp mm) by (eapply kw_cs_rest_cs; [exact Hcsfp | exact HR1cs]).
    (* ---- +0x6a c.mv a0,s1 ---- *)
    assert (Hrg66 : rget (CID := CIDp) mfp Rs1 = mfp !!! Regidx Rs1) by (rgne; reflexivity).
    iApply (wp_cmv_s_sconf (mword_of_int (KW + 0x6a)) Ra0 Rs1
              mfp (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_6a with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    iEval (rewrite Hrg66 Hfps1) in "Hcg".
    set (R2 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (proc_addr k))]> mfp).
    change (<[Regidx Ra0 := regval_into_reg (add_vec zero_reg (proc_addr k))]> mfp) with R2.
    assert (HR2a0 : R2 !!! Regidx Ra0 = proc_addr k)
      by (rewrite /R2 upd_eq; apply add_vec_zero_l).
    assert (HR2sp : R2 !!! Regidx csp_rs1 = spr) by (rewrite /R2 upd_ne; [exact Hfpsp | reg_neq]).
    assert (HR2s3 : R2 !!! Regidx Rs3 = sign_extend' 64 pidc)
      by (rewrite /R2 upd_ne; [exact Hfps3 | reg_neq]).
    assert (HR2cs : kw_cs_rest R2 mm)
      by (rewrite /R2; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact Hfpcs]).
    assert (Hp6c : add_vec_int (mword_of_int (KW + 0x6a) : mword 64) 2 = mword_of_int (KW + 0x6c))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp6c) in "Hpc".
    (* ---- +0x6c jal ra,release : the child's lock ---- *)
    iApply (wp_jal_s_sconf (mword_of_int (KW + 0x6c)) Rra
              (mword_of_int 2091544 : mword 21) R2 (trap_res eb + (K - 10))%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_6c with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (R3 := <[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0x6c) : mword 64) 4)]> R2).
    change (<[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0x6c) : mword 64) 4)]> R2) with R3.
    assert (Hjr1 : add_vec (mword_of_int (KW + 0x6c) : mword 64)
                     (sign_extend' 64 (mword_of_int 2091544 : mword 21))
                   = mword_of_int KernelSyms.release)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hjr1) in "Hpc".
    assert (HR3ra : R3 !!! Regidx Rra = add_vec_int (mword_of_int (KW + 0x6c) : mword 64) 4)
      by (rewrite /R3 upd_eq; reflexivity).
    assert (HR3a0 : R3 !!! Regidx Ra0 = proc_addr k)
      by (rewrite /R3 upd_ne; [exact HR2a0 | reg_neq]).
    assert (HR3sp : R3 !!! Regidx csp_rs1 = spr) by (rewrite /R3 upd_ne; [exact HR2sp | reg_neq]).
    assert (HR3s3 : R3 !!! Regidx Rs3 = sign_extend' 64 pidc)
      by (rewrite /R3 upd_ne; [exact HR2s3 | reg_neq]).
    assert (HR3cs : kw_cs_rest R3 mm)
      by (rewrite /R3; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HR2cs]).
    assert (Hlkk2 : add_vec (R3 !!! Regidx Ra0)
                      (sign_extend' 64 (mword_of_int 0 : mword 12)) = proc_addr k)
      by (rewrite HR3a0; apply addv_sext0).
    (* the emptied slot goes back into the lock at UNUSED; the hart tag never
       left this frame -- [proc_held] does not carry it. *)
    iDestruct "Hheld" as "(Htokk & Hstate & Hpsg & Hchan & Hpub)".
    (* UNUSED is unclaimed, so the whole mirror freeproc handed back becomes
       the lock's share again. *)
    iDestruct (pstate_whole_split (proc_addr k) UNUSED) as "[Hwu _]".
    iDestruct ("Hwu" with "Hpsg") as "[Hpsg _]".
    iAssert (proc_lock_res γs γk (proc_addr k)) with "[Hstate Hpsg Hchan Hpub Hdorm Hpark]" as "HRk".
    { iApply (proc_lock_res_intro γs γk (proc_addr k) UNUSED (zero_reg : mword 64)
                with "Hstate Hpsg Hchan Hpub [Hdorm Hpark]").
      iApply (proc_slots_unused_intro γs (proc_addr k) with "Hdorm Hpark"). }
    iApply (Release.wp_release_sconf KT1 γk (proc_addr k) "proc"%string
              (proc_lock_pay γs γk (proc_addr k)) R3 1%nat eb pme (trap_res eb + (K - 10))%nat _
              Hlkk2 ltac:(pose proof (kw_K10 K HK); lia)
              with "Hcg Htext Hpc Hlkk Htokk HRk Hown Hpay1").
    (* level 1 -> 1: pinned hart, so collapse rather than re-anchor *)
    iApply wp_next_off_intro. iIntros (mq) "Hcg Hpc %Hcsq Hown".
    iEval (rewrite (locks_add_del_below "proc" ({["wait_lock"]} ∪ lks)
             Hfresh_proc)) in "Hown".
    assert (Hp70 : ret_pc (R3 !!! Regidx Rra) = mword_of_int (KW + 0x70))
      by (rewrite HR3ra; apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp70) in "Hpc".
    assert (Hmqsp : mq !!! Regidx csp_rs1 = spr)
      by (rewrite (callee_saved_lookup Hcsq csp_rs1 ltac:(vm_compute; reflexivity)); exact HR3sp).
    assert (Hmqs3 : mq !!! Regidx Rs3 = sign_extend' 64 pidc)
      by (rewrite (callee_saved_lookup Hcsq Rs3 ltac:(vm_compute; reflexivity)); exact HR3s3).
    assert (Hmqcs : kw_cs_rest mq mm) by (eapply kw_cs_rest_cs; [exact Hcsq | exact HR3cs]).
    (* ---- +0x70 auipc a0,0x10 ---- *)
    iApply (wp_auipc_s_sconf (mword_of_int (KW + 0x70)) Ra0 (mword_of_int 16 : mword 20)
              mq (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_70 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (R4 := <[Regidx Ra0 := regval_into_reg
                  (add_vec (mword_of_int (KW + 0x70) : mword 64)
                     (auipc_off (mword_of_int 16 : mword 20)))]> mq).
    change (<[Regidx Ra0 := regval_into_reg
                  (add_vec (mword_of_int (KW + 0x70) : mword 64)
                     (auipc_off (mword_of_int 16 : mword 20)))]> mq) with R4.
    assert (Hp74 : add_vec_int (mword_of_int (KW + 0x70) : mword 64) 4 = mword_of_int (KW + 0x74))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp74) in "Hpc".
    (* ---- +0x74 addi a0,a0,382 : a0 := &wait_lock ---- *)
    assert (HrgR4 : rget (CID := CIDp) R4 Ra0 = R4 !!! Regidx Ra0) by (rgne; reflexivity).
    iApply (wp_addi4_s_sconf (mword_of_int (KW + 0x74)) Ra0 Ra0 (mword_of_int 428 : mword 12)
              R4 (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_74 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    iEval (rewrite HrgR4) in "Hcg".
    set (R5 := <[Regidx Ra0 := regval_into_reg
                  (add_vec (R4 !!! Regidx Ra0) (sign_extend' 64 (mword_of_int 428 : mword 12)))]> R4).
    change (<[Regidx Ra0 := regval_into_reg
                  (add_vec (R4 !!! Regidx Ra0) (sign_extend' 64 (mword_of_int 428 : mword 12)))]> R4) with R5.
    assert (HR5a0 : R5 !!! Regidx Ra0 = wait_lock_addr).
    { rewrite /R5 upd_eq /R4 upd_eq /wait_lock_addr. apply bv_eq; vm_compute; reflexivity. }
    assert (HR5sp : R5 !!! Regidx csp_rs1 = spr).
    { rewrite /R5 upd_ne; [| reg_neq]. rewrite /R4 upd_ne; [| reg_neq]. exact Hmqsp. }
    assert (HR5s3 : R5 !!! Regidx Rs3 = sign_extend' 64 pidc).
    { rewrite /R5 upd_ne; [| reg_neq]. rewrite /R4 upd_ne; [| reg_neq]. exact Hmqs3. }
    assert (HR5cs : kw_cs_rest R5 mm).
    { rewrite /R5. apply kw_cs_rest_ncs; [vm_compute; reflexivity |].
      rewrite /R4. apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact Hmqcs]. }
    assert (Hp78 : add_vec_int (mword_of_int (KW + 0x74) : mword 64) 4 = mword_of_int (KW + 0x78))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp78) in "Hpc".
    (* ---- +0x78 jal ra,release : wait_lock, level 1 -> 0 ---- *)
    iApply (wp_jal_s_sconf (mword_of_int (KW + 0x78)) Rra
              (mword_of_int 2091532 : mword 21) R5 (trap_res eb + (K - 10))%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_78 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (R6 := <[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0x78) : mword 64) 4)]> R5).
    change (<[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0x78) : mword 64) 4)]> R5) with R6.
    assert (Hjr2 : add_vec (mword_of_int (KW + 0x78) : mword 64)
                     (sign_extend' 64 (mword_of_int 2091532 : mword 21))
                   = mword_of_int KernelSyms.release)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hjr2) in "Hpc".
    assert (HR6ra : R6 !!! Regidx Rra = add_vec_int (mword_of_int (KW + 0x78) : mword 64) 4)
      by (rewrite /R6 upd_eq; reflexivity).
    assert (HR6a0 : R6 !!! Regidx Ra0 = wait_lock_addr)
      by (rewrite /R6 upd_ne; [exact HR5a0 | reg_neq]).
    assert (HR6sp : R6 !!! Regidx csp_rs1 = spr) by (rewrite /R6 upd_ne; [exact HR5sp | reg_neq]).
    assert (HR6s3 : R6 !!! Regidx Rs3 = sign_extend' 64 pidc)
      by (rewrite /R6 upd_ne; [exact HR5s3 | reg_neq]).
    assert (HR6cs : kw_cs_rest R6 mm)
      by (rewrite /R6; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HR5cs]).
    assert (Hlkw : add_vec (R6 !!! Regidx Ra0)
                     (sign_extend' 64 (mword_of_int 0 : mword 12)) = wait_lock_addr)
      by (rewrite HR6a0; apply addv_sext0).
    iApply (Release.wp_release_sconf KT1 γw wait_lock_addr "wait_lock"%string
              (wait_res_at) R6 0%nat eb pme (K - 10)%nat _ Hlkw ltac:(pose proof (kw_K10 K HK); lia)
              with "Hcg Htext Hpc Hlk Htok [Hcols] Hown Hpay0").
    { iApply (kw_pay_res with "Hcols"). }
    iIntros (CIDr2 Hsr2 mr) "Hcg Hpc %Hcsr Hown".
    iEval (rewrite (locks_add_del_below "wait_lock" lks Hbelow)) in "Hown".
    assert (Hp7c : ret_pc (R6 !!! Regidx Rra) = mword_of_int (KW + 0x7c))
      by (rewrite HR6ra; apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp7c) in "Hpc".
    assert (Hmrsp : mr !!! Regidx csp_rs1 = spr)
      by (rewrite (callee_saved_lookup Hcsr csp_rs1 ltac:(vm_compute; reflexivity)); exact HR6sp).
    assert (Hmrs3 : mr !!! Regidx Rs3 = sign_extend' 64 pidc)
      by (rewrite (callee_saved_lookup Hcsr Rs3 ltac:(vm_compute; reflexivity)); exact HR6s3).
    assert (Hmrcs : kw_cs_rest mr mm) by (eapply kw_cs_rest_cs; [exact Hcsr | exact HR6cs]).
    (* ---- fall through into the epilogue ---- *)
    iApply (kw_epilogue mm mr pme (sign_extend' 64 pidc) K 0%nat eb eb lks
              ltac:(pose proof (kw_K10K K HK); lia) Hmrsp Hmrs3 Hmrcs with "Hcg Hown Htext Hpc Hframe").
    iApply (kw_next_reanchor CIDp CIDr2 eb pme with "[Hcont Hmyrow Hesc Hsgq Hlend]"); [wp_next_chain |].
    iIntros (CIDx Hsx mf) "%Hcsf %Ha0f Hcgf Hownf Hpcf".
    iSpecialize ("Hcont" $! CIDx with "[%]"); [exact Hsx |].
    (* THE ANSWER, at the generation this walk reaped: the row lost it, its
       escrow is in the caller's hands at the status the copyout placed, and
       no other child of the caller carries the pid the caller is about to
       read out of a0. *)
    iApply ("Hcont" $! mf (cs ∖ {[pv_gen Vc]})
              with "[%] [%] [Hesc] [] Hcgf Hownf Hlend Hpcf Hsgq Hmyrow").
    { exact Hcsf. }
    { exact Ha0f. }
    { iRight. iExists (pv_gen Vc).
      (* ...AND THE REAPED PID'S RANGE, straight off the ZOMBIE block's own
         registration ([SlotGen.gen_halves_at], lane TRAP-ROWS-3 T4(c)):
         it is what makes the two arms disjoint at the return value. *)
      iSplitR; [ iPureIntro; exact (conj eq_refl Hpidznz) |].
      iSplitR; [ iExact "Hoci" |].
      iFrame "Hesc". iExact "Huniq". }
    { iExists hz. iExact "Hzr". }
  Qed.

  (* ================================================================== *)
  (* +0x40 .. +0x5c -- THE FOUND ARM: read the child's pid, optionally   *)
  (* copy its exit status out, then reap it.                             *)
  (*                                                                     *)
  (* The [addr != 0] test's two arms JOIN at +0x60, which is why the     *)
  (* reaping tail is its own lemma ([kw_reap]) rather than duplicated:   *)
  (* the arms differ only in whether the user page table grew.           *)
  (* ================================================================== *)
  Local Lemma kw_found `{GEN : GenId} `{CIDf : CpuId} `{XI : CurCtx}
       (γs : list gname) (γa γp γf γw γk : gname)
      (mm Mf : regfile) (pme addr : mword 64) (k K : nat) (eb : bool)
      (pid : mword 32) (U : ustate) (ch : mword 64) (ps : list (mword 64)) (γrow : gname) (cs : gset gname) (lks : gset string) :
    let sp0 := mm !!! Regidx csp_rs1 in
    let spr := add_vec sp0 (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))) in
    (K_kwait <= K)%nat ->
    (k < NPROC)%nat ->
    Mf !!! Regidx csp_rs1 = spr ->
    Mf !!! Regidx Rs1 = proc_addr k ->
    Mf !!! Regidx Rs2 = pme ->
    Mf !!! Regidx Rs7 = addr ->
    kw_cs_rest Mf mm ->
    (* THE SLOT IS THIS PROCESS'S CHILD: the scan reached this block on the
       arm where [pp->parent == p], so the invariant's list holds the
       reaper's own address at [k].  Forwarded to [kw_reap], which spends it
       on the entry the invariant carries for that cell. *)
    ps !! k = Some pme ->
    (* ...and a proc slot's address is not 0; forwarded with it. *)
    pme <> (zero_reg : mword 64) ->
    (* THE FRESHNESS PREMISE, AT THE LOWEST RANK kw_found ITSELF TOUCHES:
       "wait_lock" (10) -- forwarded to [kw_reap]/[kw_exit_both], whose own
       nested releases derive what they need from it. *)
    locks_below lks "wait_lock" ->
    sie_cap_gpr KT1 Mf (trap_res eb + (K - 10))%nat false pme -∗
    cpu_own 2 eb pme false ({["proc"]} ∪ ({["wait_lock"]} ∪ lks)) -∗
    arm_pay KT1 1 eb pme -∗
    arm_pay KT1 0 eb pme -∗
    kernel_text -∗
    pc_is (mword_of_int (KW + 0x40)) -∗
    kalloc_env γa None -∗
    is_lock γp alp_pid_lock "nextpid"%string nextpid_res_at -∗
    is_lock γk (proc_addr k) "proc"%string (proc_lock_pay γs γk (proc_addr k)) -∗
    locked γk CIDf -∗
    p_state (proc_addr k) ↦₄ ZOMBIE -∗
    (* the whole mirror: ZOMBIE is unclaimed, so the lock's share is both
       halves, and [kw_reap] hands it on to freeproc's [proc_held]. *)
    pstate_whole (proc_addr k) ZOMBIE -∗
    p_chan (proc_addr k) ↦₈ ch -∗
    proc_pub (proc_addr k) -∗
    proc_dormant (proc_addr k) ZOMBIE -∗
    hart_at_any (proc_addr k) -∗
    (* the slot's ALLOCATION MARKER: a ZOMBIE is dormant but ALLOCATED, so
       its lock invariant carries it and the rebuild below owes it back
       ([ProcAvail.v]).  Persistent. *)
    pslot_used_at (proc_addr k) -∗
    is_lock γw wait_lock_addr "wait_lock"%string (wait_res_at) -∗
    locked γw CIDf -∗
    kw_pay ps -∗ ch_frag γrow pme cs -∗
    proc_priv γf pme pid U -∗
    kw_frame sp0 mm -∗
    wp_next eb pme (fun (CID : CpuId) =>
      (* the only write is copyout's four-byte [xstate] at [addr], the
         status word [xw]; see SpecKwait.v's header *)
      ∀ (mf : regfile) (P' : uptd) (rv : mword 32) (d : nat) (xw : mword 32)
        (cs' : gset gname) (k' : nat),
        ⌜ callee_saved mm mf ⌝ -∗
        ⌜ mf !!! Regidx Ra0 = sign_extend' 64 rv ⌝ -∗
        ⌜ uptd_ext_sz (pv_sz (us_V U)) (pv_upt (us_V U)) P' ⌝ -∗
        ⌜ (d <= 4)%nat ⌝ -∗
        ⌜ addr = (zero_reg : mword 64) -> d = 0%nat ⌝ -∗
        (* a reap at a real pointer placed the whole word -- SpecKwait.v *)
        ⌜ addr <> (zero_reg : mword 64) ->
          rv <> (mword_of_int (-1) : mword 32) -> d = 4%nat ⌝ -∗
        wait_ans_gen rv (xstate_val xw) cs cs' (pv_gen (us_V U))
          (bool_decide (addr = (zero_reg : mword 64))) -∗
        kw_zr pme rv -∗
        sie_cap_gpr KT1 mf K eb pme -∗
        cpu_own 0 eb pme eb lks -∗
        pc_is (ret_pc (mm !!! Regidx Rra)) -∗
        (* the reaper's event count only rose (permit sweep L1b): freeproc
           took its counter *)
        ⌜ (pv_ev (us_V U) <= k')%nat ⌝ -∗
        proc_priv γf pme pid
          (upd_usM (us_upt (upd_usV U (upd_ev (us_V U) k')) P')
             (umem_wr (us_M U) addr d (fun i => nth_byte xw i))) -∗
        ch_frag γrow pme cs' -∗
        mWP (Loop : expr riscv_lang)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    intros sp0 spr HK Hk Hsp Hs1 Hs2 Hs7 Hcs Hchild Hpmenz Hbelow.
    iIntros "Hcg Hown Hpay1 Hpay0 #Htext Hpc #Henv #Hplk #Hlkk Htokk Hstate Hpsg Hchan Hpub
             Hdorm Hpark #Hmk #Hlk Htok Hcols Hmyrow Hpriv Hframe Hcont".
    iDestruct "Hpub" as (kl xs pidc) "(Hkilled & Hxstate & Hpidhalf & Hkrow)".
    (* ---- +0x40 lw s3,48(s1) : pid = pp->pid ---- *)
    assert (Hea40 : add_vec (rget (CID := CIDf) Mf Rs1)
                      (sign_extend' 64 (mword_of_int 48 : mword 12)) = p_pid (proc_addr k)).
    { rewrite (rget_ne (CID := CIDf) Mf Rs1 ltac:(vm_compute; discriminate)) Hs1.
      apply kw_pid_off. }
    iApply (wp_lw_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (KW + 0x40)) Rs3 Rs1
              (mword_of_int 48 : mword 12) Mf (trap_res eb + (K - 10))%nat pidc false
              (dqm := DfracOwn (1/4))
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hpidhalf]").
    { iApply (kwi_40 with "Htext"). }
    { iEval (rewrite Hea40). iExact "Hpidhalf". }
    iApply wp_next_off_intro. iIntros "Hcg Hpc Hpidhalf".
    iEval (rewrite Hea40) in "Hpidhalf".
    set (F0 := <[Regidx Rs3 := regval_into_reg (sign_extend' 64 pidc)]> Mf).
    change (<[Regidx Rs3 := regval_into_reg (sign_extend' 64 pidc)]> Mf) with F0.
    assert (HF0s3 : F0 !!! Regidx Rs3 = sign_extend' 64 pidc) by (rewrite /F0 upd_eq; reflexivity).
    assert (HF0sp : F0 !!! Regidx csp_rs1 = spr) by (rewrite /F0 upd_ne; [exact Hsp | reg_neq]).
    assert (HF0s1 : F0 !!! Regidx Rs1 = proc_addr k) by (rewrite /F0 upd_ne; [exact Hs1 | reg_neq]).
    assert (HF0s2 : F0 !!! Regidx Rs2 = pme) by (rewrite /F0 upd_ne; [exact Hs2 | reg_neq]).
    assert (HF0s7 : F0 !!! Regidx Rs7 = addr) by (rewrite /F0 upd_ne; [exact Hs7 | reg_neq]).
    assert (HF0cs : kw_cs_rest F0 mm) by (rewrite /F0; apply kw_cs_rest_s3; exact Hcs).
    assert (Hp44 : add_vec_int (mword_of_int (KW + 0x40) : mword 64) 4 = mword_of_int (KW + 0x44))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hp44) in "Hpc".
    (* [proc_pub] is re-bundled per ARM: the null-[addr] arm never opens it
       again, while the copyout arm has to keep [p_xstate] out as the source
       buffer until copyout hands it back. *)
    (* ---- +0x44 beq s7,x0 -> +0x60 : is [addr] null? ---- *)
    destruct (eq_vec (rget (CID := CIDf) F0 Rs7) (zero_reg : mword 64)) eqn:Hz.
    - (* ===== addr == 0: no copyout, straight to the reaping tail ===== *)
      iApply (wp_beqz_x0_taken_s_sconf (mword_of_int (KW + 0x44))
                (mword_of_int 28 : mword 13) Rs7 F0 (trap_res eb + (K - 10))%nat false
                ltac:(vm_compute; discriminate) Hz ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (kwi_44 with "Htext"). }
      iNext. iApply wp_next_off_intro. iIntros "Hcg Hpc".
      assert (Htgt60 : add_vec (mword_of_int (KW + 0x44) : mword 64)
                         (sign_extend' 64 (mword_of_int 28 : mword 13))
                       = mword_of_int (KW + 0x60))
        by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Htgt60) in "Hpc".
      (* THE REAPER'S OWN SLOT-GENERATION QUARTER, LENT TO THE REAPING TAIL
         (lane TRAP-ROWS-3, T4(b)): it is what tells the tail whether the
         address it is reaping at is <init>'s.  It comes back at the tail's
         own continuation, where the block is closed again. *)
      (* ...AND THE BLOCK'S EVENT COUNTER BESIDE IT, lent to the reaping
         tail's freeproc (permit sweep L1b) *)
      iDestruct (proc_priv_slot_gen_ev_acc with "Hpriv") as "(Hsgq & _ & Hcnt & Hsgback)".
      iDestruct (act_lend_of_cnt with "Hcnt") as "Hlend".
      iApply (kw_reap γs γa γp γw γk mm F0 pme k K eb pidc kl xs ch ps γrow cs lks
                (pv_gen (us_V U)) (bool_decide (addr = (zero_reg : mword 64)))
                (pv_ev (us_V U))
                HK Hk HF0sp HF0s1 HF0s3 HF0cs Hbelow Hchild Hpmenz
                with "Hcg Hown Hpay1 Hpay0 Htext Hpc Henv Hlend Hplk Hlkk Htokk Hstate Hpsg Hchan
                      Hkilled Hxstate Hpidhalf Hkrow Hdorm Hpark Hmk Hlk Htok Hsgq Hcols Hmyrow Hframe
                      [Hcont Hsgback]").
      iIntros (CIDz) "%Hsz". iIntros (mf cs') "%Hcsf %Ha0 Hans Hzr Hcg Hown (%kl2 & %Hkl2 & Hlend) Hpc Hsgq Hmyrow".
      iDestruct (act_lend_back with "Hlend") as "Hcnt"; [exact Hpmenz|].
      iDestruct ("Hsgback" $! kl2 with "Hsgq Hcnt") as "Hpriv".
      iSpecialize ("Hcont" $! CIDz with "[%]"); [wp_next_chain |].
      (* THE WINDOW IS EMPTY AND THE ANSWER IS THE REAP's: a null status
         pointer copies nothing ([d = 0]), and the word the answer's escrow
         is keyed at is the zombie's [p->xstate], which is what this arm
         would have copied had the pointer been non-null. *)
      (* the branch's own reading of the C's [addr != 0] test, on this side:
         the whole-word guard is discharged from it, because nothing was
         copied here at all. *)
      assert (Haz : addr = (zero_reg : mword 64)).
      { pose proof Hz as Hz'.
        rewrite (rget_ne (CID := CIDf) F0 Rs7
                   ltac:(vm_compute; discriminate)) HF0s7 in Hz'.
        exact (proj1 (eq_vec_true_iff _ _) Hz'). }
      iApply ("Hcont" $! mf (pv_upt (us_V U)) pidc 0%nat xs cs' kl2
                with "[%] [%] [%] [%] [%] [%] Hans [Hzr] Hcg Hown Hpc [%] [Hpriv] Hmyrow").
      { exact Hcsf. }
      { exact Ha0. }
      { apply uptd_ext_sz_refl. }
      { lia. }
      { intros _; reflexivity. }
      { intros Hne; exfalso; exact (Hne Haz). }
      { iRight. iExact "Hzr". }
      { exact Hkl2. }
      { cbn [umem_wr]. iExact "Hpriv". }
    - (* ===== addr != 0: copyout(p->pagetable, addr, &pp->xstate, 4) ===== *)
      (* the branch's own reading of the C's [addr != 0] test, named here
         because BOTH copyout arms below owe it to the contract *)
      assert (Hane : addr <> (zero_reg : mword 64)).
      { intros Hc.
        assert (Hzt : eq_vec (rget (CID := CIDf) F0 Rs7) (zero_reg : mword 64)
                      = true).
        { rewrite (rget_ne (CID := CIDf) F0 Rs7
                     ltac:(vm_compute; discriminate)) HF0s7 Hc.
          apply eq_vec_true_iff. reflexivity. }
        rewrite Hzt in Hz. discriminate. }
      iApply (wp_beqz_x0_fall_s_sconf (mword_of_int (KW + 0x44))
                (mword_of_int 28 : mword 13) Rs7 F0 (trap_res eb + (K - 10))%nat false
                ltac:(vm_compute; discriminate) Hz
                with "Hcg Hpc []").
      { iApply (kwi_44 with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      assert (Hp48 : add_vec_int (mword_of_int (KW + 0x44) : mword 64) 4 = mword_of_int (KW + 0x48))
        by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp48) in "Hpc".
      (* +0x48 c.li a4,4 : the length argument, now in a4 *)
      iApply (wp_cli_s_sconf (mword_of_int (KW + 0x48)) Ra4 (mword_of_int 4 : mword 6)
                (mword_of_int 4 : mword 64) F0 (trap_res eb + (K - 10))%nat false
                ltac:(vm_compute; discriminate) ltac:(rdok)
                ltac:(apply bv_eq; vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (kwi_48 with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      set (F1 := <[Regidx Ra4 := regval_into_reg (mword_of_int 4 : mword 64)]> F0).
      change (<[Regidx Ra4 := regval_into_reg (mword_of_int 4 : mword 64)]> F0) with F1.
      assert (HF1a4 : F1 !!! Regidx Ra4 = (mword_of_int 4 : mword 64))
        by (rewrite /F1 upd_eq; reflexivity).
      assert (HF1sp : F1 !!! Regidx csp_rs1 = spr) by (rewrite /F1 upd_ne; [exact HF0sp | reg_neq]).
      assert (HF1s1 : F1 !!! Regidx Rs1 = proc_addr k) by (rewrite /F1 upd_ne; [exact HF0s1 | reg_neq]).
      assert (HF1s2 : F1 !!! Regidx Rs2 = pme) by (rewrite /F1 upd_ne; [exact HF0s2 | reg_neq]).
      assert (HF1s3 : F1 !!! Regidx Rs3 = sign_extend' 64 pidc)
        by (rewrite /F1 upd_ne; [exact HF0s3 | reg_neq]).
      assert (HF1s7 : F1 !!! Regidx Rs7 = addr) by (rewrite /F1 upd_ne; [exact HF0s7 | reg_neq]).
      assert (HF1cs : kw_cs_rest F1 mm)
        by (rewrite /F1; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HF0cs]).
      assert (Hp4a : add_vec_int (mword_of_int (KW + 0x48) : mword 64) 2 = mword_of_int (KW + 0x4a))
        by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp4a) in "Hpc".
      (* +0x4a addi a3,s1,44 : a3 := &pp->xstate -- the SOURCE, now in a3 *)
      assert (Hea4a : add_vec (rget (CID := CIDf) F1 Rs1)
                        (sign_extend' 64 (mword_of_int 44 : mword 12)) = p_xstate (proc_addr k)).
      { rewrite (rget_ne (CID := CIDf) F1 Rs1 ltac:(vm_compute; discriminate)) HF1s1.
        apply kw_xstate_off. }
      iApply (wp_addi4_s_sconf (mword_of_int (KW + 0x4a)) Ra3 Rs1 (mword_of_int 44 : mword 12)
                F1 (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (kwi_4a with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      iEval (rewrite Hea4a) in "Hcg".
      set (F2 := <[Regidx Ra3 := regval_into_reg (p_xstate (proc_addr k))]> F1).
      change (<[Regidx Ra3 := regval_into_reg (p_xstate (proc_addr k))]> F1) with F2.
      assert (HF2a3 : F2 !!! Regidx Ra3 = p_xstate (proc_addr k))
        by (rewrite /F2 upd_eq; reflexivity).
      assert (HF2a4 : F2 !!! Regidx Ra4 = (mword_of_int 4 : mword 64))
        by (rewrite /F2 upd_ne; [exact HF1a4 | reg_neq]).
      assert (HF2sp : F2 !!! Regidx csp_rs1 = spr) by (rewrite /F2 upd_ne; [exact HF1sp | reg_neq]).
      assert (HF2s1 : F2 !!! Regidx Rs1 = proc_addr k) by (rewrite /F2 upd_ne; [exact HF1s1 | reg_neq]).
      assert (HF2s2 : F2 !!! Regidx Rs2 = pme) by (rewrite /F2 upd_ne; [exact HF1s2 | reg_neq]).
      assert (HF2s3 : F2 !!! Regidx Rs3 = sign_extend' 64 pidc)
        by (rewrite /F2 upd_ne; [exact HF1s3 | reg_neq]).
      assert (HF2s7 : F2 !!! Regidx Rs7 = addr) by (rewrite /F2 upd_ne; [exact HF1s7 | reg_neq]).
      assert (HF2cs : kw_cs_rest F2 mm)
        by (rewrite /F2; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HF1cs]).
      assert (Hp4e : add_vec_int (mword_of_int (KW + 0x4a) : mword 64) 4 = mword_of_int (KW + 0x4e))
        by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp4e) in "Hpc".
      (* +0x4e c.mv a2,s7 : a2 := addr -- the DESTINATION, now in a2 *)
      assert (Hrg4e : rget (CID := CIDf) F2 Rs7 = F2 !!! Regidx Rs7) by (rgne; reflexivity).
      iApply (wp_cmv_s_sconf (mword_of_int (KW + 0x4e)) Ra2 Rs7
                F2 (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (kwi_4e with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      iEval (rewrite Hrg4e) in "Hcg".
      set (F3 := <[Regidx Ra2 := regval_into_reg (add_vec zero_reg (F2 !!! Regidx Rs7))]> F2).
      change (<[Regidx Ra2 := regval_into_reg (add_vec zero_reg (F2 !!! Regidx Rs7))]> F2) with F3.
      assert (HF3a2 : F3 !!! Regidx Ra2 = addr)
        by (rewrite /F3 upd_eq HF2s7; apply add_vec_zero_l).
      assert (HF3a3 : F3 !!! Regidx Ra3 = p_xstate (proc_addr k))
        by (rewrite /F3 upd_ne; [exact HF2a3 | reg_neq]).
      assert (HF3a4 : F3 !!! Regidx Ra4 = (mword_of_int 4 : mword 64))
        by (rewrite /F3 upd_ne; [exact HF2a4 | reg_neq]).
      assert (HF3sp : F3 !!! Regidx csp_rs1 = spr) by (rewrite /F3 upd_ne; [exact HF2sp | reg_neq]).
      assert (HF3s1 : F3 !!! Regidx Rs1 = proc_addr k) by (rewrite /F3 upd_ne; [exact HF2s1 | reg_neq]).
      assert (HF3s2 : F3 !!! Regidx Rs2 = pme) by (rewrite /F3 upd_ne; [exact HF2s2 | reg_neq]).
      assert (HF3s3 : F3 !!! Regidx Rs3 = sign_extend' 64 pidc)
        by (rewrite /F3 upd_ne; [exact HF2s3 | reg_neq]).
      assert (HF3cs : kw_cs_rest F3 mm)
        by (rewrite /F3; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HF2cs]).
      assert (Hp50 : add_vec_int (mword_of_int (KW + 0x4e) : mword 64) 2 = mword_of_int (KW + 0x50))
        by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp50) in "Hpc".
      (* the caller's own address space, opened for copyout *)
      iDestruct (proc_priv_sz_bound γf pme pid U with "Hpriv") as %Hszb.
      iDestruct (proc_priv_copy_ev γf pme pid U with "Hpriv") as "(Hsz & Hpg & Hpt & Hev & Hback)".
      (* the lend (permit sweep L1b): the block's counter, borrowed for copyout *)
      iDestruct (act_lend_borrow with "Hev") as "[Hlend Hlback]".
      (* +0x50 ld a1,72(s2) : a1 := p->sz -- copyout's NEW [psz] argument.
         The two cells are read here and nowhere else: the contract itself no
         longer mentions [p_sz] / [p_pagetable] (SpecCopyout.v's header), so
         they stay with the caller across the call. *)
      assert (Hea50 : add_vec (rget (CID := CIDf) F3 Rs2)
                        (sign_extend' 64 (mword_of_int 72 : mword 12)) = p_sz pme).
      { rewrite (rget_ne (CID := CIDf) F3 Rs2 ltac:(vm_compute; discriminate)) HF3s2.
        reflexivity. }
      iApply (wp_ld_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (KW + 0x50)) Ra1 Rs2 (mword_of_int 72 : mword 12)
                F3 (trap_res eb + (K - 10))%nat (pv_sz (us_V U)) false (dqm := DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hsz]").
      { iApply (kwi_50 with "Htext"). }
      { iEval (rewrite Hea50). iExact "Hsz". }
      iApply wp_next_off_intro. iIntros "Hcg Hpc Hsz".
      iEval (rewrite Hea50) in "Hsz".
      set (F4 := <[Regidx Ra1 := regval_into_reg (pv_sz (us_V U))]> F3).
      change (<[Regidx Ra1 := regval_into_reg (pv_sz (us_V U))]> F3) with F4.
      assert (HF4a1 : F4 !!! Regidx Ra1 = pv_sz (us_V U))
        by (rewrite /F4 upd_eq; reflexivity).
      assert (HF4a2 : F4 !!! Regidx Ra2 = addr) by (rewrite /F4 upd_ne; [exact HF3a2 | reg_neq]).
      assert (HF4a3 : F4 !!! Regidx Ra3 = p_xstate (proc_addr k))
        by (rewrite /F4 upd_ne; [exact HF3a3 | reg_neq]).
      assert (HF4a4 : F4 !!! Regidx Ra4 = (mword_of_int 4 : mword 64))
        by (rewrite /F4 upd_ne; [exact HF3a4 | reg_neq]).
      assert (HF4sp : F4 !!! Regidx csp_rs1 = spr) by (rewrite /F4 upd_ne; [exact HF3sp | reg_neq]).
      assert (HF4s1 : F4 !!! Regidx Rs1 = proc_addr k) by (rewrite /F4 upd_ne; [exact HF3s1 | reg_neq]).
      assert (HF4s2 : F4 !!! Regidx Rs2 = pme) by (rewrite /F4 upd_ne; [exact HF3s2 | reg_neq]).
      assert (HF4s3 : F4 !!! Regidx Rs3 = sign_extend' 64 pidc)
        by (rewrite /F4 upd_ne; [exact HF3s3 | reg_neq]).
      assert (HF4cs : kw_cs_rest F4 mm)
        by (rewrite /F4; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HF3cs]).
      assert (Hp54 : add_vec_int (mword_of_int (KW + 0x50) : mword 64) 4 = mword_of_int (KW + 0x54))
        by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp54) in "Hpc".
      (* +0x54 ld a0,80(s2) : a0 := p->pagetable *)
      assert (Hea54 : add_vec (rget (CID := CIDf) F4 Rs2)
                        (sign_extend' 64 (mword_of_int 80 : mword 12)) = p_pagetable pme).
      { rewrite (rget_ne (CID := CIDf) F4 Rs2 ltac:(vm_compute; discriminate)) HF4s2.
        apply kw_pagetable_off. }
      iApply (wp_ld_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (KW + 0x54)) Ra0 Rs2 (mword_of_int 80 : mword 12)
                F4 (trap_res eb + (K - 10))%nat (page_base (ud_root (pv_upt (us_V U)))) false (dqm := DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hpg]").
      { iApply (kwi_54 with "Htext"). }
      { iEval (rewrite Hea54). iExact "Hpg". }
      iApply wp_next_off_intro. iIntros "Hcg Hpc Hpg".
      iEval (rewrite Hea54) in "Hpg".
      set (F5 := <[Regidx Ra0 := regval_into_reg (page_base (ud_root (pv_upt (us_V U))))]> F4).
      change (<[Regidx Ra0 := regval_into_reg (page_base (ud_root (pv_upt (us_V U))))]> F4) with F5.
      assert (HF5a0 : F5 !!! Regidx Ra0 = page_base (ud_root (pv_upt (us_V U))))
        by (rewrite /F5 upd_eq; reflexivity).
      assert (HF5a1 : F5 !!! Regidx Ra1 = pv_sz (us_V U))
        by (rewrite /F5 upd_ne; [exact HF4a1 | reg_neq]).
      assert (HF5a2 : F5 !!! Regidx Ra2 = addr) by (rewrite /F5 upd_ne; [exact HF4a2 | reg_neq]).
      assert (HF5a3 : F5 !!! Regidx Ra3 = p_xstate (proc_addr k))
        by (rewrite /F5 upd_ne; [exact HF4a3 | reg_neq]).
      assert (HF5a4 : F5 !!! Regidx Ra4 = (mword_of_int 4 : mword 64))
        by (rewrite /F5 upd_ne; [exact HF4a4 | reg_neq]).
      assert (HF5sp : F5 !!! Regidx csp_rs1 = spr) by (rewrite /F5 upd_ne; [exact HF4sp | reg_neq]).
      assert (HF5s1 : F5 !!! Regidx Rs1 = proc_addr k) by (rewrite /F5 upd_ne; [exact HF4s1 | reg_neq]).
      assert (HF5s3 : F5 !!! Regidx Rs3 = sign_extend' 64 pidc)
        by (rewrite /F5 upd_ne; [exact HF4s3 | reg_neq]).
      assert (HF5cs : kw_cs_rest F5 mm)
        by (rewrite /F5; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HF4cs]).
      assert (Hp58 : add_vec_int (mword_of_int (KW + 0x54) : mword 64) 4 = mword_of_int (KW + 0x58))
        by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp58) in "Hpc".
      (* +0x58 jal ra,copyout *)
      iApply (wp_jal_s_sconf (mword_of_int (KW + 0x58)) Rra
                (mword_of_int 2093838 : mword 21) F5 (trap_res eb + (K - 10))%nat false
                ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (kwi_58 with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      set (F6 := <[Regidx Rra := regval_into_reg
                    (add_vec_int (mword_of_int (KW + 0x58) : mword 64) 4)]> F5).
      change (<[Regidx Rra := regval_into_reg
                    (add_vec_int (mword_of_int (KW + 0x58) : mword 64) 4)]> F5) with F6.
      assert (Hjco : add_vec (mword_of_int (KW + 0x58) : mword 64)
                       (sign_extend' 64 (mword_of_int 2093838 : mword 21))
                     = mword_of_int KernelSyms.copyout)
        by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hjco) in "Hpc".
      assert (HF6ra : F6 !!! Regidx Rra = add_vec_int (mword_of_int (KW + 0x58) : mword 64) 4)
        by (rewrite /F6 upd_eq; reflexivity).
      assert (HF6a0 : F6 !!! Regidx Ra0 = page_base (ud_root (pv_upt (us_V U))))
        by (rewrite /F6 upd_ne; [exact HF5a0 | reg_neq]).
      assert (HF6a1 : F6 !!! Regidx Ra1 = pv_sz (us_V U))
        by (rewrite /F6 upd_ne; [exact HF5a1 | reg_neq]).
      assert (HF6a2 : F6 !!! Regidx Ra2 = addr) by (rewrite /F6 upd_ne; [exact HF5a2 | reg_neq]).
      assert (HF6a3 : F6 !!! Regidx Ra3 = p_xstate (proc_addr k))
        by (rewrite /F6 upd_ne; [exact HF5a3 | reg_neq]).
      assert (HF6a4 : F6 !!! Regidx Ra4 = (mword_of_int 4 : mword 64))
        by (rewrite /F6 upd_ne; [exact HF5a4 | reg_neq]).
      assert (HF6sp : F6 !!! Regidx csp_rs1 = spr) by (rewrite /F6 upd_ne; [exact HF5sp | reg_neq]).
      assert (HF6s1 : F6 !!! Regidx Rs1 = proc_addr k) by (rewrite /F6 upd_ne; [exact HF5s1 | reg_neq]).
      assert (HF6s3 : F6 !!! Regidx Rs3 = sign_extend' 64 pidc)
        by (rewrite /F6 upd_ne; [exact HF5s3 | reg_neq]).
      assert (HF6cs : kw_cs_rest F6 mm)
        by (rewrite /F6; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HF5cs]).
      (* THE STATUS THIS COPYOUT HANDS THE PARENT IS THE ESCROW'S KEY.  The
         read runs on <p->lock>'s HALF of the cell ([SchedCtx.proc_pub]);
         the other half is in the ZOMBIE block beside the escrow
         ([ProcDefs.proc_dormant]), and the reaper holds the lock, so the
         two agree ([ctx_word4_pointsto_agree], taken in [kw_reap]) and the
         word copied out is the word the payload was paid at
         ([ChildTok.exit_tok]'s key).  That is why the post's window and its
         answer are stated at ONE status word. *)
      (* the four source bytes: the child's [xstate] cell, as a byte buffer *)
      (* the alignment fact has to come out BEFORE the split: the four bytes
         no longer carry it, and the rebuild needs it (durable-notes). *)
      iDestruct (ctx_word4_pointsto_aligned_p cur_ctx (p_xstate (proc_addr k)) (DfracOwn (1/2)) xs
                   with "Hxstate") as %Halx.
      iDestruct (ctx_word4_pointsto_bytes cur_ctx (p_xstate (proc_addr k)) (DfracOwn (1/2)) xs
                   with "Hxstate") as "Hbytes".
      iApply (Copyout.wp_copyout_sconf_mem KT0 γa F6 (pv_upt (us_V U)) (us_M U) (pv_sz (us_V U)) 4%nat
                (fun i => nth_byte xs i) (DfracOwn (1/2))
                (trap_res eb + (K - 10))%nat 2%nat eb pme false
                ({["proc"]} ∪ ({["wait_lock"]} ∪ lks)) (pv_ev (us_V U))
                ltac:(pose proof (kw_K52 K HK); lia) HF6a0 HF6a1
                ltac:(rewrite HF6a4; apply bv_eq; vm_compute; reflexivity)
                kw_len4 Hszb kw_ilvl2
                with "Hcg Hown Htext Hpc Hpt Henv Hlend [Hbytes]").
      all: try lkbelow.
      { iEval (rewrite HF6a3). iExact "Hbytes". }
      iApply wp_next_off_intro.
      iIntros (mco P' Mco) "Hcg Hown (%kc1 & %Hkc1 & Hlend) Hpc Hpt Hbytes %Hcsco %Hext %Hwrote".
      iDestruct ("Hlback" $! kc1 with "[%] Hlend") as (kc2) "[%Hkc2 Hev]"; [exact Hkc1|].
      assert (Hp5c : ret_pc (F6 !!! Regidx Rra) = mword_of_int (KW + 0x5c))
        by (rewrite HF6ra; apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hp5c) in "Hpc".
      iEval (rewrite HF6a3) in "Hbytes".
      iDestruct (ctx_word4_pointsto_intro cur_ctx (p_xstate (proc_addr k)) (DfracOwn (1/2)) xs Halx
                   with "Hbytes") as "Hxstate".
      rewrite HF6a2 in Hwrote.
      (* THE WINDOW, collapsed to one (d, bs) regardless of which arm of
         [copyout_wrote] applies: both name the SAME bytes ([fun i =>
         nth_byte xs i], the [xstate] word copyout was handed), and differ
         only in the count -- exactly [readi]'s idiom (campaign idiom 4). *)
      (* ...AND THE COUNT IS NOT COLLAPSED AWAY: which arm ran is legible
         from copyout's own ANSWER, and that is what the contract's
         whole-word guard is proved from below.  A full write is the
         [a0 = 0] arm; every partial one returns -1. *)
      assert (Hex : exists d : nat, (d <= 4)%nat /\
                (mco !!! Regidx Ra0 = (mword_of_int 0 : mword 64) -> d = 4%nat) /\
                Mco = umem_wr (us_M U) addr d (fun i => nth_byte xs i)).
      { destruct Hwrote as [(_ & HMco) | (Hrm & d0 & Hd0 & HMco & _)].
        - exists 4%nat. split; [lia |]. split; [intros _; reflexivity | exact HMco].
        - exists d0. split; [lia |]. split; [| exact HMco].
          intros Hz0. exfalso. rewrite Hrm in Hz0.
          apply (f_equal bv_unsigned) in Hz0. vm_compute in Hz0. discriminate. }
      destruct Hex as (d & Hdle & Hdfull & HMco).
      subst Mco.
      iDestruct ("Hback" $! P' (umem_wr (us_M U) addr d (fun i => nth_byte xs i)) kc2
                   with "[%] Hsz Hpg Hpt Hev") as "Hpriv"; [exact Hext |].
      assert (Hcosp : mco !!! Regidx csp_rs1 = spr)
        by (rewrite (callee_saved_lookup Hcsco csp_rs1 ltac:(vm_compute; reflexivity)); exact HF6sp).
      assert (Hcos1 : mco !!! Regidx Rs1 = proc_addr k)
        by (rewrite (callee_saved_lookup Hcsco Rs1 ltac:(vm_compute; reflexivity)); exact HF6s1).
      assert (Hcos3 : mco !!! Regidx Rs3 = sign_extend' 64 pidc)
        by (rewrite (callee_saved_lookup Hcsco Rs3 ltac:(vm_compute; reflexivity)); exact HF6s3).
      assert (Hcocs : kw_cs_rest mco mm) by (eapply kw_cs_rest_cs; [exact Hcsco | exact HF6cs]).
      (* ---- +0x5c blt a0,x0 -> +0x94 : did copyout fail? ---- *)
      destruct (zopz0zI_s (rget (CID := CIDf) mco Ra0) (zero_reg : mword 64)) eqn:Hblt.
      + (* ===== copyout failed: unwind both locks, return -1 ===== *)
        iApply (wp_blt_x0_taken_s_sconf (mword_of_int (KW + 0x5c))
                  (mword_of_int 56 : mword 13) Ra0 mco (trap_res eb + (K - 10))%nat false
                  ltac:(vm_compute; discriminate) Hblt ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (kwi_5c with "Htext"). }
        iNext. iApply wp_next_off_intro. iIntros "Hcg Hpc".
        assert (Htgt94 : add_vec (mword_of_int (KW + 0x5c) : mword 64)
                           (sign_extend' 64 (mword_of_int 56 : mword 13))
                         = mword_of_int (KW + 0x94))
          by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Htgt94) in "Hpc".
        iDestruct (pstate_whole_split (proc_addr k) ZOMBIE) as "[Hwz2 _]".
        iDestruct ("Hwz2" with "Hpsg") as "[Hpsg _]".
        (* the three public cells go back into <p->lock>'s payload: this arm
           reaps nothing, so the zombie stays a zombie. *)
        iAssert (proc_pub (proc_addr k)) with "[Hkilled Hxstate Hpidhalf Hkrow]" as "Hpub".
        { iExists kl, xs, pidc. iFrame "Hkilled Hxstate Hpidhalf Hkrow". }
        iAssert (proc_lock_res γs γk (proc_addr k)) with "[Hstate Hpsg Hchan Hpub Hdorm Hpark]" as "HRk".
        { iApply (proc_lock_res_intro γs γk (proc_addr k) ZOMBIE ch
                    with "Hstate Hpsg Hchan Hpub [Hdorm Hpark]").
          rewrite /proc_slots /proc_slots_at inv_dormant_ZOMBIE not_running_ZOMBIE is_running_ZOMBIE
                  is_unused_ZOMBIE.
          rewrite (_ : needs_ctx ZOMBIE = false); [| vm_compute; reflexivity].
          iSplitR; [done |]. iSplitR; [done |]. iFrame "Hdorm Hpark Hmk". }
        iApply (kw_exit_both γs γw γk mm mco pme k K eb lks
                  HK Hcosp Hcos1 Hcocs Hbelow
                  with "Hcg Hown Hpay1 Hpay0 Htext Hpc Hlkk Htokk HRk Hlk Htok
                        [Hcols] Hframe [Hcont Hpriv Hmyrow]").
        { iApply (kw_pay_res with "Hcols"). }
        iIntros (CIDz) "%Hsz". iIntros (mf) "%Hcsf %Ha0 Hcg Hown Hpc".
        iSpecialize ("Hcont" $! CIDz with "[%]"); [wp_next_chain |].
        iApply ("Hcont" $! mf P' (mword_of_int (-1) : mword 32) d xs cs kc2
                  with "[%] [%] [%] [%] [%] [%] [] [] Hcg Hown Hpc [%] Hpriv Hmyrow").
        { exact Hcsf. }
        { rewrite Ha0. apply bv_eq; vm_compute; reflexivity. }
        { exact Hext. }
        { exact Hdle. }
        { intros Hc; exfalso; exact (Hane Hc). }
        (* the whole-word guard is vacuous on a -1 exit *)
        { intros _ Hne; exfalso; exact (Hne eq_refl). }
        (* a copyout that could not place the status reaps nothing: the row
           is untouched and there is no escrow to hand over.  ITS REASON is
           the guard's own refutation -- this exit is reachable only at a
           REAL status pointer, and the row says nothing there (lane
           TRAP-ROWS, T4). *)
        { iApply wait_ans_gen_neg. iApply wait_why_notnull.
          apply bool_decide_eq_false_2. exact Hane. }
        { iLeft. by iPureIntro. }
        (* this -1 exit: the count copyout handed back *)
        { exact Hkc2. }
      + (* ===== copyout succeeded: fall through to the reaping tail ===== *)
        iApply (wp_blt_x0_fall_s_sconf (mword_of_int (KW + 0x5c))
                  (mword_of_int 56 : mword 13) Ra0 mco (trap_res eb + (K - 10))%nat false
                  ltac:(vm_compute; discriminate) Hblt
                  with "Hcg Hpc []").
        { iApply (kwi_5c with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        assert (Hp60 : add_vec_int (mword_of_int (KW + 0x5c) : mword 64) 4
                       = mword_of_int (KW + 0x60))
          by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hp60) in "Hpc".
        (* THE BRANCH'S OWN READING OF copyout's ANSWER: this arm is the one
           the [blt a0,x0] did NOT take, and copyout answers 0 or -1 and
           nothing between -- so the call placed all four bytes. *)
        assert (Hr0 : mco !!! Regidx Ra0 = (mword_of_int 0 : mword 64)).
        { destruct Hwrote as [(H0 & _) | (Hrm & _)]; [ exact H0 | ].
          exfalso.
          rewrite (rget_ne (CID := CIDf) mco Ra0
                     ltac:(vm_compute; discriminate)) Hrm in Hblt.
          vm_compute in Hblt. discriminate. }
        (* ...and the same lend on the copy-out arm *)
        iDestruct (proc_priv_slot_gen_ev_acc with "Hpriv") as "(Hsgq & _ & Hcnt & Hsgback)".
        iDestruct (act_lend_of_cnt with "Hcnt") as "Hlend".
        iApply (kw_reap γs γa γp γw γk mm mco pme k K eb pidc kl xs ch ps γrow cs lks
                  (pv_gen (us_V U)) (bool_decide (addr = (zero_reg : mword 64)))
                  kc2
                  HK Hk Hcosp Hcos1 Hcos3 Hcocs Hbelow Hchild Hpmenz
                  with "Hcg Hown Hpay1 Hpay0 Htext Hpc Henv Hlend Hplk Hlkk Htokk Hstate Hpsg Hchan
                        Hkilled Hxstate Hpidhalf Hkrow Hdorm Hpark Hmk Hlk Htok Hsgq Hcols Hmyrow Hframe
                        [Hcont Hsgback]").
        iIntros (CIDz) "%Hsz". iIntros (mf cs') "%Hcsf %Ha0 Hans Hzr Hcg Hown (%kl2 & %Hkl2 & Hlend) Hpc Hsgq Hmyrow".
        iDestruct (act_lend_back with "Hlend") as "Hcnt"; [exact Hpmenz|].
        iDestruct ("Hsgback" $! kl2 with "Hsgq Hcnt") as "Hpriv".
        iSpecialize ("Hcont" $! CIDz with "[%]"); [wp_next_chain |].
        (* the bytes this arm placed ARE the word the answer's escrow is
           keyed at: copyout was handed [p->xstate]'s own bytes. *)
        iApply ("Hcont" $! mf P' pidc d xs cs' kl2
                  with "[%] [%] [%] [%] [%] [%] Hans [Hzr] Hcg Hown Hpc [%] Hpriv Hmyrow").
        { exact Hcsf. }
        { exact Ha0. }
        { exact Hext. }
        { exact Hdle. }
        { intros Hc; exfalso; exact (Hane Hc). }
        (* ...AND THE WHOLE WORD LANDED, off copyout's own answer *)
        { intros _ _; exact (Hdfull Hr0). }
        { iRight. iExact "Hzr". }
        { lia. }
  Qed.

  (* ================================================================== *)
  (* THE INNER SCAN, +0xb2 / +0xaa / +0xae.                              *)
  (*                                                                     *)
  (* A bounded fuel induction over proc[], exactly wakeup's and kkill's.  *)
  (* THE WHOLE SCAN RUNS AT INDEX [false] -- wait_lock is held from       *)
  (* before it to after it, and the acquire/release pair inside a body    *)
  (* never unwinds past level 1 -- so the hart is pinned end to end and   *)
  (* nothing here needs a [wp_next] anchor.  The one continuation that    *)
  (* does is the FUNCTION exit, which the found arm reaches after its     *)
  (* last release re-enables interrupts; that one rides through as a      *)
  (* [wp_next] and is handed to [kw_found] untouched.                     *)
  (*                                                                     *)
  (* Both continuations are PREMISES of the loop statement rather than    *)
  (* resources in its context, so the IH keeps its leading binders        *)
  (* (fdalloc's rule).                                                    *)
  (* ================================================================== *)
  (* the reaper's address, as a nonzero: [proc_addr] is injective away from
     0 ([ProcGeom.proc_addr_nonzero]) and the caller has the index. *)
  Lemma kw_pme_nz (jj : nat) (pme : mword 64) :
    (jj < NPROC)%nat -> pme = proc_addr jj -> pme <> (zero_reg : mword 64).
  Proof using . intros Hjj Hpme. rewrite Hpme. exact (proc_addr_nonzero jj Hjj). Qed.

  Local Lemma kw_scan `{GEN : GenId} `{CID0 : CpuId} `{XI : CurCtx}
      (γs : list gname) (γa γp γf γw : gname)
      (mm : regfile) (pme addr : mword 64) (K : nat) (eb : bool)
      (pid : mword 32) (U : ustate) (γrow : gname) (cs : gset gname) (lks : gset string) :
    let sp0 := mm !!! Regidx csp_rs1 in
    (K_kwait <= K)%nat ->
    length γs = NPROC ->
    (* THE REAPER'S OWN ADDRESS IS A PROC SLOT'S, hence not 0.  What the
       scan does with it: a cell equal to it is a cell the payload carries
       an entry for ([WaitInv.gen_halves]), and the reap spends that entry
       ([kw_reap]).  A premise because this block is stated at an opaque
       [pme]; its caller has [pme = proc_addr jj]. *)
    pme <> (zero_reg : mword 64) ->
    (* THE FRESHNESS PREMISE, AT THE LOWEST RANK kw_scan ITSELF TOUCHES:
       "wait_lock" (10), already held on entry.  "proc" (11) follows by
       [locks_below_union_singleton] at the nested [acquire(&pp->lock)]
       below. *)
    locks_below lks "wait_lock" ->
    procs_inv γs -∗
    kernel_text -∗
    kalloc_env γa None -∗
    is_lock γp alp_pid_lock "nextpid"%string nextpid_res_at -∗
    is_lock γw wait_lock_addr "wait_lock"%string (wait_res_at) -∗
    ∀ (kk : nat) (M : regfile) (hv : mword 64) (ps : list (mword 64)),
      ⌜(kk < NPROC)%nat⌝ -∗ ⌜kw_scan_regs M mm pme addr kk⌝ -∗
      ⌜M !!! Regidx Ra4 = hv⌝ -∗
      (* ...AND WHAT [havekids] HAS ACCUMULATED SO FAR (lane TRAP-ROWS,
         T4) -- see [kw_nokids] *)
      ⌜kw_nokids hv pme ps kk⌝ -∗
      (* the FUNCTION exit, for the found path *)
      kw_exit_fn CID0 γf mm pme addr K eb pid U γrow cs lks -∗
      (* the SCAN exit, at +0xce, at the same (pinned) hart.  It takes the
         FUNCTION exit back as its own argument: the two are ONE linear
         resource and only the branch that actually runs may have it. *)
      (∀ (Mx : regfile) (hx : mword 64) (px : list (mword 64)),
          ⌜ kw_scan_regs Mx mm pme addr NPROC ⌝ -∗
          ⌜ Mx !!! Regidx Ra4 = hx ⌝ -∗
          ⌜ kw_nokids hx pme px NPROC ⌝ -∗
          sie_cap_gpr KT1 Mx (trap_res eb + (K - 10))%nat false pme -∗
          cpu_own 1 eb pme false ({["wait_lock"]} ∪ lks) -∗
          arm_pay KT1 0 eb pme -∗
          pc_is (mword_of_int (KW + 0xce)) -∗
          locked γw CID0 -∗ kw_pay px -∗ ch_frag γrow pme cs -∗
          proc_priv γf pme pid U -∗ kw_frame sp0 mm -∗
          kw_exit_fn CID0 γf mm pme addr K eb pid U γrow cs lks -∗
          mWP (Loop : expr riscv_lang)) -∗
      sie_cap_gpr KT1 M (trap_res eb + (K - 10))%nat false pme -∗
      cpu_own 1 eb pme false ({["wait_lock"]} ∪ lks) -∗
      arm_pay KT1 0 eb pme -∗
      pc_is (mword_of_int (KW + 0xb2)) -∗
      locked γw CID0 -∗ kw_pay ps -∗ ch_frag γrow pme cs -∗
      proc_priv γf pme pid U -∗ kw_frame sp0 mm -∗
      mWP (Loop : expr riscv_lang).
  Proof using .
    intros sp0 HK Hlen Hpmenz Hbelow.
    assert (Hwl_lt_proc : (lock_rank "wait_lock" < lock_rank "proc")%nat)
      by (vm_compute; lia).
    assert (Hfresh_proc : locks_below ({["wait_lock"]} ∪ lks) "proc").
    { apply locks_below_union_singleton; [exact Hwl_lt_proc | lkbelow]. }
    iIntros "#Hpinv #Htext #Henv #Hplk #Hlk".
    iAssert (∀ (fuel kk : nat) (M : regfile) (hv : mword 64) (ps : list (mword 64)),
               ⌜(NPROC - kk <= fuel)%nat⌝ -∗ ⌜(kk < NPROC)%nat⌝ -∗
               ⌜kw_scan_regs M mm pme addr kk⌝ -∗ ⌜M !!! Regidx Ra4 = hv⌝ -∗
               ⌜kw_nokids hv pme ps kk⌝ -∗
               kw_exit_fn CID0 γf mm pme addr K eb pid U γrow cs lks -∗
               (∀ (Mx : regfile) (hx : mword 64) (px : list (mword 64)),
                   ⌜ kw_scan_regs Mx mm pme addr NPROC ⌝ -∗
                   ⌜ Mx !!! Regidx Ra4 = hx ⌝ -∗
                   ⌜ kw_nokids hx pme px NPROC ⌝ -∗
                   sie_cap_gpr KT1 Mx (trap_res eb + (K - 10))%nat false pme -∗
                   cpu_own 1 eb pme false ({["wait_lock"]} ∪ lks) -∗
                   arm_pay KT1 0 eb pme -∗
                   pc_is (mword_of_int (KW + 0xce)) -∗
                   locked γw CID0 -∗ kw_pay px -∗ ch_frag γrow pme cs -∗
                   proc_priv γf pme pid U -∗ kw_frame sp0 mm -∗
                   kw_exit_fn CID0 γf mm pme addr K eb pid U γrow cs lks -∗
                   mWP (Loop : expr riscv_lang)) -∗
               sie_cap_gpr KT1 M (trap_res eb + (K - 10))%nat false pme -∗
               cpu_own 1 eb pme false ({["wait_lock"]} ∪ lks) -∗
               arm_pay KT1 0 eb pme -∗
               pc_is (mword_of_int (KW + 0xb2)) -∗
               locked γw CID0 -∗ kw_pay ps -∗ ch_frag γrow pme cs -∗
               proc_priv γf pme pid U -∗ kw_frame sp0 mm -∗
               mWP (Loop : expr riscv_lang))%I with "[]" as "Hloop".
    { iIntros (fuel). iInduction fuel as [|fuel IHf] "IHf".
      { iIntros (kk M hv ps) "%Hf %Hk %Hregs %Ha4 %Hacc Hqfn Hqce Hcg Hown Hpay Hpc Htok Hcols Hmyrow Hpriv Hframe".
        exfalso. exact (kw_fuel0 kk Hf Hk). }
      iIntros (kk M hv ps) "%Hf %Hk %Hregs %Ha4 %Hacc Hqfn Hqce Hcg Hown Hpay Hpc Htok Hcols Hmyrow Hpriv Hframe".
      pose proof Hregs as Hregs'.
      destruct Hregs' as (Hsp & Hs1 & Hs2 & Hs3 & Hs4 & Hs5 & Hs6 & Hs7 & Hcs).
      destruct (lookup_lt_is_Some_2 γs kk ltac:(rewrite Hlen; exact Hk)) as [γk Hγk].
      iDestruct (procs_inv_lookup γs kk γk Hγk with "Hpinv") as "#Hlkk".
      (* ---------------------------------------------------------------- *)
      (* The SHARED tail +0xaa/+0xae: pp++ and the end-of-table test.      *)
      (* Reached from the no-match arm and from the released arm, at       *)
      (* different [a4]s -- hence a block over an arbitrary [M'] and [hv'] *)
      (* rather than two copies.  It takes the function-exit continuation  *)
      (* as a PREMISE because the next iteration may need it.              *)
      (* ---------------------------------------------------------------- *)
      iAssert (∀ (M' : regfile) (hv' : mword 64) (ps' : list (mword 64)),
                 ⌜kw_scan_regs M' mm pme addr kk⌝ -∗ ⌜M' !!! Regidx Ra4 = hv'⌝ -∗
                 (* ...at the cell the increment is about to step PAST *)
                 ⌜kw_nokids hv' pme ps' (S kk)⌝ -∗
                 kw_exit_fn CID0 γf mm pme addr K eb pid U γrow cs lks -∗
                 sie_cap_gpr KT1 M' (trap_res eb + (K - 10))%nat false pme -∗
                 cpu_own 1 eb pme false ({["wait_lock"]} ∪ lks) -∗
                 arm_pay KT1 0 eb pme -∗
                 pc_is (mword_of_int (KW + 0xaa)) -∗
                 locked γw CID0 -∗ kw_pay ps' -∗ ch_frag γrow pme cs -∗
                 proc_priv γf pme pid U -∗ kw_frame sp0 mm -∗
                 mWP (Loop : expr riscv_lang))%I
        with "[IHf Hqce]" as "Hnext".
      { iIntros (M' hv' ps') "%Hregs' %Ha4' %Hacc' Hqfn' Hcg Hown Hpay Hpc Htok Hcols Hmyrow Hpriv Hframe".
        pose proof Hregs' as Hregs''.
        destruct Hregs'' as (Hsp' & Hs1' & Hs2' & Hs3' & Hs4' & Hs5' & Hs6' & Hs7' & Hcs').
        (* +0xaa addi s1,s1,360 : pp++ *)
        assert (Hbump : add_vec (rget (CID := CID0) M' Rs1)
                          (sign_extend' 64 (mword_of_int 368 : mword 12)) = proc_addr (S kk)).
        { rewrite (rget_ne (CID := CID0) M' Rs1 ltac:(vm_compute; discriminate)) Hs1'.
          exact (proc_addr_succ kk). }
        iApply (wp_addi4_s_sconf (mword_of_int (KW + 0xaa)) Rs1 Rs1
                  (mword_of_int 368 : mword 12) M' (trap_res eb + (K - 10))%nat false
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (kwi_aa with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        iEval (rewrite Hbump) in "Hcg".
        set (N0 := <[Regidx Rs1 := regval_into_reg (proc_addr (S kk))]> M').
        change (<[Regidx Rs1 := regval_into_reg (proc_addr (S kk))]> M') with N0.
        assert (HN0 : kw_scan_regs N0 mm pme addr (S kk))
          by (rewrite /N0; apply kw_scan_regs_s1; exact Hregs').
        assert (HN0a4 : N0 !!! Regidx Ra4 = hv')
          by (rewrite /N0 upd_ne; [exact Ha4' | reg_neq]).
        pose proof HN0 as HN0'.
        destruct HN0' as (HN0sp & HN0s1 & HN0s2 & HN0s3 & HN0s4 & HN0s5 & HN0s6 & HN0s7 & HN0cs).
        assert (Hpae : add_vec_int (mword_of_int (KW + 0xaa) : mword 64) 4 = mword_of_int (KW + 0xae))
          by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpae) in "Hpc".
        (* +0xae beq s1,s3 -> +0xce : end of the table? *)
        assert (Hrgs1 : rget (CID := CID0) N0 Rs1 = N0 !!! Regidx Rs1) by (rgne; reflexivity).
        assert (Hrgs3 : rget (CID := CID0) N0 Rs3 = N0 !!! Regidx Rs3) by (rgne; reflexivity).
        destruct (Nat.eq_dec (S kk) NPROC) as [Hend | Hne].
        - (* the table is exhausted: leave the scan *)
          assert (Hcmp : eq_vec (rget (CID := CID0) N0 Rs1) (rget (CID := CID0) N0 Rs3) = true).
          { rewrite Hrgs1 Hrgs3 HN0s1 HN0s3 Hend. apply kw_eq_vec_refl. }
          iApply (wp_beq_taken_s_sconf (mword_of_int (KW + 0xae))
                    (mword_of_int 32 : mword 13) Rs3 Rs1 N0 (trap_res eb + (K - 10))%nat false
                    ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                    Hcmp ltac:(vm_compute; reflexivity)
                    with "Hcg Hpc []").
          { iApply (kwi_ae with "Htext"). }
          iNext. iApply wp_next_off_intro. iIntros "Hcg Hpc".
          assert (Htgtce : add_vec (mword_of_int (KW + 0xae) : mword 64)
                             (sign_extend' 64 (mword_of_int 32 : mword 13))
                           = mword_of_int (KW + 0xce))
            by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Htgtce) in "Hpc".
          iApply ("Hqce" $! N0 hv' ps' with "[%] [%] [%] Hcg Hown Hpay Hpc Htok Hcols Hmyrow Hpriv Hframe Hqfn'").
          { rewrite -Hend. exact HN0. }
          { exact HN0a4. }
          { rewrite -Hend. exact Hacc'. }
        - (* more slots: back to +0xb2 at the bumped cursor *)
          assert (HkS : (S kk < NPROC)%nat) by (unfold NPROC in *; lia).
          assert (Hcmp : eq_vec (rget (CID := CID0) N0 Rs1) (rget (CID := CID0) N0 Rs3) = false).
          { rewrite Hrgs1 Hrgs3 HN0s1 HN0s3. exact (kw_end_lt (S kk) HkS). }
          iApply (wp_beq_fall_s_sconf (mword_of_int (KW + 0xae))
                    (mword_of_int 32 : mword 13) Rs3 Rs1 N0 (trap_res eb + (K - 10))%nat false
                    ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                    Hcmp with "Hcg Hpc []").
          { iApply (kwi_ae with "Htext"). }
          iApply wp_next_off_intro. iIntros "Hcg Hpc".
          assert (Hpb2 : add_vec_int (mword_of_int (KW + 0xae) : mword 64) 4
                         = mword_of_int (KW + 0xb2))
            by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hpb2) in "Hpc".
          iApply ("IHf" $! (S kk) N0 hv' ps' with "[%] [%] [%] [%] [%] Hqfn' Hqce Hcg Hown Hpay Hpc Htok Hcols Hmyrow Hpriv Hframe").
          { unfold NPROC in *; lia. }
          { exact HkS. }
          { exact HN0. }
          { exact HN0a4. }
          { exact Hacc'. } }
      (* ---------------------------------------------------------------- *)
      (* +0xb2 ld a5,56(s1) : pp->parent, out of wait_lock's table         *)
      (* ---------------------------------------------------------------- *)
      (* the cells, out of the payload for the length of this one read: the
         scan looks at one slot at a time and moves nothing. *)
      iDestruct "Hcols" as (gz mz oz) "(Hps & Hch & Ho & Hci & Hzl)".
      iDestruct (parents_own_length ps with "Hps") as %Hlps.
      destruct (lookup_lt_is_Some_2 ps kk ltac:(rewrite Hlps; exact Hk)) as [pv Hpv].
      iDestruct (parents_own_read ps kk pv Hpv with "Hps") as "[Hcell Hback]".
      assert (Heab2 : add_vec (rget (CID := CID0) M Rs1)
                        (sign_extend' 64 (mword_of_int 56 : mword 12)) = p_parent (proc_addr kk)).
      { rewrite (rget_ne (CID := CID0) M Rs1 ltac:(vm_compute; discriminate)) Hs1.
        apply kw_parent_off. }
      iApply (wp_cld_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (KW + 0xb2)) Ra5 Rs1
                (mword_of_int 56 : mword 12) M (trap_res eb + (K - 10))%nat pv false (dqm := DfracOwn 1)
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [Hcell]").
      { iApply (kwi_b2 with "Htext"). }
      { iEval (rewrite Heab2). iExact "Hcell". }
      iApply wp_next_off_intro. iIntros "Hcg Hpc Hcell".
      iEval (rewrite Heab2) in "Hcell".
      iDestruct ("Hback" with "Hcell") as "Hps".
      iAssert (kw_pay ps) with "[Hps Hch Ho Hci Hzl]" as "Hcols".
      { iExists gz, mz, oz. iFrame "Hps Hch Ho Hci Hzl". }
      set (S0 := <[Regidx Ra5 := regval_into_reg pv]> M).
      change (<[Regidx Ra5 := regval_into_reg pv]> M) with S0.
      assert (HS0a5 : S0 !!! Regidx Ra5 = pv) by (rewrite /S0 upd_eq; reflexivity).
      assert (HS0 : kw_scan_regs S0 mm pme addr kk)
        by (rewrite /S0; apply kw_scan_regs_ncs;
            [vm_compute; reflexivity | exact Hregs]).
      assert (HS0a4 : S0 !!! Regidx Ra4 = hv)
        by (rewrite /S0 upd_ne; [exact Ha4 | reg_neq]).
      pose proof HS0 as HS0'.
      destruct HS0' as (HS0sp & HS0s1 & HS0s2 & HS0s3 & HS0s4 & HS0s5 & HS0s6 & HS0s7 & HS0cs).
      assert (Hpb4 : add_vec_int (mword_of_int (KW + 0xb2) : mword 64) 2 = mword_of_int (KW + 0xb4))
        by (apply bv_eq; vm_compute; reflexivity).
      iEval (rewrite Hpb4) in "Hpc".
      (* ---- +0xb4 bne s2,a5 -> +0xaa : is this slot our child? ---- *)
      assert (Hrga5 : rget (CID := CID0) S0 Ra5 = S0 !!! Regidx Ra5) by (rgne; reflexivity).
      assert (Hrgs2 : rget (CID := CID0) S0 Rs2 = S0 !!! Regidx Rs2) by (rgne; reflexivity).
      destruct (neq_vec (rget (CID := CID0) S0 Ra5) (rget (CID := CID0) S0 Rs2)) eqn:Hne.
      + (* ===== not our child: straight to the increment ===== *)
        iApply (wp_bne_taken_s_sconf (mword_of_int (KW + 0xb4))
                  (mword_of_int 8182 : mword 13) Rs2 Ra5 S0 (trap_res eb + (K - 10))%nat false
                  ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                  Hne ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (kwi_b4 with "Htext"). }
        iNext. iApply wp_next_off_intro. iIntros "Hcg Hpc".
        assert (Htgtaa : add_vec (mword_of_int (KW + 0xb4) : mword 64)
                           (sign_extend' 64 (mword_of_int 8182 : mword 13))
                         = mword_of_int (KW + 0xaa))
          by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Htgtaa) in "Hpc".
        iApply ("Hnext" $! S0 hv ps with "[%] [%] [%] Hqfn Hcg Hown Hpay Hpc Htok Hcols Hmyrow Hpriv Hframe").
        { exact HS0. }
        { exact HS0a4. }
        (* THE CELL JUST READ IS NOT OURS, which is what extends the
           accumulator by one (lane TRAP-ROWS, T4) *)
        { apply (kw_nokids_step hv pme pv ps kk Hpv); [| exact Hacc].
          intro Hc. unfold neq_vec in Hne. apply negb_true_iff in Hne.
          apply eq_vec_false_iff in Hne. apply Hne.
          rewrite Hrga5 Hrgs2 HS0a5 HS0s2. exact Hc. }
      + (* ===== our child: take its lock and look at its state ===== *)
        (* THE CELL SAYS SO, and that is what the reap spends on the entry
           the payload carries for this slot ([WaitInv.gen_halves]): the
           compare fell through, so the cell holds the reaper's own address,
           which is a proc slot's and hence not 0. *)
        assert (Hchild : ps !! kk = Some pme).
        { rewrite Hpv.
          unfold neq_vec in Hne. apply negb_false_iff in Hne.
          apply eq_vec_true_iff in Hne.
          rewrite Hrga5 Hrgs2 HS0a5 HS0s2 in Hne.
          rewrite Hne. reflexivity. }
        iApply (wp_bne_fall_s_sconf (mword_of_int (KW + 0xb4))
                  (mword_of_int 8182 : mword 13) Rs2 Ra5 S0 (trap_res eb + (K - 10))%nat false
                  ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                  Hne with "Hcg Hpc []").
        { iApply (kwi_b4 with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        assert (Hpb8 : add_vec_int (mword_of_int (KW + 0xb4) : mword 64) 4
                       = mword_of_int (KW + 0xb8))
          by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpb8) in "Hpc".
        (* +0xb8 c.mv a0,s1 *)
        assert (Hrgb4 : rget (CID := CID0) S0 Rs1 = S0 !!! Regidx Rs1) by (rgne; reflexivity).
        iApply (wp_cmv_s_sconf (mword_of_int (KW + 0xb8)) Ra0 Rs1
                  S0 (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (kwi_b8 with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        iEval (rewrite Hrgb4 HS0s1) in "Hcg".
        set (S1 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (proc_addr kk))]> S0).
        change (<[Regidx Ra0 := regval_into_reg (add_vec zero_reg (proc_addr kk))]> S0) with S1.
        assert (HS1a0 : S1 !!! Regidx Ra0 = proc_addr kk)
          by (rewrite /S1 upd_eq; apply add_vec_zero_l).
        assert (HS1 : kw_scan_regs S1 mm pme addr kk)
          by (rewrite /S1; apply kw_scan_regs_ncs;
              [vm_compute; reflexivity | exact HS0]).
        assert (Hpba : add_vec_int (mword_of_int (KW + 0xb8) : mword 64) 2
                       = mword_of_int (KW + 0xba))
          by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpba) in "Hpc".
        (* +0xba jal ra,acquire *)
        iApply (wp_jal_s_sconf (mword_of_int (KW + 0xba)) Rra
                  (mword_of_int 2091330 : mword 21) S1 (trap_res eb + (K - 10))%nat false
                  ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (kwi_ba with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        set (S2 := <[Regidx Rra := regval_into_reg
                      (add_vec_int (mword_of_int (KW + 0xba) : mword 64) 4)]> S1).
        change (<[Regidx Rra := regval_into_reg
                      (add_vec_int (mword_of_int (KW + 0xba) : mword 64) 4)]> S1) with S2.
        assert (Hjacq : add_vec (mword_of_int (KW + 0xba) : mword 64)
                          (sign_extend' 64 (mword_of_int 2091330 : mword 21))
                        = mword_of_int KernelSyms.acquire)
          by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hjacq) in "Hpc".
        assert (HS2ra : S2 !!! Regidx Rra = add_vec_int (mword_of_int (KW + 0xba) : mword 64) 4)
          by (rewrite /S2 upd_eq; reflexivity).
        assert (HS2a0 : S2 !!! Regidx Ra0 = proc_addr kk)
          by (rewrite /S2 upd_ne; [exact HS1a0 | reg_neq]).
        assert (HS2 : kw_scan_regs S2 mm pme addr kk)
          by (rewrite /S2; apply kw_scan_regs_ncs;
              [vm_compute; reflexivity | exact HS1]).
        iApply (Acquire.wp_acquire_sconf KT1 γk "proc"%string
                  (proc_lock_pay γs γk (proc_addr kk)) S2 1%nat eb pme (trap_res eb + (K - 10))%nat false
                  ({["wait_lock"]} ∪ lks)
                  kw_ilvl1 ltac:(pose proof (kw_K10 K HK); lia) Hfresh_proc
                  with "Hcg Hown Htext Hpc [Hlkk]").
        all: try lkbelow.
        { iEval (rewrite HS2a0). iExact "Hlkk". }
        iApply wp_next_off_intro.
        iIntros (ms Macq) "%Hms Hcg Hpc %Hpins Htokk HRk _ Hown Hpay1".
        assert (Hpbe : ret_pc (S2 !!! Regidx Rra) = mword_of_int (KW + 0xbe))
          by (rewrite HS2ra; apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpbe) in "Hpc".
        assert (HAcq : kw_scan_regs Macq mm pme addr kk)
          by (eapply kw_scan_regs_cs; [exact Hpins | exact HS2]).
        iDestruct (proc_lock_res_elim γs γk (proc_addr kk) with "HRk")
          as (st ch) "(Hstate & Hpsg & Hchan & Hpub & Hslots)".
        (* +0xbe lw a5,24(s1) : pp->state *)
        assert (Heabe : add_vec (rget (CID := CID0) Macq Rs1)
                          (sign_extend' 64 (mword_of_int 24 : mword 12)) = p_state (proc_addr kk)).
        { destruct HAcq as (_ & B2 & _).
          rewrite (rget_ne (CID := CID0) Macq Rs1 ltac:(vm_compute; discriminate)) B2.
          apply kw_state_off. }
        iApply (wp_clw_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (KW + 0xbe)) Ra5 Rs1
                  (mword_of_int 24 : mword 12) Macq (trap_res eb + (K - 10))%nat st false (dqm := DfracOwn 1)
                  ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc [] [Hstate]").
        { iApply (kwi_be with "Htext"). }
        { iEval (rewrite Heabe). iExact "Hstate". }
        iApply wp_next_off_intro. iIntros "Hcg Hpc Hstate".
        iEval (rewrite Heabe) in "Hstate".
        set (S3 := <[Regidx Ra5 := regval_into_reg (sign_extend' 64 st)]> Macq).
        change (<[Regidx Ra5 := regval_into_reg (sign_extend' 64 st)]> Macq) with S3.
        assert (HS3a5 : S3 !!! Regidx Ra5 = sign_extend' 64 st)
          by (rewrite /S3 upd_eq; reflexivity).
        assert (HS3 : kw_scan_regs S3 mm pme addr kk)
          by (rewrite /S3; apply kw_scan_regs_ncs;
              [vm_compute; reflexivity | exact HAcq]).
        pose proof HS3 as HS3'.
        destruct HS3' as (HS3sp & HS3s1 & HS3s2 & HS3s3 & HS3s4 & HS3s5 & HS3s6 & HS3s7 & HS3cs).
        assert (Hpc0 : add_vec_int (mword_of_int (KW + 0xbe) : mword 64) 2
                       = mword_of_int (KW + 0xc0))
          by (apply bv_eq; vm_compute; reflexivity).
        iEval (rewrite Hpc0) in "Hpc".
        (* ---- +0xc0 beq s4,a5 -> +0x40 : is it a ZOMBIE? ---- *)
        assert (Hrgba5 : rget (CID := CID0) S3 Ra5 = S3 !!! Regidx Ra5) by (rgne; reflexivity).
        assert (Hrgbs4 : rget (CID := CID0) S3 Rs4 = S3 !!! Regidx Rs4) by (rgne; reflexivity).
        destruct (eq_vec (rget (CID := CID0) S3 Ra5) (rget (CID := CID0) S3 Rs4)) eqn:Hzomb.
        * (* ===== ZOMBIE: reap it (the function EXITS here) ===== *)
          assert (Hstz : st = ZOMBIE).
          { apply kw_sext_zombie.
            rewrite -HS3a5 -Hrgba5. rewrite -HS3s4 -Hrgbs4.
            symmetry. by apply eq_vec_true_iff in Hzomb. }
          iApply (wp_beq_taken_s_sconf (mword_of_int (KW + 0xc0))
                    (mword_of_int 8064 : mword 13) Rs4 Ra5 S3 (trap_res eb + (K - 10))%nat false
                    ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                    Hzomb ltac:(vm_compute; reflexivity)
                    with "Hcg Hpc []").
          { iApply (kwi_c0 with "Htext"). }
          iNext. iApply wp_next_off_intro. iIntros "Hcg Hpc".
          assert (Htgt40 : add_vec (mword_of_int (KW + 0xc0) : mword 64)
                             (sign_extend' 64 (mword_of_int 8064 : mword 13))
                           = mword_of_int (KW + 0x40))
            by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Htgt40) in "Hpc".
          rewrite Hstz.
          iDestruct (kw_slots_zombie γs (proc_addr kk) with "Hslots")
            as "(Hdorm & Hpark & #Hmk)".
          (* ZOMBIE is unclaimed, so the lock's share is the whole mirror --
             which is what [proc_held] wants for the freeproc call below. *)
          iDestruct (pstate_whole_split (proc_addr kk) ZOMBIE) as "[_ Hwz]".
          iDestruct ("Hwz" with "[Hpsg]") as "Hpsg";
            [rewrite unclaimed_ZOMBIE; iFrame "Hpsg"|].
          (* [kw_exit_fn] IS [kw_found]'s plain continuation now that it
             carries no frame, so there is nothing to cash in here. *)
          iApply (kw_found γs γa γp γf γw γk mm S3 pme addr kk K eb pid U ch ps γrow cs
                    ({["proc"]} ∪ ({["wait_lock"]} ∪ lks))
                    HK Hk HS3sp HS3s1 HS3s2 HS3s7 HS3cs Hchild Hpmenz Hbelow
                    with "Hcg Hown Hpay1 Hpay Htext Hpc Henv Hplk Hlkk Htokk Hstate Hpsg Hchan
                          Hpub Hdorm Hpark Hmk Hlk Htok Hcols Hmyrow Hpriv Hframe Hqfn").
        * (* ===== not a ZOMBIE: release, set havekids, continue ===== *)
          iApply (wp_beq_fall_s_sconf (mword_of_int (KW + 0xc0))
                    (mword_of_int 8064 : mword 13) Rs4 Ra5 S3 (trap_res eb + (K - 10))%nat false
                    ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                    Hzomb with "Hcg Hpc []").
          { iApply (kwi_c0 with "Htext"). }
          iApply wp_next_off_intro. iIntros "Hcg Hpc".
          assert (Hpc4 : add_vec_int (mword_of_int (KW + 0xc0) : mword 64) 4
                         = mword_of_int (KW + 0xc4))
            by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hpc4) in "Hpc".
          (* +0xc4 c.mv a0,s1 *)
          assert (Hrgc0 : rget (CID := CID0) S3 Rs1 = S3 !!! Regidx Rs1) by (rgne; reflexivity).
          iApply (wp_cmv_s_sconf (mword_of_int (KW + 0xc4)) Ra0 Rs1
                    S3 (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
                    with "Hcg Hpc []").
          { iApply (kwi_c4 with "Htext"). }
          iApply wp_next_off_intro. iIntros "Hcg Hpc".
          iEval (rewrite Hrgc0 HS3s1) in "Hcg".
          set (S4 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (proc_addr kk))]> S3).
          change (<[Regidx Ra0 := regval_into_reg (add_vec zero_reg (proc_addr kk))]> S3) with S4.
          assert (HS4a0 : S4 !!! Regidx Ra0 = proc_addr kk)
            by (rewrite /S4 upd_eq; apply add_vec_zero_l).
          assert (HS4 : kw_scan_regs S4 mm pme addr kk)
            by (rewrite /S4; apply kw_scan_regs_ncs;
                [vm_compute; reflexivity | exact HS3]).
          assert (Hpc6 : add_vec_int (mword_of_int (KW + 0xc4) : mword 64) 2
                         = mword_of_int (KW + 0xc6))
            by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hpc6) in "Hpc".
          (* +0xc6 jal ra,release *)
          iApply (wp_jal_s_sconf (mword_of_int (KW + 0xc6)) Rra
                    (mword_of_int 2091454 : mword 21) S4 (trap_res eb + (K - 10))%nat false
                    ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
                    with "Hcg Hpc []").
          { iApply (kwi_c6 with "Htext"). }
          iApply wp_next_off_intro. iIntros "Hcg Hpc".
          set (S5 := <[Regidx Rra := regval_into_reg
                        (add_vec_int (mword_of_int (KW + 0xc6) : mword 64) 4)]> S4).
          change (<[Regidx Rra := regval_into_reg
                        (add_vec_int (mword_of_int (KW + 0xc6) : mword 64) 4)]> S4) with S5.
          assert (Hjrel : add_vec (mword_of_int (KW + 0xc6) : mword 64)
                            (sign_extend' 64 (mword_of_int 2091454 : mword 21))
                          = mword_of_int KernelSyms.release)
            by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hjrel) in "Hpc".
          assert (HS5ra : S5 !!! Regidx Rra = add_vec_int (mword_of_int (KW + 0xc6) : mword 64) 4)
            by (rewrite /S5 upd_eq; reflexivity).
          assert (HS5a0 : S5 !!! Regidx Ra0 = proc_addr kk)
            by (rewrite /S5 upd_ne; [exact HS4a0 | reg_neq]).
          assert (HS5 : kw_scan_regs S5 mm pme addr kk)
            by (rewrite /S5; apply kw_scan_regs_ncs;
                [vm_compute; reflexivity | exact HS4]).
          assert (Hlkc : add_vec (S5 !!! Regidx Ra0)
                           (sign_extend' 64 (mword_of_int 0 : mword 12)) = proc_addr kk)
            by (rewrite HS5a0; apply addv_sext0).
          iAssert (proc_lock_res γs γk (proc_addr kk)) with "[Hstate Hpsg Hchan Hpub Hslots]" as "HRk".
          { iApply (proc_lock_res_intro γs γk (proc_addr kk) st ch
                      with "Hstate Hpsg Hchan Hpub Hslots"). }
          iApply (Release.wp_release_sconf KT1 γk (proc_addr kk) "proc"%string
                    (proc_lock_pay γs γk (proc_addr kk)) S5 1%nat eb pme (trap_res eb + (K - 10))%nat _
                    Hlkc ltac:(pose proof (kw_K10 K HK); lia)
                    with "Hcg Htext Hpc Hlkk Htokk HRk Hown Hpay1").
          iApply wp_next_off_intro. iIntros (mrel) "Hcg Hpc %Hcsrel Hown".
          iEval (rewrite (locks_add_del_below "proc" ({["wait_lock"]} ∪ lks)
                   Hfresh_proc)) in "Hown".
          assert (Hpca : ret_pc (S5 !!! Regidx Rra) = mword_of_int (KW + 0xca))
            by (rewrite HS5ra; apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hpca) in "Hpc".
          assert (HRel : kw_scan_regs mrel mm pme addr kk)
            by (eapply kw_scan_regs_cs; [exact Hcsrel | exact HS5]).
          pose proof HRel as HRel'.
          destruct HRel' as (HRsp & HRs1 & HRs2 & HRs3 & HRs4 & HRs5 & HRs6 & HRs7 & HRcs).
          (* +0xca c.mv a4,s5 : havekids = 1 *)
          assert (Hrgc6 : rget (CID := CID0) mrel Rs5 = mrel !!! Regidx Rs5) by (rgne; reflexivity).
          iApply (wp_cmv_s_sconf (mword_of_int (KW + 0xca)) Ra4 Rs5
                    mrel (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
                    with "Hcg Hpc []").
          { iApply (kwi_ca with "Htext"). }
          iApply wp_next_off_intro. iIntros "Hcg Hpc".
          iEval (rewrite Hrgc6) in "Hcg".
          set (S6 := <[Regidx Ra4 := regval_into_reg (add_vec zero_reg (mrel !!! Regidx Rs5))]> mrel).
          change (<[Regidx Ra4 := regval_into_reg (add_vec zero_reg (mrel !!! Regidx Rs5))]> mrel) with S6.
          assert (HS6 : kw_scan_regs S6 mm pme addr kk)
            by (rewrite /S6; apply kw_scan_regs_ncs;
                [vm_compute; reflexivity | exact HRel]).
          assert (HS6a4 : S6 !!! Regidx Ra4
                          = add_vec zero_reg (mrel !!! Regidx Rs5))
            by (rewrite /S6 upd_eq; reflexivity).
          assert (Hpcc : add_vec_int (mword_of_int (KW + 0xca) : mword 64) 2
                         = mword_of_int (KW + 0xcc))
            by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Hpcc) in "Hpc".
          (* +0xcc c.j +0xaa *)
          iApply (wp_cj_s_sconf (mword_of_int (KW + 0xcc))
                    (sign_extend' 21 (concat_vec (mword_of_int 2031 : mword 11) ('b"0")))
                    S6 (trap_res eb + (K - 10))%nat false ltac:(vm_compute; reflexivity)
                    with "Hcg Hpc []").
          { iApply (kwi_cc with "Htext"). }
          iApply wp_next_off_intro. iNext. iIntros "Hcg Hpc".
          assert (Htgtaa' : add_vec (mword_of_int (KW + 0xcc) : mword 64)
                              (sign_extend' 64 (sign_extend' 21
                                 (concat_vec (mword_of_int 2031 : mword 11) ('b"0"))))
                            = mword_of_int (KW + 0xaa))
            by (apply bv_eq; vm_compute; reflexivity).
          iEval (rewrite Htgtaa') in "Hpc".
          iApply ("Hnext" $! S6 (add_vec zero_reg (mrel !!! Regidx Rs5)) ps
                    with "[%] [%] [%] Hqfn Hcg Hown Hpay Hpc Htok Hcols Hmyrow Hpriv Hframe").
          { exact HS6. }
          { exact HS6a4. }
          (* the flag is SET on this arm, so the accumulator is free
             (lane TRAP-ROWS, T4) *)
          { apply kw_nokids_set. rewrite HRs5 add_vec_zero_l.
            intro Hc. apply (f_equal bv_unsigned) in Hc.
            vm_compute in Hc. discriminate. } }
    iIntros (kk M hv ps) "%Hk %Hregs %Ha4 %Hacc Hqfn Hqce Hcg Hown Hpay Hpc Htok Hcols Hmyrow Hpriv Hframe".
    iApply ("Hloop" $! (NPROC - kk)%nat kk M hv ps
              with "[%] [%] [%] [%] [%] Hqfn Hqce Hcg Hown Hpay Hpc Htok Hcols Hmyrow Hpriv Hframe");
      [ lia | exact Hk | exact Hregs | exact Ha4 | exact Hacc ].
  Qed.

  (* ================================================================== *)
  (* +0xec REACHED FROM THE OUTER LOOP.  Both the "no kids" test and the *)
  (* "killed" test jump here, at different register files, so the block  *)
  (* is one lemma: it is [kw_exit_wait] with the caller's continuation   *)
  (* assembled out of [kw_exit_fn] plus the two resources the -1 exits   *)
  (* still hold (the private block, unchanged, and the running-thread    *)
  (* frame).                                                            *)
  (* ================================================================== *)
  Local Lemma kw_exit_neg `{GEN : GenId} `{CIDt : CpuId} `{XI : CurCtx}
      (γf γw : gname) (jj : nat) (mm Mt : regfile)
      (pme addr : mword 64) (K : nat) (eb : bool)
      (pid : mword 32) (U : ustate) (px : list (mword 64)) (γrow : gname) (cs : gset gname) (lks : gset string) :
    let sp0 := mm !!! Regidx csp_rs1 in
    let spr := add_vec sp0 (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))) in
    (K_kwait <= K)%nat ->
    Mt !!! Regidx csp_rs1 = spr ->
    kw_cs_rest Mt mm ->
    (* forwarded verbatim to [kw_exit_wait], the only lock op this tail
       reaches. *)
    locks_below lks "wait_lock" ->
    kernel_text -∗
    is_lock γw wait_lock_addr "wait_lock"%string (wait_res_at) -∗
    (* WHY THIS TAIL RETURNS -1 (lane TRAP-ROWS, T4).  The two callers
       supply it: the childless test the empty children column, the
       [killed] test this incarnation's one-shot.  PERSISTENT, so it costs
       the caller nothing to hold on to. *)
    wait_why cs (pv_gen (us_V U)) (bool_decide (addr = (zero_reg : mword 64))) -∗
    kw_exit_fn CIDt γf mm pme addr K eb pid U γrow cs lks -∗
    sie_cap_gpr KT1 Mt (trap_res eb + (K - 10))%nat false pme -∗
    cpu_own 1 eb pme false ({["wait_lock"]} ∪ lks) -∗
    arm_pay KT1 0 eb pme -∗
    pc_is (mword_of_int (KW + 0xfa)) -∗
    locked γw CIDt -∗ kw_pay px -∗ ch_frag γrow pme cs -∗
    proc_priv γf pme pid U -∗ kw_frame sp0 mm -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    intros sp0 spr HK Hsp Hcs Hbelow.
    iIntros "#Htext #Hlk #Hwhy Hqfn Hcg Hown Hpay Hpc Htok Hcols Hmyrow Hpriv Hframe".
    iApply (kw_exit_wait γw mm Mt pme K eb lks HK Hsp Hcs Hbelow
              with "Hcg Hown Hpay Htext Hpc Hlk Htok [Hcols] Hframe [Hqfn Hpriv Hmyrow]").
    { iApply (kw_pay_res with "Hcols"). }
    rewrite /kw_exit_fn.
    iIntros (CIDx Hsx mf) "%Hcsx %Ha0x Hcgx Hownx Hpcx".
    iSpecialize ("Hqfn" $! CIDx with "[%]"); [exact Hsx |].
    iApply ("Hqfn" $! mf (pv_upt (us_V U)) (mword_of_int (-1) : mword 32) 0%nat
              (mword_of_int 0 : mword 32) cs (pv_ev (us_V U))
              with "[%] [%] [%] [%] [%] [%] [] [] Hcgx Hownx Hpcx [%] [Hpriv] Hmyrow").
    { exact Hcsx. }
    { rewrite Ha0x. apply bv_eq; vm_compute; reflexivity. }
    { apply uptd_ext_sz_refl. }
    { lia. }
    { intros _; reflexivity. }
    (* the whole-word guard is vacuous on a -1 exit *)
    { intros _ Hne; exfalso; exact (Hne eq_refl). }
    (* the two tails that return -1 without finding a zombie reap nothing:
       the row is untouched and there is no escrow ([UserChildren.wait_ans]'s
       first arm).  The status word is a placeholder -- nothing was copied.
       THE REASON IS THE CALLER'S, carried in above (lane TRAP-ROWS, T4). *)
    { iApply (wait_ans_gen_neg with "Hwhy"). }
    { iLeft. by iPureIntro. }
    (* no lend on this -1 exit (permit sweep L1b) *)
    { lia. }
    { cbn [umem_wr]. rewrite upd_ev_id upd_usV_id us_upt_id upd_usM_id. iExact "Hpriv". }
  Qed.

  (* ================================================================== *)
  (* +0xce .. +0xdc -- THE ROUND's FOOT: the two -1 tests and sleep.     *)
  (*                                                                     *)
  (* Everything here runs at level 1 with interrupts off, so the hart is *)
  (* pinned right up to sleep -- which is the ONE crossing, and the      *)
  (* reason the loop's own statement is [wp_next]-wrapped.  The back     *)
  (* edge into +0xe0 is a plain fall-through with no branch to strip a   *)
  (* later at, which is why the IH arrives here ALREADY stripped (the    *)
  (* [c.j] at +0xea paid for it).                                        *)
  (* ================================================================== *)
  Local Lemma kw_round_tail `{GEN : GenId} `{CIDt : CpuId} `{XI : CurCtx} (CID0 : CPU)
      (γs : list gname) (γf γw γl : gname) (jj : nat)
      (mm Mx : regfile) (pme addr : mword 64) (K : nat) (eb : bool)
      (pid : mword 32) (U : ustate) (hx : mword 64) (px : list (mword 64)) (γrow : gname) (cs : gset gname) (lks : gset string) :
    let sp0 := mm !!! Regidx csp_rs1 in
    (K_kwait <= K)%nat ->
    eb = true ->
    (jj < NPROC)%nat ->
    γs !! jj = Some γl ->
    pme = proc_addr jj ->
    (true = false \/ pme = zero_reg -> (CIDt : CPU) = CID0) ->
    kw_scan_regs Mx mm pme addr NPROC ->
    Mx !!! Regidx Ra4 = hx ->
    (* ...AND WHAT [havekids] ACCUMULATED OVER THE WHOLE TABLE (lane
       TRAP-ROWS, T4): at a zero flag no cell holds the reaper's address,
       which is what [WaitInv.children_inv_empty] turns into the empty
       children column the -1 arm names. *)
    kw_nokids hx pme px NPROC ->
    (* THE FRESHNESS PREMISE, AT THE LOWEST RANK kw_round_tail ITSELF
       TOUCHES: "wait_lock" (10), held throughout except for the
       lock-free stretch between the release below and the re-acquire at
       +0xea.  "proc" (11) follows by [locks_below_union_singleton] for
       [killed]/[sleep_prepare]; the release/re-acquire pair works directly
       off this premise. *)
    locks_below lks "wait_lock" ->
    kernel_text -∗ procs_inv γs -∗
    is_lock γw wait_lock_addr "wait_lock"%string (wait_res_at) -∗
    kw_round CID0 γf γw jj mm pme addr K eb pid U γrow cs lks -∗
    kw_exit_fn CIDt γf mm pme addr K eb pid U γrow cs lks -∗
    sie_cap_gpr KT1 Mx (trap_res eb + (K - 10))%nat false pme -∗
    cpu_own 1 eb pme false ({["wait_lock"]} ∪ lks) -∗
    arm_pay KT1 0 eb pme -∗
    pc_is (mword_of_int (KW + 0xce)) -∗
    locked γw CIDt -∗ kw_pay px -∗ ch_frag γrow pme cs -∗
    proc_priv γf pme pid U -∗ kw_frame sp0 mm -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    intros sp0 HK Heb Hjj Hgl Hpme Hanch Hregs Ha4 Hnokids Hbelow.
    subst pme.
    assert (Hwl_lt_proc : (lock_rank "wait_lock" < lock_rank "proc")%nat)
      by (vm_compute; lia).
    assert (Hfresh_proc : locks_below ({["wait_lock"]} ∪ lks) "proc").
    { apply locks_below_union_singleton; [exact Hwl_lt_proc | lkbelow]. }
    assert (Hfresh_proc0 : locks_below lks "proc").
    { lkbelow. }
    iIntros "#Htext #Hpinv #Hlk IH Hqfn Hcg Hown Hpay Hpc Htok Hcols Hmyrow Hpriv Hframe".
    pose proof Hregs as Hregs2.
    destruct Hregs2 as (Hsp & Hcs1 & Hcs2 & Hcs3 & Hcs4 & Hcs5 & Hcs6 & Hcs7 & Hcs).
    (* ---- +0xce c.beqz a4 -> +0xec : havekids == 0? ---- *)
    destruct (eq_vec (rget (CID := CIDt) Mx Ra4) (zero_reg : mword 64)) eqn:Hhk.
    - (* ===== no kids at all: return -1 ===== *)
      iApply (wp_cbeqz_taken_s_sconf (mword_of_int (KW + 0xce)) (mword_of_int 22 : mword 8)
                (Cregidx (mword_of_int 6)) Ra4 Mx (trap_res eb + (K - 10))%nat false
                ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
                Hhk ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (kwi_ce with "Htext"). }
      iNext. iApply wp_next_off_intro. iIntros "Hcg Hpc".
      assert (Htgec : add_vec (mword_of_int (KW + 0xce) : mword 64)
                        (sign_extend' 64 (sign_extend' 13
                           (concat_vec (mword_of_int 22 : mword 8) ('b"0"))))
                      = mword_of_int (KW + 0xfa)) by pcstep.
      iEval (rewrite Htgec) in "Hpc".
      (* WHY THIS TAIL RETURNS -1 (lane TRAP-ROWS, T4).  The flag is still
         zero, so the scan saw no cell holding this reaper's address, and
         the invariant's converse turns that into the EMPTY children
         column the -1 arm names ([WaitInv.children_inv_empty]).  The
         payload is opened for two pure readings and closed again. *)
      assert (Hrga4 : rget (CID := CIDt) Mx Ra4 = Mx !!! Regidx Ra4)
        by (rgne; reflexivity).
      assert (Hhx : hx = (zero_reg : mword 64)).
      { rewrite -Ha4 -Hrga4. apply eq_vec_true_iff. exact Hhk. }
      iDestruct "Hcols" as (gz mz oz) "(Hps & Hch & Ho & Hci & Hzl)".
      iDestruct (parents_own_length px with "Hps") as %Hlpx.
      iDestruct (children_own_lookup mz γrow (proc_addr jj) cs with "Hch Hmyrow")
        as %Hmz.
      assert (Hscanall : forall k : nat, px !! k <> Some (proc_addr jj)).
      { intro k. destruct (Nat.lt_ge_cases k NPROC) as [Hk | Hk].
        - exact (Hnokids Hhx k Hk).
        - rewrite (lookup_ge_None_2 px k ltac:(lia)). discriminate. }
      iDestruct (children_inv_empty px gz mz oz γrow (proc_addr jj) cs
                   (kw_pme_nz jj (proc_addr jj) Hjj eq_refl) Hscanall Hmz
                   with "Hci") as %[Hcse _].
      iAssert (kw_pay px) with "[Hps Hch Ho Hci Hzl]" as "Hcols".
      { iExists gz, mz, oz. iFrame "Hps Hch Ho Hci Hzl". }
      iAssert (wait_why cs (pv_gen (us_V U))
                 (bool_decide (addr = (zero_reg : mword 64))))%I as "#Hwhy".
      { iApply wait_why_empty. exact Hcse. }
      iApply (kw_exit_neg γf γw jj mm Mx (proc_addr jj) addr K eb pid U px γrow cs lks HK Hsp Hcs Hbelow
                with "Htext Hlk Hwhy Hqfn Hcg Hown Hpay Hpc Htok Hcols Hmyrow Hpriv Hframe").
    - (* ===== there are kids: ask whether we were killed ===== *)
      iApply (wp_cbeqz_fall_s_sconf (mword_of_int (KW + 0xce)) (mword_of_int 22 : mword 8)
                (Cregidx (mword_of_int 6)) Ra4 Mx (trap_res eb + (K - 10))%nat false
                ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate) Hhk
                with "Hcg Hpc []").
      { iApply (kwi_ce with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      assert (Hpd0 : add_vec_int (mword_of_int (KW + 0xce) : mword 64) 2
                     = mword_of_int (KW + 0xd0)) by pcstep.
      iEval (rewrite Hpd0) in "Hpc".
      (* +0xd0 c.mv a0,s2 *)
      assert (Hrgcc : rget (CID := CIDt) Mx Rs2 = Mx !!! Regidx Rs2) by (rgne; reflexivity).
      iApply (wp_cmv_s_sconf (mword_of_int (KW + 0xd0)) Ra0 Rs2
                Mx (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc []").
      { iApply (kwi_d0 with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      iEval (rewrite Hrgcc Hcs2) in "Hcg".
      set (T0 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (proc_addr jj))]> Mx).
      change (<[Regidx Ra0 := regval_into_reg (add_vec zero_reg (proc_addr jj))]> Mx) with T0.
      assert (HT0a0 : T0 !!! Regidx Ra0 = proc_addr jj)
        by (rewrite /T0 upd_eq; apply add_vec_zero_l).
      assert (HT0 : kw_scan_regs T0 mm (proc_addr jj) addr NPROC)
        by (rewrite /T0; apply kw_scan_regs_ncs;
            [vm_compute; reflexivity | exact Hregs]).
      assert (Hpd2 : add_vec_int (mword_of_int (KW + 0xd0) : mword 64) 2
                     = mword_of_int (KW + 0xd2)) by pcstep.
      iEval (rewrite Hpd2) in "Hpc".
      (* +0xd2 jal ra,killed *)
      iApply (wp_jal_s_sconf (mword_of_int (KW + 0xd2)) Rra
                (mword_of_int 2096900 : mword 21) T0 (trap_res eb + (K - 10))%nat false
                ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
                with "Hcg Hpc []").
      { iApply (kwi_d2 with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      set (T1 := <[Regidx Rra := regval_into_reg
                    (add_vec_int (mword_of_int (KW + 0xd2) : mword 64) 4)]> T0).
      change (<[Regidx Rra := regval_into_reg
                    (add_vec_int (mword_of_int (KW + 0xd2) : mword 64) 4)]> T0) with T1.
      assert (Hjkl : add_vec (mword_of_int (KW + 0xd2) : mword 64)
                       (sign_extend' 64 (mword_of_int 2096900 : mword 21))
                     = mword_of_int KernelSyms.killed) by pcstep.
      iEval (rewrite Hjkl) in "Hpc".
      assert (HT1ra : T1 !!! Regidx Rra
                      = add_vec_int (mword_of_int (KW + 0xd2) : mword 64) 4)
        by (rewrite /T1 upd_eq; reflexivity).
      assert (HT1a0 : T1 !!! Regidx Ra0 = proc_addr jj)
        by (rewrite /T1 upd_ne; [exact HT0a0 | reg_neq]).
      assert (HT1 : kw_scan_regs T1 mm (proc_addr jj) addr NPROC)
        by (rewrite /T1; apply kw_scan_regs_ncs;
            [vm_compute; reflexivity | exact HT0]).
      (* killed() ONLY REPORTS THE FLAG (lane SELF-KILL, §4b'): wait's scan
         wants the number and nothing off the row, so the access it supplies
         is the identity. *)
      (* ...AND WHAT THE FLAG MEANS FOR THE ANSWER (lane TRAP-ROWS, T4).  A
         nonzero flag is the incarnation's kill ONE-SHOT fired, and that
         fact -- persistent, and about a GENERATION -- is the reason wait's
         killed exit returns -1.  <p->lock>'s payload names its generation
         only existentially, so the identification is made HERE out of the
         reaper's OWN block: the quarter of [p->pid] says the row's cell is
         this slot's and the registration eighth says the row's generation
         is this incarnation's ([ProcInv.proc_priv_pid_reg],
         [SchedCtx.kill_paid_shot]).  Both come straight back. *)
      iDestruct (ProcInv.proc_priv_pid_reg with "Hpriv") as "(Hqp & Hrg & Hpvback)".
      iAssert (∀ (pidr klr : mword 32),
                 p_pid (proc_addr jj) ↦₄{DfracOwn (1/4)} pidr -∗
                 SchedCtx.kill_paid pidr klr -∗
                 p_pid (proc_addr jj) ↦₄{DfracOwn (1/4)} pidr ∗
                 SchedCtx.kill_paid pidr klr ∗
                 ((⌜klr = (mword_of_int 0 : mword 32)⌝
                   ∨ ChildTok.kill_shot (pv_gen (us_V U))) ∗
                  p_pid (proc_addr jj) ↦₄{DfracOwn (1/4)} pid ∗
                  pid_reg pid (DfracOwn qeighth) (pv_gen (us_V U))))%I
        with "[Hqp Hrg]" as "Hkacc".
      { iIntros (pidr klr) "Hq Hr".
        iDestruct (ctx_word4_pointsto_agree with "Hq Hqp") as %->.
        iDestruct (SchedCtx.kill_paid_shot pid klr (DfracOwn qeighth)
                     (pv_gen (us_V U)) with "Hr Hrg") as "(Hr & Hrg & Hs)".
        iFrame "Hq Hr Hs Hqp Hrg". }
      iApply (Killed.wp_killed_sconf γs jj γl T1 (trap_res eb + (K - 10))%nat 1%nat eb
                (proc_addr jj) false ({["wait_lock"]} ∪ lks)
                (fun (klv : mword 32) =>
                   ((⌜klv = (mword_of_int 0 : mword 32)⌝
                     ∨ ChildTok.kill_shot (pv_gen (us_V U))) ∗
                    p_pid (proc_addr jj) ↦₄{DfracOwn (1/4)} pid ∗
                    pid_reg pid (DfracOwn qeighth) (pv_gen (us_V U)))%I)
                HT1a0 Hjj Hgl kw_ilvl1 ltac:(pose proof (kw_K14 K HK); lia) Hfresh_proc
                with "Hkacc Hcg Hown Htext Hpc Hpinv").
      all: try lkbelow.
      iApply wp_next_off_intro.
      iIntros (mfk kl) "%Hkf (#Hkw & Hqp & Hrg) Hcg Hown Hpc".
      iDestruct ("Hpvback" with "Hqp Hrg") as "Hpriv".
      destruct Hkf as (Hkcs & Hka0).
      assert (Hpd6 : ret_pc (T1 !!! Regidx Rra) = mword_of_int (KW + 0xd6))
        by (rewrite HT1ra; pcstep).
      iEval (rewrite Hpd6) in "Hpc".
      assert (HKl : kw_scan_regs mfk mm (proc_addr jj) addr NPROC)
        by (eapply kw_scan_regs_cs; [exact Hkcs | exact HT1]).
      pose proof HKl as HKl'.
      destruct HKl' as (Hksp & Hks1 & Hks2 & Hks3 & Hks4 & Hks5 & Hks6 & Hks7 & Hkcsr).
      (* ---- +0xd6 c.bnez a0 -> +0xec : killed(p) ? ---- *)
      destruct (neq_vec (rget (CID := CIDt) mfk Ra0) (zero_reg : mword 64)) eqn:Hkil.
      + (* ===== killed: return -1 ===== *)
        iApply (wp_cbnez_taken_s_sconf (mword_of_int (KW + 0xd6)) (mword_of_int 18 : mword 8)
                  (Cregidx (mword_of_int 2)) Ra0 mfk (trap_res eb + (K - 10))%nat false
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
                  Hkil ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (kwi_d6 with "Htext"). }
        iNext. iApply wp_next_off_intro. iIntros "Hcg Hpc".
        assert (Htgec' : add_vec (mword_of_int (KW + 0xd6) : mword 64)
                           (sign_extend' 64 (sign_extend' 13
                              (concat_vec (mword_of_int 18 : mword 8) ('b"0"))))
                         = mword_of_int (KW + 0xfa)) by pcstep.
        iEval (rewrite Htgec') in "Hpc".
        (* THE BRANCH IS THE REFUTATION: [killed] returned nonzero, so the
           left disjunct of what the read produced is false and the
           one-shot is what is left (lane TRAP-ROWS, T4). *)
        iAssert (wait_why cs (pv_gen (us_V U))
                   (bool_decide (addr = (zero_reg : mword 64))))%I as "#Hwhy".
        { iDestruct "Hkw" as "[%Hz | #Hs]".
          - exfalso. unfold neq_vec in Hkil. apply negb_true_iff in Hkil.
            apply eq_vec_false_iff in Hkil. apply Hkil.
            rewrite (rget_ne (CID := CIDt) mfk Ra0 ltac:(vm_compute; discriminate)).
            rewrite Hka0 Hz. apply bv_eq; vm_compute; reflexivity.
          - iApply (wait_why_shot with "Hs"). }
        iApply (kw_exit_neg γf γw jj mm mfk (proc_addr jj) addr K eb pid U px γrow cs lks HK Hksp Hkcsr Hbelow
                  with "Htext Hlk Hwhy Hqfn Hcg Hown Hpay Hpc Htok Hcols Hmyrow Hpriv Hframe").
      + (* ===== still alive: sleep on p, then scan again ===== *)
        iApply (wp_cbnez_fall_s_sconf (mword_of_int (KW + 0xd6)) (mword_of_int 18 : mword 8)
                  (Cregidx (mword_of_int 2)) Ra0 mfk (trap_res eb + (K - 10))%nat false
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate) Hkil
                  with "Hcg Hpc []").
        { iApply (kwi_d6 with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        assert (Hpd8 : add_vec_int (mword_of_int (KW + 0xd6) : mword 64) 2
                       = mword_of_int (KW + 0xd8)) by pcstep.
        iEval (rewrite Hpd8) in "Hpc".
        (* THE SPLIT SLEEP PROTOCOL.  sleep_prepare(p) records the channel
           under p->lock while wait_lock is still held; kwait then releases
           wait_lock ITSELF, parks in the lock-free sleep(), and re-acquires.
           The stretch between +0xe0 and +0xea is the one window in which
           this thread holds NEITHER wait_lock nor any p->lock -- which is
           exactly where the park is, and why the loop's own statement is
           [wp_next]-wrapped at [true]. *)
        (* +0xd8 c.mv a0,s2 : the channel *)
        assert (Hrgd4 : rget (CID := CIDt) mfk Rs2 = mfk !!! Regidx Rs2) by (rgne; reflexivity).
        iApply (wp_cmv_s_sconf (mword_of_int (KW + 0xd8)) Ra0 Rs2
                  mfk (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (kwi_d8 with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        iEval (rewrite Hrgd4 Hks2) in "Hcg".
        set (T2 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (proc_addr jj))]> mfk).
        change (<[Regidx Ra0 := regval_into_reg (add_vec zero_reg (proc_addr jj))]> mfk) with T2.
        assert (HT2a0 : T2 !!! Regidx Ra0 = proc_addr jj)
          by (rewrite /T2 upd_eq; apply add_vec_zero_l).
        assert (HT2 : kw_scan_regs T2 mm (proc_addr jj) addr NPROC)
          by (rewrite /T2; apply kw_scan_regs_ncs;
              [vm_compute; reflexivity | exact HKl]).
        assert (Hpda : add_vec_int (mword_of_int (KW + 0xd8) : mword 64) 2
                       = mword_of_int (KW + 0xda)) by pcstep.
        iEval (rewrite Hpda) in "Hpc".
        (* +0xda jal ra,sleep_prepare *)
        iApply (wp_jal_s_sconf (mword_of_int (KW + 0xda)) Rra
                  (mword_of_int 2096286 : mword 21) T2 (trap_res eb + (K - 10))%nat false
                  ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (kwi_da with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        set (T3 := <[Regidx Rra := regval_into_reg
                      (add_vec_int (mword_of_int (KW + 0xda) : mword 64) 4)]> T2).
        change (<[Regidx Rra := regval_into_reg
                      (add_vec_int (mword_of_int (KW + 0xda) : mword 64) 4)]> T2) with T3.
        assert (Hjsp : add_vec (mword_of_int (KW + 0xda) : mword 64)
                         (sign_extend' 64 (mword_of_int 2096286 : mword 21))
                       = mword_of_int KernelSyms.sleep_prepare) by pcstep.
        iEval (rewrite Hjsp) in "Hpc".
        assert (HT3ra : T3 !!! Regidx Rra
                        = add_vec_int (mword_of_int (KW + 0xda) : mword 64) 4)
          by (rewrite /T3 upd_eq; reflexivity).
        assert (HT3a0 : T3 !!! Regidx Ra0 = proc_addr jj)
          by (rewrite /T3 upd_ne; [exact HT2a0 | reg_neq]).
        assert (HT3 : kw_scan_regs T3 mm (proc_addr jj) addr NPROC)
          by (rewrite /T3; apply kw_scan_regs_ncs;
              [vm_compute; reflexivity | exact HT2]).
        assert (HT3nz : eq_vec (T3 !!! Regidx Ra0) (zero_reg : mword 64) = false).
        { rewrite HT3a0. apply eq_vec_false_iff. exact (proc_addr_nonzero jj Hjj). }
        (* ------------------- sleep_prepare(p) ------------------- *)
        iApply (SleepPrepare.wp_sleep_prepare_sconf γs jj γl T3
                  (trap_res eb + (K - 10))%nat 1%nat eb false
                  ({["wait_lock"]} ∪ lks)
                  Hjj Hgl HT3nz kw_ilvl1 ltac:(pose proof (kw_K14 K HK); lia) Hfresh_proc
                  with "Hcg Hown Htext Hpc Hpinv").
        all: try lkbelow.
        iApply wp_next_off_intro. iIntros (mfp) "%Hpcs Hcg Hown Hpc".
        assert (Hpde : ret_pc (T3 !!! Regidx Rra) = mword_of_int (KW + 0xde))
          by (rewrite HT3ra; pcstep).
        iEval (rewrite Hpde) in "Hpc".
        assert (HPr : kw_scan_regs mfp mm (proc_addr jj) addr NPROC)
          by (eapply kw_scan_regs_cs; [exact Hpcs | exact HT3]).
        pose proof HPr as HPr'.
        destruct HPr' as (Hpsp & Hps1 & Hps2 & Hps3 & Hps4 & Hps5 & Hps6 & Hps7 & Hpcsr).
        (* +0xde c.mv a0,s6 : the condition lock *)
        assert (Hrgda : rget (CID := CIDt) mfp Rs6 = mfp !!! Regidx Rs6) by (rgne; reflexivity).
        iApply (wp_cmv_s_sconf (mword_of_int (KW + 0xde)) Ra0 Rs6
                  mfp (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (kwi_de with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        iEval (rewrite Hrgda Hps6) in "Hcg".
        set (T4 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg wait_lock_addr)]> mfp).
        change (<[Regidx Ra0 := regval_into_reg (add_vec zero_reg wait_lock_addr)]> mfp) with T4.
        assert (HT4a0 : T4 !!! Regidx Ra0 = wait_lock_addr)
          by (rewrite /T4 upd_eq; apply add_vec_zero_l).
        assert (HT4 : kw_scan_regs T4 mm (proc_addr jj) addr NPROC)
          by (rewrite /T4; apply kw_scan_regs_ncs;
              [vm_compute; reflexivity | exact HPr]).
        assert (Hpe0 : add_vec_int (mword_of_int (KW + 0xde) : mword 64) 2
                       = mword_of_int (KW + 0xe0)) by pcstep.
        iEval (rewrite Hpe0) in "Hpc".
        (* +0xe0 jal ra,release *)
        iApply (wp_jal_s_sconf (mword_of_int (KW + 0xe0)) Rra
                  (mword_of_int 2091428 : mword 21) T4 (trap_res eb + (K - 10))%nat false
                  ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (kwi_e0 with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        set (T5 := <[Regidx Rra := regval_into_reg
                      (add_vec_int (mword_of_int (KW + 0xe0) : mword 64) 4)]> T4).
        change (<[Regidx Rra := regval_into_reg
                      (add_vec_int (mword_of_int (KW + 0xe0) : mword 64) 4)]> T4) with T5.
        assert (Hjrl : add_vec (mword_of_int (KW + 0xe0) : mword 64)
                         (sign_extend' 64 (mword_of_int 2091428 : mword 21))
                       = mword_of_int KernelSyms.release) by pcstep.
        iEval (rewrite Hjrl) in "Hpc".
        assert (HT5ra : T5 !!! Regidx Rra
                        = add_vec_int (mword_of_int (KW + 0xe0) : mword 64) 4)
          by (rewrite /T5 upd_eq; reflexivity).
        assert (HT5a0 : T5 !!! Regidx Ra0 = wait_lock_addr)
          by (rewrite /T5 upd_ne; [exact HT4a0 | reg_neq]).
        assert (HT5 : kw_scan_regs T5 mm (proc_addr jj) addr NPROC)
          by (rewrite /T5; apply kw_scan_regs_ncs;
              [vm_compute; reflexivity | exact HT4]).
        assert (Hlka : add_vec (T5 !!! Regidx Ra0)
                         (sign_extend' 64 (mword_of_int 0 : mword 12)) = wait_lock_addr)
          by (rewrite HT5a0; apply addv_sext0).
        (* -------------------- release(&wait_lock) -------------------- *)
        iApply (Release.wp_release_sconf KT1 γw wait_lock_addr "wait_lock"%string
                  (wait_res_at) T5 0%nat eb (proc_addr jj) (K - 10)%nat _ Hlka
                  ltac:(pose proof (kw_K10 K HK); lia)
                  with "Hcg Htext Hpc Hlk Htok [Hcols] Hown Hpay").
        { iApply (kw_pay_res with "Hcols"). }
        iIntros (CIDr Hsr mfr) "Hcg Hpc %Hrcs Hown".
        iEval (rewrite (locks_add_del_below "wait_lock" lks Hbelow)) in "Hown".
        assert (Hpe4 : ret_pc (T5 !!! Regidx Rra) = mword_of_int (KW + 0xe4))
          by (rewrite HT5ra; pcstep).
        iEval (rewrite Hpe4) in "Hpc".
        assert (HRl : kw_scan_regs mfr mm (proc_addr jj) addr NPROC)
          by (eapply kw_scan_regs_cs; [exact Hrcs | exact HT5]).
        (* +0xe4 jal ra,sleep *)
        iApply (wp_jal_s_sconf (mword_of_int (KW + 0xe4)) Rra
                  (mword_of_int 2096336 : mword 21) mfr (K - 10)%nat eb
                  ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (kwi_e4 with "Htext"). }
        iIntros (CIDj Hsj) "Hcg Hpc".
        set (T6 := <[Regidx Rra := regval_into_reg
                      (add_vec_int (mword_of_int (KW + 0xe4) : mword 64) 4)]> mfr).
        change (<[Regidx Rra := regval_into_reg
                      (add_vec_int (mword_of_int (KW + 0xe4) : mword 64) 4)]> mfr) with T6.
        assert (Hjsl : add_vec (mword_of_int (KW + 0xe4) : mword 64)
                         (sign_extend' 64 (mword_of_int 2096336 : mword 21))
                       = mword_of_int KernelSyms.sleep) by pcstep.
        iEval (rewrite Hjsl) in "Hpc".
        assert (HT6ra : T6 !!! Regidx Rra
                        = add_vec_int (mword_of_int (KW + 0xe4) : mword 64) 4)
          by (rewrite /T6 upd_eq; reflexivity).
        assert (HT6 : kw_scan_regs T6 mm (proc_addr jj) addr NPROC)
          by (rewrite /T6; apply kw_scan_regs_ncs;
              [vm_compute; reflexivity | exact HRl]).
        (* ========================== sleep() ==========================
           NO condition lock in the contract: kwait dropped wait_lock two
           instructions ago.  At [eb = true] both extra premises are [emp]. *)
        iDestruct (cpu_own_transport CIDr CIDj 0 eb (proc_addr jj) eb
                     ltac:(wp_next_chain) with "Hown") as "Hown".
        iApply (Sleep.wp_sleep_sconf γs jj γl T6 (K - 10)%nat eb lks Hjj Hgl
                  ltac:(pose proof (kw_K22 K HK); lia) Hfresh_proc0
                  with "Hcg Hown Htext Hpc Hpinv [] []").
        all: try lkbelow.
        { rewrite Heb /trap_csrs_ext. done. }
        { rewrite Heb /cpu_claim_ext. done. }
        (* SLEEP RETURNS ON HART [CIDs]: the outer loop's one crossing. *)
        iIntros (CIDs Hss mfs) "%Hscs Hcg Hown Hpc Htcx Hclmx".
        iClear "Htcx". iClear "Hclmx".
        assert (Hpe8 : ret_pc (T6 !!! Regidx Rra) = mword_of_int (KW + 0xe8))
          by (rewrite HT6ra; pcstep).
        iEval (rewrite Hpe8) in "Hpc".
        assert (HSl : kw_scan_regs mfs mm (proc_addr jj) addr NPROC)
          by (eapply kw_scan_regs_cs; [exact Hscs | exact HT6]).
        pose proof HSl as HSl'.
        destruct HSl' as (Hzsp & Hzs1 & Hzs2 & Hzs3 & Hzs4 & Hzs5 & Hzs6 & Hzs7 & Hzcsr).
        (* +0xe8 c.mv a0,s6 *)
        assert (Hrge4 : rget (CID := CIDs) mfs Rs6 = mfs !!! Regidx Rs6) by (rgne; reflexivity).
        iApply (wp_cmv_s_sconf (mword_of_int (KW + 0xe8)) Ra0 Rs6
                  mfs (K - 10)%nat eb ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hpc []").
        { iApply (kwi_e8 with "Htext"). }
        iIntros (CIDm Hsm) "Hcg Hpc".
        iEval (rewrite Hrge4 Hzs6) in "Hcg".
        set (T7 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg wait_lock_addr)]> mfs).
        change (<[Regidx Ra0 := regval_into_reg (add_vec zero_reg wait_lock_addr)]> mfs) with T7.
        assert (HT7a0 : T7 !!! Regidx Ra0 = wait_lock_addr)
          by (rewrite /T7 upd_eq; apply add_vec_zero_l).
        assert (HT7 : kw_scan_regs T7 mm (proc_addr jj) addr NPROC)
          by (rewrite /T7; apply kw_scan_regs_ncs;
              [vm_compute; reflexivity | exact HSl]).
        assert (Hpea : add_vec_int (mword_of_int (KW + 0xe8) : mword 64) 2
                       = mword_of_int (KW + 0xea)) by pcstep.
        iEval (rewrite Hpea) in "Hpc".
        (* +0xea jal ra,acquire *)
        iApply (wp_jal_s_sconf (mword_of_int (KW + 0xea)) Rra
                  (mword_of_int 2091282 : mword 21) T7 (K - 10)%nat eb
                  ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
                  with "Hcg Hpc []").
        { iApply (kwi_ea with "Htext"). }
        iIntros (CIDn Hsn) "Hcg Hpc".
        set (T8 := <[Regidx Rra := regval_into_reg
                      (add_vec_int (mword_of_int (KW + 0xea) : mword 64) 4)]> T7).
        change (<[Regidx Rra := regval_into_reg
                      (add_vec_int (mword_of_int (KW + 0xea) : mword 64) 4)]> T7) with T8.
        assert (Hjaq : add_vec (mword_of_int (KW + 0xea) : mword 64)
                         (sign_extend' 64 (mword_of_int 2091282 : mword 21))
                       = mword_of_int KernelSyms.acquire) by pcstep.
        iEval (rewrite Hjaq) in "Hpc".
        assert (HT8ra : T8 !!! Regidx Rra
                        = add_vec_int (mword_of_int (KW + 0xea) : mword 64) 4)
          by (rewrite /T8 upd_eq; reflexivity).
        assert (HT8a0 : T8 !!! Regidx Ra0 = wait_lock_addr)
          by (rewrite /T8 upd_ne; [exact HT7a0 | reg_neq]).
        assert (HT8 : kw_scan_regs T8 mm (proc_addr jj) addr NPROC)
          by (rewrite /T8; apply kw_scan_regs_ncs;
              [vm_compute; reflexivity | exact HT7]).
        (* -------------------- acquire(&wait_lock) -------------------- *)
        iDestruct (cpu_own_transport CIDs CIDn 0 eb (proc_addr jj) eb
                     ltac:(wp_next_chain) with "Hown") as "Hown".
        iApply (Acquire.wp_acquire_sconf KT1 γw "wait_lock"%string (wait_res_at) T8
                  0%nat eb (proc_addr jj) (K - 10)%nat eb lks
                  kw_ilvl0 ltac:(pose proof (kw_K10 K HK); lia) Hbelow
                  with "Hcg Hown Htext Hpc []").
        all: try lkbelow.
        { iEval (rewrite HT8a0). iExact "Hlk". }
        iIntros (CIDa Hsa msA mfa) "%HmsA Hcg Hpc %Hacs Htok Hres _ Hown Hpay".
        assert (Hpee : ret_pc (T8 !!! Regidx Rra) = mword_of_int (KW + 0xee))
          by (rewrite HT8ra; pcstep).
        iEval (rewrite Hpee) in "Hpc".
        assert (HrT8 : kw_round_regs T8 mm (proc_addr jj) addr)
          by (eapply kw_round_regs_of_scan; exact HT8).
        assert (Hrfa : kw_round_regs mfa mm (proc_addr jj) addr)
          by (eapply kw_round_regs_cs; [exact Hacs | exact HrT8]).
        assert (Hchn : (true = false \/ proc_addr jj = zero_reg
                        -> (CIDa : CPU) = (CIDt : CPU))) by wp_next_chain.
        rewrite /kw_round.
        iSpecialize ("IH" $! CIDa with "[%]"); [wp_next_chain |].
        iApply ("IH" $! mfa with "[%] Hcg Hown Hpay Hpc Htok Hres Hmyrow Hpriv Hframe
                                   [Hqfn]").
        { exact Hrfa. }
        { rewrite /kw_exit_fn.
          iApply (kw_next_reanchor CIDt CIDa eb (proc_addr jj) with "[Hqfn]");
            [ exact (kw_chain_eb eb (proc_addr jj) CIDa CIDt Heb Hchn) |].
          iExact "Hqfn". }
  Qed.

  (* ================================================================== *)
  (* +0xe0 .. +0xea -- ONE TURN of the outer loop, and the [iNext] that  *)
  (* pays for the IH's later.                                            *)
  (* ================================================================== *)
  Local Lemma kw_round_body `{GEN : GenId} `{CIDy : CpuId} `{XI : CurCtx} (CID0 : CPU)
      (γs : list gname) (γa γp γf γw γl : gname) (jj : nat)
      (mm M : regfile) (pme addr : mword 64) (K : nat) (eb : bool)
      (pid : mword 32) (U : ustate) (γrow : gname) (cs : gset gname) (lks : gset string) :
    let sp0 := mm !!! Regidx csp_rs1 in
    (K_kwait <= K)%nat ->
    eb = true ->
    (jj < NPROC)%nat ->
    γs !! jj = Some γl ->
    length γs = NPROC ->
    pme = proc_addr jj ->
    (true = false \/ pme = zero_reg -> (CIDy : CPU) = CID0) ->
    kw_round_regs M mm pme addr ->
    (* forwarded to [kw_scan] and [kw_round_tail], the two callees that
       actually touch a lock. *)
    locks_below lks "wait_lock" ->
    kernel_text -∗ procs_inv γs -∗
    kalloc_env γa None -∗
    is_lock γp alp_pid_lock "nextpid"%string nextpid_res_at -∗
    is_lock γw wait_lock_addr "wait_lock"%string (wait_res_at) -∗
    ▷ kw_round CID0 γf γw jj mm pme addr K eb pid U γrow cs lks -∗
    kw_exit_fn CIDy γf mm pme addr K eb pid U γrow cs lks -∗
    sie_cap_gpr KT1 M (trap_res eb + (K - 10))%nat false pme -∗
    cpu_own 1 eb pme false ({["wait_lock"]} ∪ lks) -∗
    arm_pay KT1 0 eb pme -∗
    pc_is (mword_of_int (KW + 0xee)) -∗
    locked γw CIDy -∗ wait_res -∗ ch_frag γrow pme cs -∗
    proc_priv γf pme pid U -∗ kw_frame sp0 mm -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    intros sp0 HK Heb Hjj Hgl Hlen Hpme Hanch Hregs Hbelow.
    iIntros "#Htext #Hpinv #Henv #Hplk #Hlk IH Hqfn Hcg Hown Hpay Hpc
             Htok Hres Hmyrow Hpriv Hframe".
    iDestruct (kw_res_pay with "Hres") as (ps) "Hcols".
    (* +0xe0 c.li a4,0 : havekids = 0 *)
    iApply (wp_cli_s_sconf (mword_of_int (KW + 0xee)) Ra4 (mword_of_int 0 : mword 6)
              (mword_of_int 0 : mword 64) M (trap_res eb + (K - 10))%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(apply bv_eq; vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_ee with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (D0 := <[Regidx Ra4 := regval_into_reg (mword_of_int 0 : mword 64)]> M).
    change (<[Regidx Ra4 := regval_into_reg (mword_of_int 0 : mword 64)]> M) with D0.
    assert (HD0a4 : D0 !!! Regidx Ra4 = (mword_of_int 0 : mword 64))
      by (rewrite /D0 upd_eq; reflexivity).
    assert (HD0 : kw_round_regs D0 mm pme addr)
      by (rewrite /D0; apply kw_round_regs_ncs;
          [vm_compute; reflexivity | exact Hregs]).
    assert (Hpe2 : add_vec_int (mword_of_int (KW + 0xee) : mword 64) 2
                   = mword_of_int (KW + 0xf0)) by pcstep.
    iEval (rewrite Hpe2) in "Hpc".
    (* +0xe2 auipc s1,0x10 *)
    iApply (wp_auipc_s_sconf (mword_of_int (KW + 0xf0)) Rs1 (mword_of_int 16 : mword 20)
              D0 (trap_res eb + (K - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_f0 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (D1 := <[Regidx Rs1 := regval_into_reg
                  (add_vec (mword_of_int (KW + 0xf0) : mword 64)
                     (auipc_off (mword_of_int 16 : mword 20)))]> D0).
    change (<[Regidx Rs1 := regval_into_reg
                  (add_vec (mword_of_int (KW + 0xf0) : mword 64)
                     (auipc_off (mword_of_int 16 : mword 20)))]> D0) with D1.
    assert (HD1a4 : D1 !!! Regidx Ra4 = (mword_of_int 0 : mword 64))
      by (rewrite /D1 upd_ne; [exact HD0a4 | reg_neq]).
    assert (HD1 : kw_round_regs D1 mm pme addr)
      by (rewrite /D1; apply kw_round_regs_s1w; exact HD0).
    assert (Hpe6 : add_vec_int (mword_of_int (KW + 0xf0) : mword 64) 4
                   = mword_of_int (KW + 0xf4)) by pcstep.
    iEval (rewrite Hpe6) in "Hpc".
    (* +0xe6 addi s1,s1,1316 : pp = &proc[0] *)
    assert (Hrge2 : rget (CID := CIDy) D1 Rs1 = D1 !!! Regidx Rs1) by (rgne; reflexivity).
    iApply (wp_addi4_s_sconf (mword_of_int (KW + 0xf4)) Rs1 Rs1
              (mword_of_int 1348 : mword 12) D1 (trap_res eb + (K - 10))%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_f4 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    iEval (rewrite Hrge2) in "Hcg".
    set (D2 := <[Regidx Rs1 := regval_into_reg
                  (add_vec (D1 !!! Regidx Rs1)
                     (sign_extend' 64 (mword_of_int 1348 : mword 12)))]> D1).
    change (<[Regidx Rs1 := regval_into_reg
                  (add_vec (D1 !!! Regidx Rs1)
                     (sign_extend' 64 (mword_of_int 1348 : mword 12)))]> D1) with D2.
    assert (HD2s1 : D2 !!! Regidx Rs1 = proc_addr 0).
    { rewrite /D2 upd_eq /D1 upd_eq. apply bv_eq; vm_compute; reflexivity. }
    assert (HD2a4 : D2 !!! Regidx Ra4 = (mword_of_int 0 : mword 64))
      by (rewrite /D2 upd_ne; [exact HD1a4 | reg_neq]).
    assert (HD2 : kw_round_regs D2 mm pme addr)
      by (rewrite /D2; apply kw_round_regs_s1w; exact HD1).
    assert (HD2scan : kw_scan_regs D2 mm pme addr 0)
      by (apply kw_scan_regs_of_round; [exact HD2 | exact HD2s1]).
    assert (Hpea : add_vec_int (mword_of_int (KW + 0xf4) : mword 64) 4
                   = mword_of_int (KW + 0xf8)) by pcstep.
    iEval (rewrite Hpea) in "Hpc".
    (* +0xea c.j +0xb2 -- ITS [iNext] IS WHAT STRIPS THE IH's LATER, and the
       back edge after sleep (a fall-through) has no branch of its own. *)
    iApply (wp_cj_s_sconf (mword_of_int (KW + 0xf8))
              (sign_extend' 21 (concat_vec (mword_of_int 2013 : mword 11) ('b"0")))
              D2 (trap_res eb + (K - 10))%nat false ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_f8 with "Htext"). }
    iApply wp_next_off_intro. iNext. iIntros "Hcg Hpc".
    assert (Htgb2 : add_vec (mword_of_int (KW + 0xf8) : mword 64)
                      (sign_extend' 64 (sign_extend' 21
                         (concat_vec (mword_of_int 2013 : mword 11) ('b"0"))))
                    = mword_of_int (KW + 0xb2)) by pcstep.
    iEval (rewrite Htgb2) in "Hpc".
    (* the scan's exit at +0xce, closed over the (now bare) IH *)
    iAssert (∀ (Mx : regfile) (hx : mword 64) (px : list (mword 64)),
               ⌜ kw_scan_regs Mx mm pme addr NPROC ⌝ -∗
               ⌜ Mx !!! Regidx Ra4 = hx ⌝ -∗
               ⌜ kw_nokids hx pme px NPROC ⌝ -∗
               sie_cap_gpr KT1 Mx (trap_res eb + (K - 10))%nat false pme -∗
               cpu_own 1 eb pme false ({["wait_lock"]} ∪ lks) -∗
               arm_pay KT1 0 eb pme -∗
               pc_is (mword_of_int (KW + 0xce)) -∗
               locked γw CIDy -∗ kw_pay px -∗ ch_frag γrow pme cs -∗
               proc_priv γf pme pid U -∗ kw_frame sp0 mm -∗
               kw_exit_fn CIDy γf mm pme addr K eb pid U γrow cs lks -∗
               mWP (Loop : expr riscv_lang))%I
      with "[IH]" as "Hqce".
    { iIntros (Mx hx px) "%Hrx %Hax %Hnk Hcgx Hownx Hpayx Hpcx Htokx Hcolsx Hmyrowx Hprivx Hframex Hqfnx".
      iApply (kw_round_tail (CIDt := CIDy) CID0 γs γf γw γl jj mm Mx pme addr K eb
                pid U hx px γrow cs lks HK Heb Hjj Hgl Hpme Hanch Hrx Hax Hnk Hbelow
                with "Htext Hpinv Hlk IH Hqfnx Hcgx Hownx Hpayx Hpcx
                      Htokx Hcolsx Hmyrowx Hprivx Hframex"). }
    iDestruct (kw_scan (CID0 := CIDy)  γs γa γp γf γw mm pme addr K eb pid U γrow cs lks
                 HK Hlen (kw_pme_nz jj pme Hjj Hpme) Hbelow
                 with "Hpinv Htext Henv Hplk Hlk") as "Hscan".
    iApply ("Hscan" $! 0%nat D2 (mword_of_int 0 : mword 64) ps
              with "[%] [%] [%] [%] Hqfn Hqce Hcg Hown Hpay Hpc Htok Hcols Hmyrow Hpriv Hframe").
    { unfold NPROC; lia. }
    { exact HD2scan. }
    { exact HD2a4. }
    { apply kw_nokids_0. }
  Qed.

End ProofKwait.

(* ===================================================================== *)
(*  THE WHOLE FUNCTION: the prologue, then the outer loop's Löb.          *)
(* ===================================================================== *)
Section ProofKwaitMain.
  Context `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ, !fileG Σ}.

  Local Ltac reg_neq :=
    lazymatch goal with
    | |- ?a <> ?b => tryif unify a b then fail else (vm_compute; discriminate)
    end.
  Local Ltac pcstep := apply bv_eq; vm_compute; reflexivity.

  Notation Rra := (mword_of_int 1 : mword 5).
  Notation Rs0 := (mword_of_int 8 : mword 5).
  Notation Rs1 := (mword_of_int 9 : mword 5).
  Notation Ra0 := (mword_of_int 10 : mword 5).
  Notation Ra4 := (mword_of_int 14 : mword 5).
  Notation Rs2 := (mword_of_int 18 : mword 5).
  Notation Rs3 := (mword_of_int 19 : mword 5).
  Notation Rs4 := (mword_of_int 20 : mword 5).
  Notation Rs5 := (mword_of_int 21 : mword 5).
  Notation Rs6 := (mword_of_int 22 : mword 5).
  Notation Rs7 := (mword_of_int 23 : mword 5).

  (* THE LED FORM (NI-LEDGER-REST, design ni-zombie-ledger.md D4): the
     proof of record; the landed contract below is its corollary. *)
  Lemma wp_kwait_led_sconf `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}
      (γa γp γf γw : gname) (γs : list gname) (j : nat) (γl : gname)
      (m : regfile) (av : nat) (eb : bool) (b : bool)
      (pid : mword 32) (U : ustate) (lks : gset string) (cs : gset gname) :
    wp_kwait_led_sconf_body γa γp γf γw γs j γl m av eb b pid U lks cs.
  Proof using .
    cbv beta delta [wp_kwait_led_sconf_body].
    (* [Hbelow] is SpecKwait.v's own new LAST Coq premise -- see
       claude-notes/completed/lock-set.md; kwait's whole cone (the nested
       pp->lock via [kw_scan], and whatever sleep_prepare/sleep/killed/
       freeproc reach) sits at or above "proc" (11), reachable from this
       "wait_lock" (10) bound by [locks_below_mono]/
       [locks_below_union_singleton] at each nested call. *)
    intros pcE pj ret_tgt addr Hj Hgl Hav Heb Hbelow.
    iIntros "Hcg Hown #Htext Hpc #Hpinv #Hlk #Henv #Hplk Hpriv Hmyrow #Hipis Hcont".
    (* LEVEL 0 WITH AN ENABLED BASE FORCES THE ENABLED INDEX (sys_pause's
       rule): the [b <> eb] instances of this contract are vacuous. *)
    iDestruct (cpu_own_eb_agree with "Hcg Hown") as %Hbm.
    assert (Hb : b = eb) by (symmetry; exact Hbm).
    clear Hbm. subst b.
    iDestruct (procs_inv_len with "Hpinv") as %Hlen.
    assert (Hpjv : pj = proc_addr j) by reflexivity.
    (* ============================ PROLOGUE ============================ *)
    (* +0x00 c.addi16sp sp,-80 *)
    assert (Hpush : add_vec (m !!! Regidx csp_rs1)
                      (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6)))
                    = pa_stk (m !!! Regidx csp_rs1) 10%nat).
    { unfold pa_stk, add_vec_int. apply f_equal. apply bv_eq; vm_compute; reflexivity. }
    iApply (wp_caddi16sp_push_s_sconf pcE (mword_of_int 59 : mword 6) m av 10%nat eb
              ltac:(pose proof (kw_K10K av Hav); lia) Hpush with "Hcg Hpc []").
    { iApply (kwi_00 with "Htext"). }
    iIntros (CID1 Hs1) "Hcg Hframe Hpc".
    set (P0 := <[Regidx csp_rs1 := regval_into_reg
                  (add_vec (m !!! Regidx csp_rs1)
                     (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))))]> m).
    change (<[Regidx csp_rs1 := regval_into_reg
                  (add_vec (m !!! Regidx csp_rs1)
                     (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))))]> m) with P0.
    assert (HP0sp : P0 !!! Regidx csp_rs1
                    = add_vec (m !!! Regidx csp_rs1)
                        (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))))
      by (rewrite /P0 upd_eq; reflexivity).
    assert (HP0cs : kw_cs_rest P0 m) by (rewrite /P0; apply kw_cs_rest_sp; apply kw_cs_rest_refl).
    (* the nine save slots, at the frame pointer the stores use *)
    assert (Hb1 : add_vec (P0 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 9 : mword 6) ('b"000")))
                  = pa_stk (m !!! Regidx csp_rs1) 1).
    { rewrite HP0sp. unfold pa_stk, add_vec_int. rewrite !pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb2 : add_vec (P0 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 8 : mword 6) ('b"000")))
                  = pa_stk (m !!! Regidx csp_rs1) 2).
    { rewrite HP0sp. unfold pa_stk, add_vec_int. rewrite !pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb3 : add_vec (P0 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 7 : mword 6) ('b"000")))
                  = pa_stk (m !!! Regidx csp_rs1) 3).
    { rewrite HP0sp. unfold pa_stk, add_vec_int. rewrite !pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb4 : add_vec (P0 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 6 : mword 6) ('b"000")))
                  = pa_stk (m !!! Regidx csp_rs1) 4).
    { rewrite HP0sp. unfold pa_stk, add_vec_int. rewrite !pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb5 : add_vec (P0 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 5 : mword 6) ('b"000")))
                  = pa_stk (m !!! Regidx csp_rs1) 5).
    { rewrite HP0sp. unfold pa_stk, add_vec_int. rewrite !pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb6 : add_vec (P0 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 4 : mword 6) ('b"000")))
                  = pa_stk (m !!! Regidx csp_rs1) 6).
    { rewrite HP0sp. unfold pa_stk, add_vec_int. rewrite !pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb7 : add_vec (P0 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 3 : mword 6) ('b"000")))
                  = pa_stk (m !!! Regidx csp_rs1) 7).
    { rewrite HP0sp. unfold pa_stk, add_vec_int. rewrite !pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb8 : add_vec (P0 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 2 : mword 6) ('b"000")))
                  = pa_stk (m !!! Regidx csp_rs1) 8).
    { rewrite HP0sp. unfold pa_stk, add_vec_int. rewrite !pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb9 : add_vec (P0 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000")))
                  = pa_stk (m !!! Regidx csp_rs1) 9).
    { rewrite HP0sp. unfold pa_stk, add_vec_int. rewrite !pa_stk_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    iEval (rewrite (stack_own_slots (KTR := KT1)); cbn [seq]) in "Hframe".
    iDestruct "Hframe" as "(F1 & F2 & F3 & F4 & F5 & F6 & F7 & F8 & F9 & F10 & _)".
    iDestruct "F1" as (v1) "H1". iDestruct "F2" as (v2) "H2".
    iDestruct "F3" as (v3) "H3". iDestruct "F4" as (v4) "H4".
    iDestruct "F5" as (v5) "H5". iDestruct "F6" as (v6) "H6".
    iDestruct "F7" as (v7) "H7". iDestruct "F8" as (v8) "H8".
    iDestruct "F9" as (v9) "H9".
    assert (Hp02 : add_vec_int (pcE : mword 64) 2 = mword_of_int (KW + 0x2)) by pcstep.
    iEval (rewrite Hp02) in "Hpc".
    (* +0x02 .. +0x12: the nine c.sdsp *)
    iApply (wp_csdsp_s_sconf (mword_of_int (KW + 0x2)) (mword_of_int 9 : mword 6) Rra
              P0 (av - 10)%nat v1 eb with "Hcg Hpc [] [H1]").
    { iApply (kwi_02 with "Htext"). }
    { iEval (rewrite Hb1). iExact "H1". }
    iIntros (CID2 Hs2) "Hcg Hpc H1". iEval (rewrite Hb1) in "H1". iEval (rgne) in "H1".
    assert (Hp04 : add_vec_int (mword_of_int (KW + 0x2) : mword 64) 2 = mword_of_int (KW + 0x4)) by pcstep.
    iEval (rewrite Hp04) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KW + 0x4)) (mword_of_int 8 : mword 6) Rs0
              P0 (av - 10)%nat v2 eb with "Hcg Hpc [] [H2]").
    { iApply (kwi_04 with "Htext"). }
    { iEval (rewrite Hb2). iExact "H2". }
    iIntros (CID3 Hs3) "Hcg Hpc H2". iEval (rewrite Hb2) in "H2". iEval (rgne) in "H2".
    assert (Hp06 : add_vec_int (mword_of_int (KW + 0x4) : mword 64) 2 = mword_of_int (KW + 0x6)) by pcstep.
    iEval (rewrite Hp06) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KW + 0x6)) (mword_of_int 7 : mword 6) Rs1
              P0 (av - 10)%nat v3 eb with "Hcg Hpc [] [H3]").
    { iApply (kwi_06 with "Htext"). }
    { iEval (rewrite Hb3). iExact "H3". }
    iIntros (CID4 Hs4) "Hcg Hpc H3". iEval (rewrite Hb3) in "H3". iEval (rgne) in "H3".
    assert (Hp08 : add_vec_int (mword_of_int (KW + 0x6) : mword 64) 2 = mword_of_int (KW + 0x8)) by pcstep.
    iEval (rewrite Hp08) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KW + 0x8)) (mword_of_int 6 : mword 6) Rs2
              P0 (av - 10)%nat v4 eb with "Hcg Hpc [] [H4]").
    { iApply (kwi_08 with "Htext"). }
    { iEval (rewrite Hb4). iExact "H4". }
    iIntros (CID5 Hs5) "Hcg Hpc H4". iEval (rewrite Hb4) in "H4". iEval (rgne) in "H4".
    assert (Hp0a : add_vec_int (mword_of_int (KW + 0x8) : mword 64) 2 = mword_of_int (KW + 0xa)) by pcstep.
    iEval (rewrite Hp0a) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KW + 0xa)) (mword_of_int 5 : mword 6) Rs3
              P0 (av - 10)%nat v5 eb with "Hcg Hpc [] [H5]").
    { iApply (kwi_0a with "Htext"). }
    { iEval (rewrite Hb5). iExact "H5". }
    iIntros (CID6 Hs6) "Hcg Hpc H5". iEval (rewrite Hb5) in "H5". iEval (rgne) in "H5".
    assert (Hp0c : add_vec_int (mword_of_int (KW + 0xa) : mword 64) 2 = mword_of_int (KW + 0xc)) by pcstep.
    iEval (rewrite Hp0c) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KW + 0xc)) (mword_of_int 4 : mword 6) Rs4
              P0 (av - 10)%nat v6 eb with "Hcg Hpc [] [H6]").
    { iApply (kwi_0c with "Htext"). }
    { iEval (rewrite Hb6). iExact "H6". }
    iIntros (CID7 Hs7) "Hcg Hpc H6". iEval (rewrite Hb6) in "H6". iEval (rgne) in "H6".
    assert (Hp0e : add_vec_int (mword_of_int (KW + 0xc) : mword 64) 2 = mword_of_int (KW + 0xe)) by pcstep.
    iEval (rewrite Hp0e) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KW + 0xe)) (mword_of_int 3 : mword 6) Rs5
              P0 (av - 10)%nat v7 eb with "Hcg Hpc [] [H7]").
    { iApply (kwi_0e with "Htext"). }
    { iEval (rewrite Hb7). iExact "H7". }
    iIntros (CID8 Hs8) "Hcg Hpc H7". iEval (rewrite Hb7) in "H7". iEval (rgne) in "H7".
    assert (Hp10 : add_vec_int (mword_of_int (KW + 0xe) : mword 64) 2 = mword_of_int (KW + 0x10)) by pcstep.
    iEval (rewrite Hp10) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KW + 0x10)) (mword_of_int 2 : mword 6) Rs6
              P0 (av - 10)%nat v8 eb with "Hcg Hpc [] [H8]").
    { iApply (kwi_10 with "Htext"). }
    { iEval (rewrite Hb8). iExact "H8". }
    iIntros (CID9 Hs9) "Hcg Hpc H8". iEval (rewrite Hb8) in "H8". iEval (rgne) in "H8".
    assert (Hp12 : add_vec_int (mword_of_int (KW + 0x10) : mword 64) 2 = mword_of_int (KW + 0x12)) by pcstep.
    iEval (rewrite Hp12) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KW + 0x12)) (mword_of_int 1 : mword 6) Rs7
              P0 (av - 10)%nat v9 eb with "Hcg Hpc [] [H9]").
    { iApply (kwi_12 with "Htext"). }
    { iEval (rewrite Hb9). iExact "H9". }
    iIntros (CID10 Hs10) "Hcg Hpc H9". iEval (rewrite Hb9) in "H9". iEval (rgne) in "H9".
    (* the nine cells now hold [m]'s values: re-anchor them off [P0] *)
    assert (HP0ra : P0 !!! Regidx Rra = m !!! Regidx Rra) by (rewrite /P0 upd_ne; [reflexivity | reg_neq]).
    assert (HP0s0 : P0 !!! Regidx Rs0 = m !!! Regidx Rs0) by (rewrite /P0 upd_ne; [reflexivity | reg_neq]).
    assert (HP0s1 : P0 !!! Regidx Rs1 = m !!! Regidx Rs1) by (rewrite /P0 upd_ne; [reflexivity | reg_neq]).
    assert (HP0s2 : P0 !!! Regidx Rs2 = m !!! Regidx Rs2) by (rewrite /P0 upd_ne; [reflexivity | reg_neq]).
    assert (HP0s3 : P0 !!! Regidx Rs3 = m !!! Regidx Rs3) by (rewrite /P0 upd_ne; [reflexivity | reg_neq]).
    assert (HP0s4 : P0 !!! Regidx Rs4 = m !!! Regidx Rs4) by (rewrite /P0 upd_ne; [reflexivity | reg_neq]).
    assert (HP0s5 : P0 !!! Regidx Rs5 = m !!! Regidx Rs5) by (rewrite /P0 upd_ne; [reflexivity | reg_neq]).
    assert (HP0s6 : P0 !!! Regidx Rs6 = m !!! Regidx Rs6) by (rewrite /P0 upd_ne; [reflexivity | reg_neq]).
    assert (HP0s7 : P0 !!! Regidx Rs7 = m !!! Regidx Rs7) by (rewrite /P0 upd_ne; [reflexivity | reg_neq]).
    iEval (rewrite HP0ra) in "H1". iEval (rewrite HP0s0) in "H2".
    iEval (rewrite HP0s1) in "H3". iEval (rewrite HP0s2) in "H4".
    iEval (rewrite HP0s3) in "H5". iEval (rewrite HP0s4) in "H6".
    iEval (rewrite HP0s5) in "H7". iEval (rewrite HP0s6) in "H8".
    iEval (rewrite HP0s7) in "H9".
    iAssert (kw_frame (m !!! Regidx csp_rs1) m)
      with "[H1 H2 H3 H4 H5 H6 H7 H8 H9 F10]" as "Hkframe".
    { rewrite /kw_frame. iFrame "H1 H2 H3 H4 H5 H6 H7 H8 H9". iExact "F10". }
    assert (Hp14 : add_vec_int (mword_of_int (KW + 0x12) : mword 64) 2 = mword_of_int (KW + 0x14)) by pcstep.
    iEval (rewrite Hp14) in "Hpc".
    (* +0x14 c.addi4spn s0,sp,80 *)
    iApply (wp_caddi4spn_s_sconf (mword_of_int (KW + 0x14)) (Cregidx (mword_of_int 0))
              (mword_of_int 20 : mword 8) Rs0 P0 (av - 10)%nat eb
              ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_14 with "Htext"). }
    iIntros (CID11 Hs11) "Hcg Hpc".
    set (P1 := <[Regidx Rs0 := regval_into_reg
                  (add_vec (P0 !!! Regidx csp_rs1)
                     (sign_extend' 64 (caddi4spn_imm (mword_of_int 20 : mword 8))))]> P0).
    change (<[Regidx Rs0 := regval_into_reg
                  (add_vec (P0 !!! Regidx csp_rs1)
                     (sign_extend' 64 (caddi4spn_imm (mword_of_int 20 : mword 8))))]> P0) with P1.
    assert (HP1sp : P1 !!! Regidx csp_rs1
                    = add_vec (m !!! Regidx csp_rs1)
                        (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))))
      by (rewrite /P1 upd_ne; [exact HP0sp | reg_neq]).
    assert (HP1cs : kw_cs_rest P1 m) by (rewrite /P1; apply kw_cs_rest_s0; exact HP0cs).
    assert (Hp16 : add_vec_int (mword_of_int (KW + 0x14) : mword 64) 2 = mword_of_int (KW + 0x16)) by pcstep.
    iEval (rewrite Hp16) in "Hpc".
    (* +0x16 c.mv s7,a0 : s7 = addr *)
    assert (Hrg16 : rget (CID := CID11) P1 Ra0 = P1 !!! Regidx Ra0) by (rgne; reflexivity).
    assert (HP1a0 : P1 !!! Regidx Ra0 = m !!! Regidx Ra0).
    { rewrite /P1 upd_ne; [| reg_neq]. rewrite /P0 upd_ne; [reflexivity | reg_neq]. }
    iApply (wp_cmv_s_sconf (mword_of_int (KW + 0x16)) Rs7 Ra0
              P1 (av - 10)%nat eb ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_16 with "Htext"). }
    iIntros (CID12 Hs12) "Hcg Hpc".
    iEval (rewrite Hrg16 HP1a0) in "Hcg".
    set (adr := add_vec (zero_reg : mword 64) (m !!! Regidx Ra0)).
    assert (Hadr : adr = m !!! Regidx Ra0) by (rewrite /adr; apply add_vec_zero_l).
    set (P2 := <[Regidx Rs7 := regval_into_reg adr]> P1).
    change (<[Regidx Rs7 := regval_into_reg (add_vec zero_reg (m !!! Regidx Ra0))]> P1) with P2.
    assert (HP2sp : P2 !!! Regidx csp_rs1
                    = add_vec (m !!! Regidx csp_rs1)
                        (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))))
      by (rewrite /P2 upd_ne; [exact HP1sp | reg_neq]).
    assert (HP2s7 : P2 !!! Regidx Rs7 = adr) by (rewrite /P2 upd_eq; reflexivity).
    assert (HP2cs : kw_cs_rest P2 m) by (rewrite /P2; apply kw_cs_rest_s7; exact HP1cs).
    assert (Hp18 : add_vec_int (mword_of_int (KW + 0x16) : mword 64) 2 = mword_of_int (KW + 0x18)) by pcstep.
    iEval (rewrite Hp18) in "Hpc".
    (* +0x18 jal ra,myproc *)
    iApply (wp_jal_s_sconf (mword_of_int (KW + 0x18)) Rra
              (mword_of_int 2094868 : mword 21) P2 (av - 10)%nat eb
              ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_18 with "Htext"). }
    iIntros (CID13 Hs13) "Hcg Hpc".
    set (P3 := <[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0x18) : mword 64) 4)]> P2).
    change (<[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0x18) : mword 64) 4)]> P2) with P3.
    assert (Hjmy : add_vec (mword_of_int (KW + 0x18) : mword 64)
                     (sign_extend' 64 (mword_of_int 2094868 : mword 21))
                   = mword_of_int KernelSyms.myproc) by pcstep.
    iEval (rewrite Hjmy) in "Hpc".
    assert (HP3ra : P3 !!! Regidx Rra = add_vec_int (mword_of_int (KW + 0x18) : mword 64) 4)
      by (rewrite /P3 upd_eq; reflexivity).
    assert (HP3sp : P3 !!! Regidx csp_rs1
                    = add_vec (m !!! Regidx csp_rs1)
                        (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))))
      by (rewrite /P3 upd_ne; [exact HP2sp | reg_neq]).
    assert (HP3s7 : P3 !!! Regidx Rs7 = adr) by (rewrite /P3 upd_ne; [exact HP2s7 | reg_neq]).
    assert (HP3cs : kw_cs_rest P3 m)
      by (rewrite /P3; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HP2cs]).
    (* [cpu_own] is the one bundle no leaf re-anchors: it rides the whole
       prologue at the hart it was handed in at, so it is transported once,
       at each call that consumes it. *)
    iDestruct (cpu_own_transport CID CID13 0%nat eb pj eb ltac:(wp_next_chain)
                 with "Hown") as "Hown".
    iApply (Myproc.wp_myproc_sconf P3 (av - 10)%nat 0%nat eb pj eb lks
              kw_ilvl0 ltac:(pose proof (kw_K10 av Hav); lia) with "Hcg Hown Htext Hpc").
    iIntros (CID14 Hs14 msm mfm) "%Hms Hcg Hown Hpc %Hmy".
    destruct Hmy as (Hmycs & Hmya0).
    assert (Hp1c : ret_pc (P3 !!! Regidx Rra) = mword_of_int (KW + 0x1c))
      by (rewrite HP3ra; pcstep).
    iEval (rewrite Hp1c) in "Hpc".
    assert (Hmsp : mfm !!! Regidx csp_rs1
                   = add_vec (m !!! Regidx csp_rs1)
                       (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))))
      by (rewrite (callee_saved_lookup Hmycs csp_rs1 ltac:(vm_compute; reflexivity)); exact HP3sp).
    assert (Hms7 : mfm !!! Regidx Rs7 = adr)
      by (rewrite (callee_saved_lookup Hmycs Rs7 ltac:(vm_compute; reflexivity)); exact HP3s7).
    assert (Hmcs : kw_cs_rest mfm m) by (eapply kw_cs_rest_cs; [exact Hmycs | exact HP3cs]).
    (* +0x1c c.mv s2,a0 : s2 = p *)
    assert (Hrg1c : rget (CID := CID14) mfm Ra0 = mfm !!! Regidx Ra0) by (rgne; reflexivity).
    iApply (wp_cmv_s_sconf (mword_of_int (KW + 0x1c)) Rs2 Ra0
              mfm (av - 10)%nat eb ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_1c with "Htext"). }
    iIntros (CID15 Hs15) "Hcg Hpc".
    iEval (rewrite Hrg1c Hmya0) in "Hcg".
    set (P4 := <[Regidx Rs2 := regval_into_reg (add_vec (zero_reg : mword 64) pj)]> mfm).
    change (<[Regidx Rs2 := regval_into_reg (add_vec zero_reg pj)]> mfm) with P4.
    assert (HP4s2 : P4 !!! Regidx Rs2 = pj) by (rewrite /P4 upd_eq; apply add_vec_zero_l).
    assert (HP4sp : P4 !!! Regidx csp_rs1
                    = add_vec (m !!! Regidx csp_rs1)
                        (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))))
      by (rewrite /P4 upd_ne; [exact Hmsp | reg_neq]).
    assert (HP4s7 : P4 !!! Regidx Rs7 = adr) by (rewrite /P4 upd_ne; [exact Hms7 | reg_neq]).
    assert (HP4cs : kw_cs_rest P4 m) by (rewrite /P4; apply kw_cs_rest_s2; exact Hmcs).
    assert (Hp1e : add_vec_int (mword_of_int (KW + 0x1c) : mword 64) 2 = mword_of_int (KW + 0x1e)) by pcstep.
    iEval (rewrite Hp1e) in "Hpc".
    (* +0x1e/+0x22 a0 = &wait_lock *)
    iApply (wp_auipc_s_sconf (mword_of_int (KW + 0x1e)) Ra0 (mword_of_int 16 : mword 20)
              P4 (av - 10)%nat eb ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_1e with "Htext"). }
    iIntros (CID16 Hs16) "Hcg Hpc".
    set (P5 := <[Regidx Ra0 := regval_into_reg
                  (add_vec (mword_of_int (KW + 0x1e) : mword 64)
                     (auipc_off (mword_of_int 16 : mword 20)))]> P4).
    change (<[Regidx Ra0 := regval_into_reg
                  (add_vec (mword_of_int (KW + 0x1e) : mword 64)
                     (auipc_off (mword_of_int 16 : mword 20)))]> P4) with P5.
    assert (Hp22 : add_vec_int (mword_of_int (KW + 0x1e) : mword 64) 4 = mword_of_int (KW + 0x22)) by pcstep.
    iEval (rewrite Hp22) in "Hpc".
    assert (Hrg22 : rget (CID := CID16) P5 Ra0 = P5 !!! Regidx Ra0) by (rgne; reflexivity).
    iApply (wp_addi4_s_sconf (mword_of_int (KW + 0x22)) Ra0 Ra0 (mword_of_int 510 : mword 12)
              P5 (av - 10)%nat eb ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_22 with "Htext"). }
    iIntros (CID17 Hs17) "Hcg Hpc".
    iEval (rewrite Hrg22) in "Hcg".
    set (P6 := <[Regidx Ra0 := regval_into_reg
                  (add_vec (P5 !!! Regidx Ra0) (sign_extend' 64 (mword_of_int 510 : mword 12)))]> P5).
    change (<[Regidx Ra0 := regval_into_reg
                  (add_vec (P5 !!! Regidx Ra0) (sign_extend' 64 (mword_of_int 510 : mword 12)))]> P5) with P6.
    assert (HP6a0 : P6 !!! Regidx Ra0 = wait_lock_addr).
    { rewrite /P6 upd_eq /P5 upd_eq /wait_lock_addr. apply bv_eq; vm_compute; reflexivity. }
    assert (HP6s2 : P6 !!! Regidx Rs2 = pj).
    { rewrite /P6 upd_ne; [| reg_neq]. rewrite /P5 upd_ne; [exact HP4s2 | reg_neq]. }
    assert (HP6sp : P6 !!! Regidx csp_rs1
                    = add_vec (m !!! Regidx csp_rs1)
                        (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6)))).
    { rewrite /P6 upd_ne; [| reg_neq]. rewrite /P5 upd_ne; [exact HP4sp | reg_neq]. }
    assert (HP6s7 : P6 !!! Regidx Rs7 = adr).
    { rewrite /P6 upd_ne; [| reg_neq]. rewrite /P5 upd_ne; [exact HP4s7 | reg_neq]. }
    assert (HP6cs : kw_cs_rest P6 m).
    { rewrite /P6. apply kw_cs_rest_ncs; [vm_compute; reflexivity |].
      rewrite /P5. apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HP4cs]. }
    assert (Hp26 : add_vec_int (mword_of_int (KW + 0x22) : mword 64) 4 = mword_of_int (KW + 0x26)) by pcstep.
    iEval (rewrite Hp26) in "Hpc".
    (* +0x26 jal ra,acquire : take wait_lock *)
    iApply (wp_jal_s_sconf (mword_of_int (KW + 0x26)) Rra
              (mword_of_int 2091478 : mword 21) P6 (av - 10)%nat eb
              ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_26 with "Htext"). }
    iIntros (CID18 Hs18) "Hcg Hpc".
    set (P7 := <[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0x26) : mword 64) 4)]> P6).
    change (<[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KW + 0x26) : mword 64) 4)]> P6) with P7.
    assert (Hjacq : add_vec (mword_of_int (KW + 0x26) : mword 64)
                      (sign_extend' 64 (mword_of_int 2091478 : mword 21))
                    = mword_of_int KernelSyms.acquire) by pcstep.
    iEval (rewrite Hjacq) in "Hpc".
    assert (HP7ra : P7 !!! Regidx Rra = add_vec_int (mword_of_int (KW + 0x26) : mword 64) 4)
      by (rewrite /P7 upd_eq; reflexivity).
    assert (HP7a0 : P7 !!! Regidx Ra0 = wait_lock_addr)
      by (rewrite /P7 upd_ne; [exact HP6a0 | reg_neq]).
    assert (HP7s2 : P7 !!! Regidx Rs2 = pj) by (rewrite /P7 upd_ne; [exact HP6s2 | reg_neq]).
    assert (HP7sp : P7 !!! Regidx csp_rs1
                    = add_vec (m !!! Regidx csp_rs1)
                        (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))))
      by (rewrite /P7 upd_ne; [exact HP6sp | reg_neq]).
    assert (HP7s7 : P7 !!! Regidx Rs7 = adr) by (rewrite /P7 upd_ne; [exact HP6s7 | reg_neq]).
    assert (HP7cs : kw_cs_rest P7 m)
      by (rewrite /P7; apply kw_cs_rest_ncs; [vm_compute; reflexivity | exact HP6cs]).
    iDestruct (cpu_own_transport CID14 CID18 0%nat eb pj eb ltac:(wp_next_chain)
                 with "Hown") as "Hown".
    iApply (Acquire.wp_acquire_sconf KT1 γw "wait_lock"%string (wait_res_at) P7 0%nat eb pj
              (av - 10)%nat eb lks kw_ilvl0 ltac:(pose proof (kw_K10 av Hav); lia) Hbelow
              with "Hcg Hown Htext Hpc [Hlk]").
    all: try lkbelow.
    { iEval (rewrite HP7a0). iExact "Hlk". }
    iIntros (CID19 Hs19 msa Macq) "%Hmsa Hcg Hpc %Hacs Htok Hres _ Hown Hpay".
    assert (Hp2a : ret_pc (P7 !!! Regidx Rra) = mword_of_int (KW + 0x2a))
      by (rewrite HP7ra; pcstep).
    iEval (rewrite Hp2a) in "Hpc".
    assert (Hasp : Macq !!! Regidx csp_rs1
                   = add_vec (m !!! Regidx csp_rs1)
                       (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))))
      by (rewrite (callee_saved_lookup Hacs csp_rs1 ltac:(vm_compute; reflexivity)); exact HP7sp).
    assert (Has2 : Macq !!! Regidx Rs2 = pj)
      by (rewrite (callee_saved_lookup Hacs Rs2 ltac:(vm_compute; reflexivity)); exact HP7s2).
    assert (Has7 : Macq !!! Regidx Rs7 = adr)
      by (rewrite (callee_saved_lookup Hacs Rs7 ltac:(vm_compute; reflexivity)); exact HP7s7).
    assert (Hacsr : kw_cs_rest Macq m) by (eapply kw_cs_rest_cs; [exact Hacs | exact HP7cs]).
    (* +0x2a c.li s4,5 ; +0x2c c.li s5,1 *)
    iApply (wp_cli_s_sconf (mword_of_int (KW + 0x2a)) Rs4 (mword_of_int 5 : mword 6)
              (mword_of_int 5 : mword 64) Macq (trap_res eb + (av - 10))%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(apply bv_eq; vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_2a with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (Q0 := <[Regidx Rs4 := regval_into_reg (mword_of_int 5 : mword 64)]> Macq).
    change (<[Regidx Rs4 := regval_into_reg (mword_of_int 5 : mword 64)]> Macq) with Q0.
    assert (Hp2c : add_vec_int (mword_of_int (KW + 0x2a) : mword 64) 2 = mword_of_int (KW + 0x2c)) by pcstep.
    iEval (rewrite Hp2c) in "Hpc".
    iApply (wp_cli_s_sconf (mword_of_int (KW + 0x2c)) Rs5 (mword_of_int 1 : mword 6)
              (mword_of_int 1 : mword 64) Q0 (trap_res eb + (av - 10))%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(apply bv_eq; vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_2c with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (Q1 := <[Regidx Rs5 := regval_into_reg (mword_of_int 1 : mword 64)]> Q0).
    change (<[Regidx Rs5 := regval_into_reg (mword_of_int 1 : mword 64)]> Q0) with Q1.
    assert (Hp2e : add_vec_int (mword_of_int (KW + 0x2c) : mword 64) 2 = mword_of_int (KW + 0x2e)) by pcstep.
    iEval (rewrite Hp2e) in "Hpc".
    (* +0x2e/+0x32 s3 = &proc[NPROC] *)
    iApply (wp_auipc_s_sconf (mword_of_int (KW + 0x2e)) Rs3 (mword_of_int 22 : mword 20)
              Q1 (trap_res eb + (av - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_2e with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (Q2 := <[Regidx Rs3 := regval_into_reg
                  (add_vec (mword_of_int (KW + 0x2e) : mword 64)
                     (auipc_off (mword_of_int 22 : mword 20)))]> Q1).
    change (<[Regidx Rs3 := regval_into_reg
                  (add_vec (mword_of_int (KW + 0x2e) : mword 64)
                     (auipc_off (mword_of_int 22 : mword 20)))]> Q1) with Q2.
    assert (Hp32 : add_vec_int (mword_of_int (KW + 0x2e) : mword 64) 4 = mword_of_int (KW + 0x32)) by pcstep.
    iEval (rewrite Hp32) in "Hpc".
    assert (Hrg32 : rget (CID := CID19) Q2 Rs3 = Q2 !!! Regidx Rs3) by (rgne; reflexivity).
    iApply (wp_addi4_s_sconf (mword_of_int (KW + 0x32)) Rs3 Rs3 (mword_of_int 518 : mword 12)
              Q2 (trap_res eb + (av - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_32 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    iEval (rewrite Hrg32) in "Hcg".
    set (Q3 := <[Regidx Rs3 := regval_into_reg
                  (add_vec (Q2 !!! Regidx Rs3) (sign_extend' 64 (mword_of_int 518 : mword 12)))]> Q2).
    change (<[Regidx Rs3 := regval_into_reg
                  (add_vec (Q2 !!! Regidx Rs3) (sign_extend' 64 (mword_of_int 518 : mword 12)))]> Q2) with Q3.
    assert (HQ3s3 : Q3 !!! Regidx Rs3 = proc_addr NPROC).
    { rewrite /Q3 upd_eq /Q2 upd_eq. rewrite proc_addr_acur /pacur.
      apply bv_eq; vm_compute; reflexivity. }
    assert (Hp36 : add_vec_int (mword_of_int (KW + 0x32) : mword 64) 4 = mword_of_int (KW + 0x36)) by pcstep.
    iEval (rewrite Hp36) in "Hpc".
    (* +0x36/+0x3a s6 = &wait_lock *)
    iApply (wp_auipc_s_sconf (mword_of_int (KW + 0x36)) Rs6 (mword_of_int 16 : mword 20)
              Q3 (trap_res eb + (av - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_36 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (Q4 := <[Regidx Rs6 := regval_into_reg
                  (add_vec (mword_of_int (KW + 0x36) : mword 64)
                     (auipc_off (mword_of_int 16 : mword 20)))]> Q3).
    change (<[Regidx Rs6 := regval_into_reg
                  (add_vec (mword_of_int (KW + 0x36) : mword 64)
                     (auipc_off (mword_of_int 16 : mword 20)))]> Q3) with Q4.
    assert (Hp3a : add_vec_int (mword_of_int (KW + 0x36) : mword 64) 4 = mword_of_int (KW + 0x3a)) by pcstep.
    iEval (rewrite Hp3a) in "Hpc".
    assert (Hrg3a : rget (CID := CID19) Q4 Rs6 = Q4 !!! Regidx Rs6) by (rgne; reflexivity).
    iApply (wp_addi4_s_sconf (mword_of_int (KW + 0x3a)) Rs6 Rs6 (mword_of_int 486 : mword 12)
              Q4 (trap_res eb + (av - 10))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kwi_3a with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    iEval (rewrite Hrg3a) in "Hcg".
    set (Q5 := <[Regidx Rs6 := regval_into_reg
                  (add_vec (Q4 !!! Regidx Rs6) (sign_extend' 64 (mword_of_int 486 : mword 12)))]> Q4).
    change (<[Regidx Rs6 := regval_into_reg
                  (add_vec (Q4 !!! Regidx Rs6) (sign_extend' 64 (mword_of_int 486 : mword 12)))]> Q4) with Q5.
    assert (HQ5s6 : Q5 !!! Regidx Rs6 = wait_lock_addr).
    { rewrite /Q5 upd_eq /Q4 upd_eq /wait_lock_addr. apply bv_eq; vm_compute; reflexivity. }
    (* the round's register invariant, at the loop head *)
    assert (HQ5 : kw_round_regs Q5 m pj adr).
    { rewrite /kw_round_regs. split_and!.
      - rewrite /Q5 upd_ne; [| reg_neq]. rewrite /Q4 upd_ne; [| reg_neq].
        rewrite /Q3 upd_ne; [| reg_neq]. rewrite /Q2 upd_ne; [| reg_neq].
        rewrite /Q1 upd_ne; [| reg_neq]. rewrite /Q0 upd_ne; [| reg_neq]. exact Hasp.
      - rewrite /Q5 upd_ne; [| reg_neq]. rewrite /Q4 upd_ne; [| reg_neq].
        rewrite /Q3 upd_ne; [| reg_neq]. rewrite /Q2 upd_ne; [| reg_neq].
        rewrite /Q1 upd_ne; [| reg_neq]. rewrite /Q0 upd_ne; [| reg_neq]. exact Has2.
      - rewrite /Q5 upd_ne; [| reg_neq]. rewrite /Q4 upd_ne; [| reg_neq]. exact HQ3s3.
      - rewrite /Q5 upd_ne; [| reg_neq]. rewrite /Q4 upd_ne; [| reg_neq].
        rewrite /Q3 upd_ne; [| reg_neq]. rewrite /Q2 upd_ne; [| reg_neq].
        rewrite /Q1 upd_ne; [| reg_neq]. rewrite /Q0 upd_eq. reflexivity.
      - rewrite /Q5 upd_ne; [| reg_neq]. rewrite /Q4 upd_ne; [| reg_neq].
        rewrite /Q3 upd_ne; [| reg_neq]. rewrite /Q2 upd_ne; [| reg_neq].
        rewrite /Q1 upd_eq. reflexivity.
      - exact HQ5s6.
      - rewrite /Q5 upd_ne; [| reg_neq]. rewrite /Q4 upd_ne; [| reg_neq].
        rewrite /Q3 upd_ne; [| reg_neq]. rewrite /Q2 upd_ne; [| reg_neq].
        rewrite /Q1 upd_ne; [| reg_neq]. rewrite /Q0 upd_ne; [| reg_neq]. exact Has7.
      - rewrite /Q5. apply kw_cs_rest_s6. rewrite /Q4. apply kw_cs_rest_s6.
        rewrite /Q3. apply kw_cs_rest_s3. rewrite /Q2. apply kw_cs_rest_s3.
        rewrite /Q1. apply kw_cs_rest_s5. rewrite /Q0. apply kw_cs_rest_s4.
        exact Hacsr. }
    assert (Hp3e : add_vec_int (mword_of_int (KW + 0x3a) : mword 64) 4 = mword_of_int (KW + 0x3e)) by pcstep.
    iEval (rewrite Hp3e) in "Hpc".
    (* +0x3e c.j +0xe0 : into the outer loop *)
    iApply (wp_cj_s_sconf (mword_of_int (KW + 0x3e))
              (sign_extend' 21 (concat_vec (mword_of_int 88 : mword 11) ('b"0")))
              Q5 (trap_res eb + (av - 10))%nat false ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kwi_3e with "Htext"). }
    iApply wp_next_off_intro. iNext. iIntros "Hcg Hpc".
    assert (Htge0 : add_vec (mword_of_int (KW + 0x3e) : mword 64)
                      (sign_extend' 64 (sign_extend' 21
                         (concat_vec (mword_of_int 88 : mword 11) ('b"0"))))
                    = mword_of_int (KW + 0xee)) by pcstep.
    iEval (rewrite Htge0) in "Hpc".
    (* THE REAPER'S OWN REGISTRATION, read off its block (lane
       TRAP-ROWS-3/4, T4(b)): which pid the generation it is running as was
       given.  PERSISTENT, and it is half of the step from kwait's internal
       [UserChildren.wait_ans_gen] to the contract's [wait_ans] at NUMBERS;
       the other half is [Hipis], the contract's own sealed pid. *)
    iDestruct (proc_priv_slot_gen with "Hpriv") as "(Hsgq & #Hgpme & Hsgback)".
    iDestruct ("Hsgback" with "Hsgq") as "Hpriv".
    (* ---- the caller's continuation, as [kw_exit_fn] at the CURRENT hart ---- *)
    iAssert (kw_exit_fn CID19 γf m pj adr av eb pid U (pv_chg (us_V U)) cs lks)
      with "[Hcont]" as "Hqfn".
    { rewrite /kw_exit_fn.
      iIntros (CIDx Hsx mf P' rv d xw cs' k')
        "%Hcsx %Ha0x %Hextx %Hdx %Hnullx %Hfullx Hansx Hzrx Hcgx Hownx Hpcx %Hkx Hprivx Hrowx".
      iSpecialize ("Hcont" $! CIDx with "[%]"); [wp_next_chain |].
      (* THE STEP ACROSS, taken once (lane TRAP-ROWS-3/4, T4(b)) *)
      iDestruct (wait_ans_of_gen with "Hgpme Hipis Hansx") as "Hansx".
      (* ...and the reap's receipt beside it (design ni-zombie-ledger.md D4) *)
      iDestruct (wait_ans_led_of with "Hansx Hzrx") as "Hansx".
      (* the answer's status-pointer reading is the caller's own word
         (lane TRAP-ROWS, T4) *)
      iEval (rewrite Hadr) in "Hansx".
      iApply ("Hcont" $! mf P' rv d xw cs' k'
                with "[%] [%] [%] [%] [%] Hansx Hcgx Hownx Hpcx [%] [Hprivx] Hrowx").
      { split; [exact Hcsx | exact Ha0x]. }
      { exact Hextx. }
      { exact Hdx. }
      { intros Hc. apply Hnullx. rewrite Hadr. exact Hc. }
      { intros Hne Hrne. apply Hfullx; [ rewrite Hadr; exact Hne | exact Hrne ]. }
      { exact Hkx. }
      { rewrite Hadr. iExact "Hprivx". } }
    (* ==================== THE OUTER LOOP (iLöb) ==================== *)
    iAssert (kw_round CID γf γw j m pj adr av eb pid U (pv_chg (us_V U)) cs lks)
      with "[]" as "Hround".
    { iLöb as "IH". rewrite /kw_round.
      iIntros (CIDz Hsz N) "%Hrz Hcgz Hownz Hpayz Hpcz Htokz Hresz Hrowz Hprivz Hframez Hqfnz".
      iApply (kw_round_body (CIDy := CIDz) CID γs γa γp γf γw γl j m N pj adr av eb pid U
                (pv_chg (us_V U)) cs lks
                Hav Heb Hj Hgl Hlen Hpjv Hsz Hrz Hbelow
                with "Htext Hpinv Henv Hplk Hlk IH Hqfnz Hcgz Hownz Hpayz Hpcz
                      Htokz Hresz Hrowz Hprivz Hframez"). }
    rewrite /kw_round.
    (* the loop's own index is the literal [true] (sleep's crossing), while
       the prologue's chain is stated at [eb] -- [kw_chain_true] is the one
       step [wp_next_chain]'s [specialize] cannot take. *)
    iSpecialize ("Hround" $! CID19 with "[%]");
      [ apply (kw_chain_true eb pj CID19 CID Heb); wp_next_chain |].
    iApply ("Hround" $! Q5 with "[%] Hcg Hown Hpay Hpc Htok Hres Hmyrow Hpriv Hkframe
                                 Hqfn").
    { exact HQ5. }
  Qed.

  (* THE LANDED CONTRACT, a corollary of the led form: the receipt is
     dropped ([UserChildren.wait_ans_led_post]). *)
  Lemma wp_kwait_sconf `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}
      (γa γp γf γw : gname) (γs : list gname) (j : nat) (γl : gname)
      (m : regfile) (av : nat) (eb : bool) (b : bool)
      (pid : mword 32) (U : ustate) (lks : gset string) (cs : gset gname) :
    wp_kwait_sconf_body γa γp γf γw γs j γl m av eb b pid U lks cs.
  Proof using .
    cbv beta delta [wp_kwait_sconf_body].
    intros pcE pj ret_tgt addr Hj Hgl Hav Heb Hbelow.
    iIntros "Hcg Hown Htext Hpc Hpinv Hlk Henv Hplk Hpriv Hmyrow Hipis Hcont".
    iApply (wp_kwait_led_sconf γa γp γf γw γs j γl m av eb b pid U lks cs
              Hj Hgl Hav Heb Hbelow
              with "Hcg Hown Htext Hpc Hpinv Hlk Henv Hplk Hpriv Hmyrow Hipis").
    rewrite /wp_next. iIntros (CID' Hs mf P' rv d xw cs' k') "%Hr %Hext %Hd %Hnull %Hfull Hans".
    iApply ("Hcont" $! CID' Hs mf P' rv d xw cs' k' with "[%] [%] [%] [%] [%] [Hans]");
      [ exact Hr | exact Hext | exact Hd | exact Hnull | exact Hfull | ].
    iApply (wait_ans_led_post with "Hans").
  Qed.

End ProofKwaitMain.

End KwaitProof.
