Reading OpenROAD database at '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/23-openroad-globalplacementskipio/i2c_master_controller.odb'…
Reading library file at '/home/davidsales/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/41c5n1rfapbw2k2daig2yag6mbsifckg-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4.0
[INFO] Setting input delay to: 4.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] place_pins args: -min_distance 3
Found 0 macro blocks.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           104
[INFO PPL-0002] Number of I/O             30
[INFO PPL-0003] Number of I/O w/sink      30
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 716.78 um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                50     187.68
  Tap cell                                 67      83.83
  Inverter                                 30     112.61
  Sequential cell                          45    1042.25
  Multi-Input combinational cell          108    1027.24
  Total                                   300    2453.60
Writing OpenROAD database to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/24-openroad-ioplacement/i2c_master_controller.odb'…
Writing netlist to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/24-openroad-ioplacement/i2c_master_controller.nl.v'…
Writing powered netlist to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/24-openroad-ioplacement/i2c_master_controller.pnl.v'…
Writing layout to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/24-openroad-ioplacement/i2c_master_controller.def'…
Writing timing constraints to '/home/davidsales/Documentos/Coding/Main_HDL/Synthesis/designs/i2c_master/runs/RUN_2026-02-24_21-34-25/24-openroad-ioplacement/i2c_master_controller.sdc'…
