

================================================================
== Vitis HLS Report for 'syr2k_Pipeline_lprd_1_lprd_2'
================================================================
* Date:           Fri Feb 21 05:31:04 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.404 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  20.490 us|  20.490 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1_lprd_2  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      106|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       42|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       42|      178|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_235_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln14_fu_247_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln15_fu_307_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln16_fu_291_p2       |         +|   0|  0|  19|          12|          12|
    |icmp_ln14_fu_229_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln15_fu_253_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln14_1_fu_267_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln14_fu_259_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 106|          62|          47|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |i_fu_70                               |   9|          2|    7|         14|
    |indvar_flatten_fu_74                  |   9|          2|   13|         26|
    |j_fu_66                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   56|        112|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_70                  |   7|   0|    7|          0|
    |indvar_flatten_fu_74     |  13|   0|   13|          0|
    |j_fu_66                  |   7|   0|    7|          0|
    |zext_ln16_1_reg_368      |  12|   0|   64|         52|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  42|   0|   94|         52|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_lprd_1_lprd_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_lprd_1_lprd_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  syr2k_Pipeline_lprd_1_lprd_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_lprd_1_lprd_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_lprd_1_lprd_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  syr2k_Pipeline_lprd_1_lprd_2|  return value|
|A_address0           |  out|   12|   ap_memory|                             A|         array|
|A_ce0                |  out|    1|   ap_memory|                             A|         array|
|A_q0                 |   in|   32|   ap_memory|                             A|         array|
|B_address0           |  out|   12|   ap_memory|                             B|         array|
|B_ce0                |  out|    1|   ap_memory|                             B|         array|
|B_q0                 |   in|   32|   ap_memory|                             B|         array|
|C_address0           |  out|   12|   ap_memory|                             C|         array|
|C_ce0                |  out|    1|   ap_memory|                             C|         array|
|C_q0                 |   in|   32|   ap_memory|                             C|         array|
|buff_A0_address0     |  out|   12|   ap_memory|                       buff_A0|         array|
|buff_A0_ce0          |  out|    1|   ap_memory|                       buff_A0|         array|
|buff_A0_we0          |  out|    1|   ap_memory|                       buff_A0|         array|
|buff_A0_d0           |  out|   32|   ap_memory|                       buff_A0|         array|
|buff_A1_address0     |  out|   12|   ap_memory|                       buff_A1|         array|
|buff_A1_ce0          |  out|    1|   ap_memory|                       buff_A1|         array|
|buff_A1_we0          |  out|    1|   ap_memory|                       buff_A1|         array|
|buff_A1_d0           |  out|   32|   ap_memory|                       buff_A1|         array|
|buff_B0_address0     |  out|   12|   ap_memory|                       buff_B0|         array|
|buff_B0_ce0          |  out|    1|   ap_memory|                       buff_B0|         array|
|buff_B0_we0          |  out|    1|   ap_memory|                       buff_B0|         array|
|buff_B0_d0           |  out|   32|   ap_memory|                       buff_B0|         array|
|buff_C_address0      |  out|   12|   ap_memory|                        buff_C|         array|
|buff_C_ce0           |  out|    1|   ap_memory|                        buff_C|         array|
|buff_C_we0           |  out|    1|   ap_memory|                        buff_C|         array|
|buff_C_d0            |  out|   32|   ap_memory|                        buff_C|         array|
|buff_D_out_address0  |  out|   12|   ap_memory|                    buff_D_out|         array|
|buff_D_out_ce0       |  out|    1|   ap_memory|                    buff_D_out|         array|
|buff_D_out_we0       |  out|    1|   ap_memory|                    buff_D_out|         array|
|buff_D_out_d0        |  out|   32|   ap_memory|                    buff_D_out|         array|
|tmp1_address0        |  out|   12|   ap_memory|                          tmp1|         array|
|tmp1_ce0             |  out|    1|   ap_memory|                          tmp1|         array|
|tmp1_we0             |  out|    1|   ap_memory|                          tmp1|         array|
|tmp1_d0              |  out|   32|   ap_memory|                          tmp1|         array|
|tmp2_address0        |  out|   12|   ap_memory|                          tmp2|         array|
|tmp2_ce0             |  out|    1|   ap_memory|                          tmp2|         array|
|tmp2_we0             |  out|    1|   ap_memory|                          tmp2|         array|
|tmp2_d0              |  out|   32|   ap_memory|                          tmp2|         array|
+---------------------+-----+-----+------------+------------------------------+--------------+

