# Single-Cycle-MIPS
Single-Cycle 32-Bit MIPS processor implemented in verilog for school shits.


________________________________________________________________________________________

{format}, {"OpCode"}, {func.}, {ALUop}

//////////

i-type, "lw - 100011",  x, 010 (same as "add")

i-type, "sw - 101011",  x, 010 (same as "add")

i-type, "beq - 000100", x, 110 (same as "sub")

//////////

R-type, "and - 000000", 100100, 000

R-type, "or - 000000",  100101, 001

R-type, "add - 000000", 100000, 010

R-type, "sub - 000000", 100010, 110
________________________________________________________________________________________
