
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000104  00800200  00002292  00002326  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002292  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  00800304  00800304  0000242a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000242a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000290  00000000  00000000  00002486  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000022d8  00000000  00000000  00002716  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000df2  00000000  00000000  000049ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000171e  00000000  00000000  000057e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000005f0  00000000  00000000  00006f00  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000007f5  00000000  00000000  000074f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000011d7  00000000  00000000  00007ce5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e0  00000000  00000000  00008ebc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	f2 c0       	rjmp	.+484    	; 0x1e6 <__ctors_end>
       2:	00 00       	nop
       4:	10 c1       	rjmp	.+544    	; 0x226 <__bad_interrupt>
       6:	00 00       	nop
       8:	0e c1       	rjmp	.+540    	; 0x226 <__bad_interrupt>
       a:	00 00       	nop
       c:	fd c6       	rjmp	.+3578   	; 0xe08 <__vector_3>
       e:	00 00       	nop
      10:	24 c7       	rjmp	.+3656   	; 0xe5a <__vector_4>
      12:	00 00       	nop
      14:	08 c1       	rjmp	.+528    	; 0x226 <__bad_interrupt>
      16:	00 00       	nop
      18:	06 c1       	rjmp	.+524    	; 0x226 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	04 c1       	rjmp	.+520    	; 0x226 <__bad_interrupt>
      1e:	00 00       	nop
      20:	02 c1       	rjmp	.+516    	; 0x226 <__bad_interrupt>
      22:	00 00       	nop
      24:	00 c1       	rjmp	.+512    	; 0x226 <__bad_interrupt>
      26:	00 00       	nop
      28:	fe c0       	rjmp	.+508    	; 0x226 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	fc c0       	rjmp	.+504    	; 0x226 <__bad_interrupt>
      2e:	00 00       	nop
      30:	fa c0       	rjmp	.+500    	; 0x226 <__bad_interrupt>
      32:	00 00       	nop
      34:	f8 c0       	rjmp	.+496    	; 0x226 <__bad_interrupt>
      36:	00 00       	nop
      38:	f6 c0       	rjmp	.+492    	; 0x226 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	f4 c0       	rjmp	.+488    	; 0x226 <__bad_interrupt>
      3e:	00 00       	nop
      40:	f2 c0       	rjmp	.+484    	; 0x226 <__bad_interrupt>
      42:	00 00       	nop
      44:	f0 c0       	rjmp	.+480    	; 0x226 <__bad_interrupt>
      46:	00 00       	nop
      48:	ee c0       	rjmp	.+476    	; 0x226 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	ec c0       	rjmp	.+472    	; 0x226 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ea c0       	rjmp	.+468    	; 0x226 <__bad_interrupt>
      52:	00 00       	nop
      54:	e8 c0       	rjmp	.+464    	; 0x226 <__bad_interrupt>
      56:	00 00       	nop
      58:	e6 c0       	rjmp	.+460    	; 0x226 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	e4 c0       	rjmp	.+456    	; 0x226 <__bad_interrupt>
      5e:	00 00       	nop
      60:	e2 c0       	rjmp	.+452    	; 0x226 <__bad_interrupt>
      62:	00 00       	nop
      64:	e0 c0       	rjmp	.+448    	; 0x226 <__bad_interrupt>
      66:	00 00       	nop
      68:	de c0       	rjmp	.+444    	; 0x226 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	dc c0       	rjmp	.+440    	; 0x226 <__bad_interrupt>
      6e:	00 00       	nop
      70:	da c0       	rjmp	.+436    	; 0x226 <__bad_interrupt>
      72:	00 00       	nop
      74:	da c5       	rjmp	.+2996   	; 0xc2a <__vector_29>
      76:	00 00       	nop
      78:	d6 c0       	rjmp	.+428    	; 0x226 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	d4 c0       	rjmp	.+424    	; 0x226 <__bad_interrupt>
      7e:	00 00       	nop
      80:	d2 c0       	rjmp	.+420    	; 0x226 <__bad_interrupt>
      82:	00 00       	nop
      84:	d0 c0       	rjmp	.+416    	; 0x226 <__bad_interrupt>
      86:	00 00       	nop
      88:	ce c0       	rjmp	.+412    	; 0x226 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	cc c0       	rjmp	.+408    	; 0x226 <__bad_interrupt>
      8e:	00 00       	nop
      90:	ca c0       	rjmp	.+404    	; 0x226 <__bad_interrupt>
      92:	00 00       	nop
      94:	c8 c0       	rjmp	.+400    	; 0x226 <__bad_interrupt>
      96:	00 00       	nop
      98:	c6 c0       	rjmp	.+396    	; 0x226 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c4 c0       	rjmp	.+392    	; 0x226 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	c2 c0       	rjmp	.+388    	; 0x226 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c0 c0       	rjmp	.+384    	; 0x226 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	be c0       	rjmp	.+380    	; 0x226 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	bc c0       	rjmp	.+376    	; 0x226 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	ba c0       	rjmp	.+372    	; 0x226 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	06 c6       	rjmp	.+3084   	; 0xcc2 <__vector_45>
      b6:	00 00       	nop
      b8:	b6 c0       	rjmp	.+364    	; 0x226 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	b4 c0       	rjmp	.+360    	; 0x226 <__bad_interrupt>
      be:	00 00       	nop
      c0:	b2 c0       	rjmp	.+356    	; 0x226 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	b0 c0       	rjmp	.+352    	; 0x226 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ae c0       	rjmp	.+348    	; 0x226 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	ac c0       	rjmp	.+344    	; 0x226 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	aa c0       	rjmp	.+340    	; 0x226 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	a8 c0       	rjmp	.+336    	; 0x226 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	a6 c0       	rjmp	.+332    	; 0x226 <__bad_interrupt>
      da:	00 00       	nop
      dc:	a4 c0       	rjmp	.+328    	; 0x226 <__bad_interrupt>
      de:	00 00       	nop
      e0:	a2 c0       	rjmp	.+324    	; 0x226 <__bad_interrupt>
	...

000000e4 <__trampolines_end>:
      e4:	6e 61       	ori	r22, 0x1E	; 30
      e6:	6e 00       	.word	0x006e	; ????

000000e8 <__c.2159>:
      e8:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      f8:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     108:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     118:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     128:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     138:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     148:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     158:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     168:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     178:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     188:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     198:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     1a8:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     1b8:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     1c8:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     1d8:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000001e6 <__ctors_end>:
     1e6:	11 24       	eor	r1, r1
     1e8:	1f be       	out	0x3f, r1	; 63
     1ea:	cf ef       	ldi	r28, 0xFF	; 255
     1ec:	d1 e2       	ldi	r29, 0x21	; 33
     1ee:	de bf       	out	0x3e, r29	; 62
     1f0:	cd bf       	out	0x3d, r28	; 61
     1f2:	00 e0       	ldi	r16, 0x00	; 0
     1f4:	0c bf       	out	0x3c, r16	; 60

000001f6 <__do_copy_data>:
     1f6:	13 e0       	ldi	r17, 0x03	; 3
     1f8:	a0 e0       	ldi	r26, 0x00	; 0
     1fa:	b2 e0       	ldi	r27, 0x02	; 2
     1fc:	e2 e9       	ldi	r30, 0x92	; 146
     1fe:	f2 e2       	ldi	r31, 0x22	; 34
     200:	00 e0       	ldi	r16, 0x00	; 0
     202:	0b bf       	out	0x3b, r16	; 59
     204:	02 c0       	rjmp	.+4      	; 0x20a <__do_copy_data+0x14>
     206:	07 90       	elpm	r0, Z+
     208:	0d 92       	st	X+, r0
     20a:	a4 30       	cpi	r26, 0x04	; 4
     20c:	b1 07       	cpc	r27, r17
     20e:	d9 f7       	brne	.-10     	; 0x206 <__do_copy_data+0x10>

00000210 <__do_clear_bss>:
     210:	23 e0       	ldi	r18, 0x03	; 3
     212:	a4 e0       	ldi	r26, 0x04	; 4
     214:	b3 e0       	ldi	r27, 0x03	; 3
     216:	01 c0       	rjmp	.+2      	; 0x21a <.do_clear_bss_start>

00000218 <.do_clear_bss_loop>:
     218:	1d 92       	st	X+, r1

0000021a <.do_clear_bss_start>:
     21a:	a5 31       	cpi	r26, 0x15	; 21
     21c:	b2 07       	cpc	r27, r18
     21e:	e1 f7       	brne	.-8      	; 0x218 <.do_clear_bss_loop>
     220:	94 d3       	rcall	.+1832   	; 0x94a <main>
     222:	0c 94 47 11 	jmp	0x228e	; 0x228e <_exit>

00000226 <__bad_interrupt>:
     226:	e9 c4       	rjmp	.+2514   	; 0xbfa <__vector_default>

00000228 <CAN_message_send_to_reg>:
		return 0;
	}
	return 1;
}

void CAN_message_send_to_reg(CAN_message const * const msg, uint8_t reg){
     228:	ff 92       	push	r15
     22a:	0f 93       	push	r16
     22c:	1f 93       	push	r17
     22e:	cf 93       	push	r28
     230:	df 93       	push	r29
     232:	ec 01       	movw	r28, r24
     234:	f6 2e       	mov	r15, r22
	//mcp2515_bit_modify(reg, TXP_MASK, msg->priority); 	//Set priority
	mcp2515_write(reg + 1, msg->id>>3); 			//Set 8 MSB of ID
     236:	88 81       	ld	r24, Y
     238:	99 81       	ldd	r25, Y+1	; 0x01
     23a:	bc 01       	movw	r22, r24
     23c:	76 95       	lsr	r23
     23e:	67 95       	ror	r22
     240:	76 95       	lsr	r23
     242:	67 95       	ror	r22
     244:	76 95       	lsr	r23
     246:	67 95       	ror	r22
     248:	81 e0       	ldi	r24, 0x01	; 1
     24a:	8f 0d       	add	r24, r15
     24c:	5a d1       	rcall	.+692    	; 0x502 <mcp2515_write>
	mcp2515_write(reg + 2, msg->id<<5);			//Set 3 LSB of ID
     24e:	68 81       	ld	r22, Y
     250:	62 95       	swap	r22
     252:	66 0f       	add	r22, r22
     254:	60 7e       	andi	r22, 0xE0	; 224
     256:	82 e0       	ldi	r24, 0x02	; 2
     258:	8f 0d       	add	r24, r15
     25a:	53 d1       	rcall	.+678    	; 0x502 <mcp2515_write>
	mcp2515_write(reg + 5, msg->length);			//Data length. Can set RTR by | with 0b01000000
     25c:	6a 81       	ldd	r22, Y+2	; 0x02
     25e:	85 e0       	ldi	r24, 0x05	; 5
     260:	8f 0d       	add	r24, r15
     262:	4f d1       	rcall	.+670    	; 0x502 <mcp2515_write>
	
	for(uint8_t i = 0; i<msg->length; ++i){
     264:	8a 81       	ldd	r24, Y+2	; 0x02
     266:	88 23       	and	r24, r24
     268:	71 f0       	breq	.+28     	; 0x286 <CAN_message_send_to_reg+0x5e>
     26a:	10 e0       	ldi	r17, 0x00	; 0
		mcp2515_write(reg + i+6, msg->data[i]);
     26c:	06 e0       	ldi	r16, 0x06	; 6
     26e:	0f 0d       	add	r16, r15
     270:	fe 01       	movw	r30, r28
     272:	e1 0f       	add	r30, r17
     274:	f1 1d       	adc	r31, r1
     276:	63 81       	ldd	r22, Z+3	; 0x03
     278:	80 2f       	mov	r24, r16
     27a:	81 0f       	add	r24, r17
     27c:	42 d1       	rcall	.+644    	; 0x502 <mcp2515_write>
	//mcp2515_bit_modify(reg, TXP_MASK, msg->priority); 	//Set priority
	mcp2515_write(reg + 1, msg->id>>3); 			//Set 8 MSB of ID
	mcp2515_write(reg + 2, msg->id<<5);			//Set 3 LSB of ID
	mcp2515_write(reg + 5, msg->length);			//Data length. Can set RTR by | with 0b01000000
	
	for(uint8_t i = 0; i<msg->length; ++i){
     27e:	1f 5f       	subi	r17, 0xFF	; 255
     280:	8a 81       	ldd	r24, Y+2	; 0x02
     282:	18 17       	cp	r17, r24
     284:	a8 f3       	brcs	.-22     	; 0x270 <CAN_message_send_to_reg+0x48>
		mcp2515_write(reg + i+6, msg->data[i]);
	}
	if(reg == MCP_TXB0CTRL){
     286:	80 e3       	ldi	r24, 0x30	; 48
     288:	f8 12       	cpse	r15, r24
     28a:	03 c0       	rjmp	.+6      	; 0x292 <CAN_message_send_to_reg+0x6a>
		mcp2515_request_to_send(MCP_RTS_TX0);
     28c:	81 e8       	ldi	r24, 0x81	; 129
     28e:	4f d1       	rcall	.+670    	; 0x52e <mcp2515_request_to_send>
     290:	0b c0       	rjmp	.+22     	; 0x2a8 <CAN_message_send_to_reg+0x80>
	}
	else if(reg == MCP_TXB1CTRL){
     292:	80 e4       	ldi	r24, 0x40	; 64
     294:	f8 12       	cpse	r15, r24
     296:	03 c0       	rjmp	.+6      	; 0x29e <CAN_message_send_to_reg+0x76>
		mcp2515_request_to_send(MCP_RTS_TX1);
     298:	82 e8       	ldi	r24, 0x82	; 130
     29a:	49 d1       	rcall	.+658    	; 0x52e <mcp2515_request_to_send>
     29c:	05 c0       	rjmp	.+10     	; 0x2a8 <CAN_message_send_to_reg+0x80>
	}
	else if(reg == MCP_TXB2CTRL){
     29e:	80 e5       	ldi	r24, 0x50	; 80
     2a0:	f8 12       	cpse	r15, r24
     2a2:	02 c0       	rjmp	.+4      	; 0x2a8 <CAN_message_send_to_reg+0x80>
		mcp2515_request_to_send(MCP_RTS_TX2);
     2a4:	84 e8       	ldi	r24, 0x84	; 132
     2a6:	43 d1       	rcall	.+646    	; 0x52e <mcp2515_request_to_send>
	}
}
     2a8:	df 91       	pop	r29
     2aa:	cf 91       	pop	r28
     2ac:	1f 91       	pop	r17
     2ae:	0f 91       	pop	r16
     2b0:	ff 90       	pop	r15
     2b2:	08 95       	ret

000002b4 <CAN_message_send>:
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
}


//Returns 1 if message was sedt, otherwise 0
uint8_t CAN_message_send(CAN_message const * const msg){
     2b4:	cf 93       	push	r28
     2b6:	df 93       	push	r29
     2b8:	ec 01       	movw	r28, r24
	
	//reg0, 0x30: status bit nr 2 
	//reg1, 0x40: status bit nr 4 
	//reg2, 0x50: status bit nr 6
	
	uint8_t status = mcp2515_read_status();
     2ba:	32 d1       	rcall	.+612    	; 0x520 <mcp2515_read_status>
	if(status | (1 << 2)){
		CAN_message_send_to_reg(msg, MCP_TXB0CTRL);
     2bc:	60 e3       	ldi	r22, 0x30	; 48
     2be:	ce 01       	movw	r24, r28
     2c0:	b3 df       	rcall	.-154    	; 0x228 <CAN_message_send_to_reg>
	}
	else{
		return 0;
	}
	return 1;
}
     2c2:	81 e0       	ldi	r24, 0x01	; 1
     2c4:	df 91       	pop	r29
     2c6:	cf 91       	pop	r28
     2c8:	08 95       	ret

000002ca <CAN_data_receive>:
	else if(reg == MCP_TXB2CTRL){
		mcp2515_request_to_send(MCP_RTS_TX2);
	}
}

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
     2ca:	ef 92       	push	r14
     2cc:	ff 92       	push	r15
     2ce:	0f 93       	push	r16
     2d0:	1f 93       	push	r17
     2d2:	cf 93       	push	r28
     2d4:	df 93       	push	r29
     2d6:	8c 01       	movw	r16, r24
     2d8:	e6 2e       	mov	r14, r22
	//memset(msg, 0, sizeof(CAN_message));
	
	uint8_t retVal = false;
	//reg0, 0x60: bit nr 0
	//reg1, 0x70: bit nr 1
	uint8_t status = mcp2515_read_status();
     2da:	22 d1       	rcall	.+580    	; 0x520 <mcp2515_read_status>
	if(status | (1 << ((reg>>4)-6))){
     2dc:	2e 2d       	mov	r18, r14
     2de:	22 95       	swap	r18
     2e0:	2f 70       	andi	r18, 0x0F	; 15
     2e2:	26 50       	subi	r18, 0x06	; 6
     2e4:	41 e0       	ldi	r20, 0x01	; 1
     2e6:	50 e0       	ldi	r21, 0x00	; 0
     2e8:	ba 01       	movw	r22, r20
     2ea:	02 c0       	rjmp	.+4      	; 0x2f0 <CAN_data_receive+0x26>
     2ec:	66 0f       	add	r22, r22
     2ee:	77 1f       	adc	r23, r23
     2f0:	2a 95       	dec	r18
     2f2:	e2 f7       	brpl	.-8      	; 0x2ec <CAN_data_receive+0x22>
     2f4:	9b 01       	movw	r18, r22
     2f6:	28 2b       	or	r18, r24
     2f8:	23 2b       	or	r18, r19
     2fa:	71 f1       	breq	.+92     	; 0x358 <CAN_data_receive+0x8e>
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
     2fc:	81 e0       	ldi	r24, 0x01	; 1
     2fe:	8e 0d       	add	r24, r14
     300:	f4 d0       	rcall	.+488    	; 0x4ea <mcp2515_read>
     302:	78 e0       	ldi	r23, 0x08	; 8
     304:	87 9f       	mul	r24, r23
     306:	e0 01       	movw	r28, r0
     308:	11 24       	eor	r1, r1
     30a:	f8 01       	movw	r30, r16
     30c:	d1 83       	std	Z+1, r29	; 0x01
     30e:	c0 83       	st	Z, r28
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
     310:	82 e0       	ldi	r24, 0x02	; 2
     312:	8e 0d       	add	r24, r14
     314:	ea d0       	rcall	.+468    	; 0x4ea <mcp2515_read>
     316:	82 95       	swap	r24
     318:	86 95       	lsr	r24
     31a:	87 70       	andi	r24, 0x07	; 7
     31c:	c8 2b       	or	r28, r24
     31e:	f8 01       	movw	r30, r16
     320:	d1 83       	std	Z+1, r29	; 0x01
     322:	c0 83       	st	Z, r28
		msg->length = mcp2515_read(reg+5) & 0x0f;
     324:	85 e0       	ldi	r24, 0x05	; 5
     326:	8e 0d       	add	r24, r14
     328:	e0 d0       	rcall	.+448    	; 0x4ea <mcp2515_read>
     32a:	8f 70       	andi	r24, 0x0F	; 15
     32c:	f8 01       	movw	r30, r16
     32e:	82 83       	std	Z+2, r24	; 0x02
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     330:	88 23       	and	r24, r24
     332:	a1 f0       	breq	.+40     	; 0x35c <CAN_data_receive+0x92>
     334:	e8 01       	movw	r28, r16
     336:	23 96       	adiw	r28, 0x03	; 3
     338:	f1 2c       	mov	r15, r1
			msg->data[i] = mcp2515_read(reg+6+i);
     33a:	f6 e0       	ldi	r31, 0x06	; 6
     33c:	ef 0e       	add	r14, r31
     33e:	8e 2d       	mov	r24, r14
     340:	8f 0d       	add	r24, r15
     342:	d3 d0       	rcall	.+422    	; 0x4ea <mcp2515_read>
     344:	89 93       	st	Y+, r24
	if(status | (1 << ((reg>>4)-6))){
		msg->id = (mcp2515_read(reg+1) << 3); //8 msb
		msg->id |= (mcp2515_read(reg+2) >> 5); //3 lsb
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
     346:	f3 94       	inc	r15
     348:	f8 01       	movw	r30, r16
     34a:	82 81       	ldd	r24, Z+2	; 0x02
     34c:	f8 16       	cp	r15, r24
     34e:	40 f4       	brcc	.+16     	; 0x360 <CAN_data_receive+0x96>
     350:	f8 e0       	ldi	r31, 0x08	; 8
     352:	ff 12       	cpse	r15, r31
     354:	f4 cf       	rjmp	.-24     	; 0x33e <CAN_data_receive+0x74>
     356:	06 c0       	rjmp	.+12     	; 0x364 <CAN_data_receive+0x9a>
}

bool CAN_data_receive(CAN_message* msg, uint8_t reg){
	//memset(msg, 0, sizeof(CAN_message));
	
	uint8_t retVal = false;
     358:	80 e0       	ldi	r24, 0x00	; 0
     35a:	05 c0       	rjmp	.+10     	; 0x366 <CAN_data_receive+0x9c>
		msg->length = mcp2515_read(reg+5) & 0x0f;
		
		for(uint8_t i=0; i<msg->length && i<8; ++i){
			msg->data[i] = mcp2515_read(reg+6+i);
		}
		retVal = true;
     35c:	81 e0       	ldi	r24, 0x01	; 1
     35e:	03 c0       	rjmp	.+6      	; 0x366 <CAN_data_receive+0x9c>
     360:	81 e0       	ldi	r24, 0x01	; 1
     362:	01 c0       	rjmp	.+2      	; 0x366 <CAN_data_receive+0x9c>
     364:	81 e0       	ldi	r24, 0x01	; 1
	}	
	return retVal;
}
     366:	df 91       	pop	r29
     368:	cf 91       	pop	r28
     36a:	1f 91       	pop	r17
     36c:	0f 91       	pop	r16
     36e:	ff 90       	pop	r15
     370:	ef 90       	pop	r14
     372:	08 95       	ret

00000374 <CAN_int>:

interrupt CAN_int(){
	if(!read_bit(INTERRUPT_PIN, INTERRUPT_BIT)){
     374:	4b 99       	sbic	0x09, 3	; 9
     376:	05 c0       	rjmp	.+10     	; 0x382 <CAN_int+0xe>
		interrupt retval = (interrupt)((mcp2515_read(MCP_CANSTAT)&MCP_CANSTAT_ICOD_MASK) >> 1);
     378:	8e e0       	ldi	r24, 0x0E	; 14
     37a:	b7 d0       	rcall	.+366    	; 0x4ea <mcp2515_read>
     37c:	8e 70       	andi	r24, 0x0E	; 14
		return retval;
     37e:	86 95       	lsr	r24
     380:	08 95       	ret
	}
	return noInt;
     382:	80 e0       	ldi	r24, 0x00	; 0
}
     384:	08 95       	ret

00000386 <CAN_all_int_clear>:
		mcp2515_bit_modify(MCP_CANINTF, interrupt_to_mask(CAN_interrupt), 0x00);	
	}
}

void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
     386:	60 e0       	ldi	r22, 0x00	; 0
     388:	8c e2       	ldi	r24, 0x2C	; 44
     38a:	bb c0       	rjmp	.+374    	; 0x502 <mcp2515_write>
     38c:	08 95       	ret

0000038e <CAN_init>:

#include <stdio.h>
#include <string.h>

void CAN_init(){
	clear_bit(INTERRUPT_DDR, INTERRUPT_BIT); //Input on the interrupt pin
     38e:	53 98       	cbi	0x0a, 3	; 10
	
	uint8_t value;
	SPI_init(); // Initialize SPI
     390:	eb d0       	rcall	.+470    	; 0x568 <SPI_init>
	mcp2515_reset(); // Send reset-command
     392:	e5 d0       	rcall	.+458    	; 0x55e <mcp2515_reset>
	
	// Self-test
	value = mcp2515_read(MCP_CANSTAT);
     394:	8e e0       	ldi	r24, 0x0E	; 14
     396:	a9 d0       	rcall	.+338    	; 0x4ea <mcp2515_read>
	if ((value & MODE_MASK) != MODE_CONFIG) {
     398:	80 7e       	andi	r24, 0xE0	; 224
     39a:	80 38       	cpi	r24, 0x80	; 128
     39c:	21 f0       	breq	.+8      	; 0x3a6 <CAN_init+0x18>
		puts("MCP2515 is NOT in configuration mode after reset!\n");
     39e:	87 e0       	ldi	r24, 0x07	; 7
     3a0:	92 e0       	ldi	r25, 0x02	; 2
     3a2:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <puts>
	}
		
	//Sets up RXBOCTRL
		//RXM = 01, activate filter, only short ID
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0RXM_MASK, 1 << 5);
     3a6:	40 e2       	ldi	r20, 0x20	; 32
     3a8:	60 e6       	ldi	r22, 0x60	; 96
     3aa:	80 e6       	ldi	r24, 0x60	; 96
     3ac:	c4 d0       	rcall	.+392    	; 0x536 <mcp2515_bit_modify>
		//BUKT: 1 -> transfers to RXB1 when RXB0 is full
	mcp2515_bit_modify(MCP_RXB0CTRL, MCP_RXB0BUKT_MASK, 1 << 2);
     3ae:	44 e0       	ldi	r20, 0x04	; 4
     3b0:	64 e0       	ldi	r22, 0x04	; 4
     3b2:	80 e6       	ldi	r24, 0x60	; 96
     3b4:	c0 d0       	rcall	.+384    	; 0x536 <mcp2515_bit_modify>
	//RXB1CTRL
		//RXM = 01, activate filter, only short ID
	mcp2515_bit_modify(MCP_RXB1CTRL, MCP_RXB1RXM_MASK, 1 << 5);
     3b6:	40 e2       	ldi	r20, 0x20	; 32
     3b8:	60 e6       	ldi	r22, 0x60	; 96
     3ba:	80 e7       	ldi	r24, 0x70	; 112
     3bc:	bc d0       	rcall	.+376    	; 0x536 <mcp2515_bit_modify>
	//TX2IE = 0 Transmit 2 empty interrupt
	//TX1IE = 0 Transmit 1 empty interrupt
	//TX0IE = 0 Transmit 0 empty interrupt
	//RX1IE = 1 Interrupt when there is data RX1
	//RX0IE = 1 Interrupt when there is data RX2
	mcp2515_write(MCP_CANINTE, 0b00100011);
     3be:	63 e2       	ldi	r22, 0x23	; 35
     3c0:	8b e2       	ldi	r24, 0x2B	; 43
     3c2:	9f d0       	rcall	.+318    	; 0x502 <mcp2515_write>
	
	//Filters:
	//Mask for RX0
	mcp2515_write(MCP_RXM0SIDH, NODE1_CANID_H_MASK >> 3);
     3c4:	60 ec       	ldi	r22, 0xC0	; 192
     3c6:	80 e2       	ldi	r24, 0x20	; 32
     3c8:	9c d0       	rcall	.+312    	; 0x502 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM0SIDL, 0b11100000U, NODE1_CANID_H_MASK << 5);
     3ca:	40 e2       	ldi	r20, 0x20	; 32
     3cc:	60 ee       	ldi	r22, 0xE0	; 224
     3ce:	81 e2       	ldi	r24, 0x21	; 33
     3d0:	b2 d0       	rcall	.+356    	; 0x536 <mcp2515_bit_modify>
	
	//Mask for RX1
	mcp2515_write(MCP_RXM1SIDH, NODE1_CANID_L_MASK >> 3);
     3d2:	60 ec       	ldi	r22, 0xC0	; 192
     3d4:	84 e2       	ldi	r24, 0x24	; 36
     3d6:	95 d0       	rcall	.+298    	; 0x502 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXM1SIDL, 0b11100000U, NODE1_CANID_L_MASK << 5);
     3d8:	40 e6       	ldi	r20, 0x60	; 96
     3da:	60 ee       	ldi	r22, 0xE0	; 224
     3dc:	85 e2       	ldi	r24, 0x25	; 37
     3de:	ab d0       	rcall	.+342    	; 0x536 <mcp2515_bit_modify>
	
	//Filter 0 (RX0, goes to RX1 if RX0 is full)
	mcp2515_write(MCP_RXF0SIDH, NODE1_CANID_HIGHPRIO_0 >> 3);
     3e0:	60 e4       	ldi	r22, 0x40	; 64
     3e2:	80 e0       	ldi	r24, 0x00	; 0
     3e4:	8e d0       	rcall	.+284    	; 0x502 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF0SIDL, 0b11100000U, NODE1_CANID_HIGHPRIO_0 << 5);
     3e6:	40 e0       	ldi	r20, 0x00	; 0
     3e8:	60 ee       	ldi	r22, 0xE0	; 224
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	a4 d0       	rcall	.+328    	; 0x536 <mcp2515_bit_modify>
	
	//Filter 1 (RX0, goes to RX1 if RX0 is full)
	mcp2515_write(MCP_RXF1SIDH, NODE1_CANID_HIGHPRIO_1 >> 3);
     3ee:	60 e4       	ldi	r22, 0x40	; 64
     3f0:	84 e0       	ldi	r24, 0x04	; 4
     3f2:	87 d0       	rcall	.+270    	; 0x502 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF1SIDL, 0b11100000U, NODE1_CANID_HIGHPRIO_1 << 5);
     3f4:	40 e2       	ldi	r20, 0x20	; 32
     3f6:	60 ee       	ldi	r22, 0xE0	; 224
     3f8:	85 e0       	ldi	r24, 0x05	; 5
     3fa:	9d d0       	rcall	.+314    	; 0x536 <mcp2515_bit_modify>
	
	//Filter 2 (RX1)
	mcp2515_write(MCP_RXF2SIDH, NODE1_CANID_0 >> 3);
     3fc:	60 ec       	ldi	r22, 0xC0	; 192
     3fe:	88 e0       	ldi	r24, 0x08	; 8
     400:	80 d0       	rcall	.+256    	; 0x502 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF2SIDL, 0b11100000U, NODE1_CANID_0 << 5);
     402:	40 e0       	ldi	r20, 0x00	; 0
     404:	60 ee       	ldi	r22, 0xE0	; 224
     406:	89 e0       	ldi	r24, 0x09	; 9
     408:	96 d0       	rcall	.+300    	; 0x536 <mcp2515_bit_modify>
	
	//Filter 3 (RX1)
	mcp2515_write(MCP_RXF3SIDH, NODE1_CANID_1 >> 3);
     40a:	60 ec       	ldi	r22, 0xC0	; 192
     40c:	80 e1       	ldi	r24, 0x10	; 16
     40e:	79 d0       	rcall	.+242    	; 0x502 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF3SIDL, 0b11100000U, NODE1_CANID_1 << 5);
     410:	40 e2       	ldi	r20, 0x20	; 32
     412:	60 ee       	ldi	r22, 0xE0	; 224
     414:	81 e1       	ldi	r24, 0x11	; 17
     416:	8f d0       	rcall	.+286    	; 0x536 <mcp2515_bit_modify>
	
	//Filter 4 (RX1)
	mcp2515_write(MCP_RXF4SIDH, NODE1_CANID_2 >> 3);
     418:	60 ec       	ldi	r22, 0xC0	; 192
     41a:	84 e1       	ldi	r24, 0x14	; 20
     41c:	72 d0       	rcall	.+228    	; 0x502 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF4SIDL, 0b11100000U, NODE1_CANID_2 << 5);
     41e:	40 e4       	ldi	r20, 0x40	; 64
     420:	60 ee       	ldi	r22, 0xE0	; 224
     422:	85 e1       	ldi	r24, 0x15	; 21
     424:	88 d0       	rcall	.+272    	; 0x536 <mcp2515_bit_modify>
	
	//Filter 5 (RX1)
	mcp2515_write(MCP_RXF5SIDH, NODE1_CANID_3 >> 3);
     426:	60 ec       	ldi	r22, 0xC0	; 192
     428:	88 e1       	ldi	r24, 0x18	; 24
     42a:	6b d0       	rcall	.+214    	; 0x502 <mcp2515_write>
	mcp2515_bit_modify(MCP_RXF5SIDL, 0b11100000U, NODE1_CANID_3 << 5);
     42c:	40 e6       	ldi	r20, 0x60	; 96
     42e:	60 ee       	ldi	r22, 0xE0	; 224
     430:	89 e1       	ldi	r24, 0x19	; 25
     432:	81 d0       	rcall	.+258    	; 0x536 <mcp2515_bit_modify>
	
	CAN_all_int_clear();
     434:	a8 df       	rcall	.-176    	; 0x386 <CAN_all_int_clear>
	mcp2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     436:	40 e0       	ldi	r20, 0x00	; 0
     438:	60 ee       	ldi	r22, 0xE0	; 224
     43a:	8f e0       	ldi	r24, 0x0F	; 15
     43c:	7c c0       	rjmp	.+248    	; 0x536 <mcp2515_bit_modify>
     43e:	08 95       	ret

00000440 <interrupt_to_mask>:
void CAN_all_int_clear(){
	mcp2515_write(MCP_CANINTF, 0x00);
}

uint8_t interrupt_to_mask(interrupt CAN_interrupt){
	switch(CAN_interrupt){
     440:	86 30       	cpi	r24, 0x06	; 6
     442:	31 f0       	breq	.+12     	; 0x450 <interrupt_to_mask+0x10>
     444:	87 30       	cpi	r24, 0x07	; 7
     446:	31 f0       	breq	.+12     	; 0x454 <interrupt_to_mask+0x14>
     448:	81 30       	cpi	r24, 0x01	; 1
     44a:	31 f0       	breq	.+12     	; 0x458 <interrupt_to_mask+0x18>
		case noInt:
			return 0x00;
     44c:	80 e0       	ldi	r24, 0x00	; 0
     44e:	08 95       	ret
		case err:
			return 0b00100000;
		case rx0:
			return 0b00000001;
     450:	81 e0       	ldi	r24, 0x01	; 1
     452:	08 95       	ret
		case rx1:
			return 0b00000010;
     454:	82 e0       	ldi	r24, 0x02	; 2
     456:	08 95       	ret
uint8_t interrupt_to_mask(interrupt CAN_interrupt){
	switch(CAN_interrupt){
		case noInt:
			return 0x00;
		case err:
			return 0b00100000;
     458:	80 e2       	ldi	r24, 0x20	; 32
		case rx1:
			return 0b00000010;
		default:
			return 0x00;
	}
}
     45a:	08 95       	ret

0000045c <CAN_int_clear>:
	}
	return noInt;
}

void CAN_int_clear(interrupt CAN_interrupt){
	if(CAN_interrupt != noInt){
     45c:	88 23       	and	r24, r24
     45e:	29 f0       	breq	.+10     	; 0x46a <CAN_int_clear+0xe>
		mcp2515_bit_modify(MCP_CANINTF, interrupt_to_mask(CAN_interrupt), 0x00);	
     460:	ef df       	rcall	.-34     	; 0x440 <interrupt_to_mask>
     462:	40 e0       	ldi	r20, 0x00	; 0
     464:	68 2f       	mov	r22, r24
     466:	8c e2       	ldi	r24, 0x2C	; 44
     468:	66 c0       	rjmp	.+204    	; 0x536 <mcp2515_bit_modify>
     46a:	08 95       	ret

0000046c <I2C_init>:
//Velger clock lik 285 714Hz ved prescaler lik 4^1 = 4, bitrate register = 5.

void I2C_init(){
	//Finn utgangen, og sett den til output?
	//I2C klokkehastighet på 285 714hz
	TWBR = 5;		//bitrate register
     46c:	85 e0       	ldi	r24, 0x05	; 5
     46e:	80 93 b8 00 	sts	0x00B8, r24
	TWSR |= (0b01); //Prescaler, 2 bit, gir scaling på 4^bitverdi
     472:	e9 eb       	ldi	r30, 0xB9	; 185
     474:	f0 e0       	ldi	r31, 0x00	; 0
     476:	80 81       	ld	r24, Z
     478:	81 60       	ori	r24, 0x01	; 1
     47a:	80 83       	st	Z, r24
	//set_bit(TWCR,TWEA); //Enable acknowledge bit //Muilig vi må gjøre det hver gang vi skal sende
	
	TWAR = (0b0001000 << 1) | (1 << 0); //Node2 sin adresse er 0000001, siste 1bit er at vi hører på general calls
     47c:	81 e1       	ldi	r24, 0x11	; 17
     47e:	80 93 ba 00 	sts	0x00BA, r24
	/*TWAMR disables bitene i adresse. Tror ikke vi trenger det?*/
	
	//red_bit(TWCR, TWWC); //Write collision flag, ?
	set_bit(TWCR,TWEN); //Aktiverer I2C
     482:	ec eb       	ldi	r30, 0xBC	; 188
     484:	f0 e0       	ldi	r31, 0x00	; 0
     486:	80 81       	ld	r24, Z
     488:	84 60       	ori	r24, 0x04	; 4
     48a:	80 83       	st	Z, r24
	//set_bit(TWCR,TWIE); //Interupt enable. Tror dette er ordentlig interupts, så det driter vi i.
	//uint8_t I2C_status = (TWSR >> 3);
	//TWDR = 0xff; //1 byte. I transmit mode: dataen som skal sendes. I receve mode: Dataen den har fått inn
	TWDR = 0xFF;
     48c:	8f ef       	ldi	r24, 0xFF	; 255
     48e:	80 93 bb 00 	sts	0x00BB, r24
     492:	08 95       	ret

00000494 <I2C_transmit>:
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
     494:	94 ea       	ldi	r25, 0xA4	; 164
     496:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     49a:	ec eb       	ldi	r30, 0xBC	; 188
     49c:	f0 e0       	ldi	r31, 0x00	; 0
     49e:	90 81       	ld	r25, Z
	TWDR = 0xFF;
}

void I2C_transmit(uint8_t data, uint8_t addr){
	TWCR = (1<<TWSTA)|(1<<TWINT)|(1<<TWEN); //Sender startbit, interupt clear og enable for å sende siganl
	while(!I2C_getInterrupt());	//Venter til start signalet er sendt
     4a0:	99 23       	and	r25, r25
     4a2:	ec f7       	brge	.-6      	; 0x49e <I2C_transmit+0xa>
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
     4a4:	66 0f       	add	r22, r22
     4a6:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4aa:	94 e8       	ldi	r25, 0x84	; 132
     4ac:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4b0:	ec eb       	ldi	r30, 0xBC	; 188
     4b2:	f0 e0       	ldi	r31, 0x00	; 0
     4b4:	90 81       	ld	r25, Z
	//printf("State:%u\n",TWSR&0xF8); //Start transmitted. BRA!

	TWDR = (addr<<1) | 0b0; //Sender adressen inn i transmittbuffer. Siste 7 er adresse, 1 bit er R/!W.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når slave addr + write er sendt, og ack er motatt
     4b6:	99 23       	and	r25, r25
     4b8:	ec f7       	brge	.-6      	; 0x4b4 <I2C_transmit+0x20>
	
	//printf("State:%u\n",TWSR&0xF8); //SLA+w has been transmited. Bra!
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
     4ba:	10 92 bb 00 	sts	0x00BB, r1
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4be:	94 e8       	ldi	r25, 0x84	; 132
     4c0:	90 93 bc 00 	sts	0x00BC, r25
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4c4:	ec eb       	ldi	r30, 0xBC	; 188
     4c6:	f0 e0       	ldi	r31, 0x00	; 0
     4c8:	90 81       	ld	r25, Z
	
	/*000 må være 0. RST 1 for reset alle DAC registere. PD 1->shut down mode (0 -> vanlig). A2(ignored) A1 A0 velger dac fra 0 til 3*/
	TWDR = 0b00000000; //Bruk dac0, ikke reset eller power down.
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når controll signal er sendt, og ack er motatt
     4ca:	99 23       	and	r25, r25
     4cc:	ec f7       	brge	.-6      	; 0x4c8 <I2C_transmit+0x34>
	
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
     4ce:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
     4d2:	84 e8       	ldi	r24, 0x84	; 132
     4d4:	80 93 bc 00 	sts	0x00BC, r24
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
}

//Forteller at den er ferdig med oppgaven
uint8_t I2C_getInterrupt(){
	return read_bit(TWCR,TWINT);
     4d8:	ec eb       	ldi	r30, 0xBC	; 188
     4da:	f0 e0       	ldi	r31, 0x00	; 0
     4dc:	80 81       	ld	r24, Z
	//printf("State:%u\n",TWSR&0xF8); //Data sendt, bra!
	
	TWDR = data;
	TWCR = (1<<TWINT)|(1<<TWEN); //Interupt clear og enable for å sende
	
	while(!I2C_getInterrupt());	//Interupt når data er sendt, og ack er motatt
     4de:	88 23       	and	r24, r24
     4e0:	ec f7       	brge	.-6      	; 0x4dc <I2C_transmit+0x48>
	
	//printf("State:%u\n\n",TWSR&0xF8); //Data sendt, bra!
	
	TWCR = (1<<TWSTO)|(1<<TWINT)|(1<<TWEN); //Stopbit, Interupt clear og enable for å sende
     4e2:	84 e9       	ldi	r24, 0x94	; 148
     4e4:	80 93 bc 00 	sts	0x00BC, r24
     4e8:	08 95       	ret

000004ea <mcp2515_read>:
#include "mcp2515.h"
#include "spi.h"
#include "MCP2515_register.h"


uint8_t mcp2515_read(uint8_t addr){
     4ea:	cf 93       	push	r28
     4ec:	c8 2f       	mov	r28, r24
	clear_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Activates CAN controller
     4ee:	2c 98       	cbi	0x05, 4	; 5
	SPI_communicate(MCP_READ);		//Sends instruction
     4f0:	83 e0       	ldi	r24, 0x03	; 3
     4f2:	42 d0       	rcall	.+132    	; 0x578 <SPI_communicate>
	SPI_communicate(addr);			//Sends the address
     4f4:	8c 2f       	mov	r24, r28
     4f6:	40 d0       	rcall	.+128    	; 0x578 <SPI_communicate>
	uint8_t val = SPI_communicate(0x00);	//Receives data
     4f8:	80 e0       	ldi	r24, 0x00	; 0
     4fa:	3e d0       	rcall	.+124    	; 0x578 <SPI_communicate>
	set_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Deactivates.
     4fc:	2c 9a       	sbi	0x05, 4	; 5
	return val;
}
     4fe:	cf 91       	pop	r28
     500:	08 95       	ret

00000502 <mcp2515_write>:

void mcp2515_write(uint8_t addr, uint8_t data){
     502:	cf 93       	push	r28
     504:	df 93       	push	r29
     506:	d8 2f       	mov	r29, r24
     508:	c6 2f       	mov	r28, r22
	clear_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Activates CAN controller
     50a:	2c 98       	cbi	0x05, 4	; 5
	SPI_communicate(MCP_WRITE);		//Sends instruction
     50c:	82 e0       	ldi	r24, 0x02	; 2
     50e:	34 d0       	rcall	.+104    	; 0x578 <SPI_communicate>
	SPI_communicate(addr);			//Sends the address
     510:	8d 2f       	mov	r24, r29
     512:	32 d0       	rcall	.+100    	; 0x578 <SPI_communicate>
	SPI_communicate(data);			//Sends data
     514:	8c 2f       	mov	r24, r28
     516:	30 d0       	rcall	.+96     	; 0x578 <SPI_communicate>
	set_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Deactivates.
     518:	2c 9a       	sbi	0x05, 4	; 5
}
     51a:	df 91       	pop	r29
     51c:	cf 91       	pop	r28
     51e:	08 95       	ret

00000520 <mcp2515_read_status>:

uint8_t mcp2515_read_status(){
	clear_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Activates CAN controller
     520:	2c 98       	cbi	0x05, 4	; 5
	SPI_communicate(MCP_READ_STATUS);	//Sends instruction
     522:	80 ea       	ldi	r24, 0xA0	; 160
     524:	29 d0       	rcall	.+82     	; 0x578 <SPI_communicate>
	uint8_t val = SPI_communicate(0x00);
     526:	80 e0       	ldi	r24, 0x00	; 0
     528:	27 d0       	rcall	.+78     	; 0x578 <SPI_communicate>
	set_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Deactivates
     52a:	2c 9a       	sbi	0x05, 4	; 5
	return val;
}
     52c:	08 95       	ret

0000052e <mcp2515_request_to_send>:


void mcp2515_request_to_send(uint8_t reg){
	clear_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Activates CAN controller
     52e:	2c 98       	cbi	0x05, 4	; 5
	SPI_communicate(reg);			//Sends instruction
     530:	23 d0       	rcall	.+70     	; 0x578 <SPI_communicate>
	set_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Deactivates
     532:	2c 9a       	sbi	0x05, 4	; 5
     534:	08 95       	ret

00000536 <mcp2515_bit_modify>:
}

void mcp2515_bit_modify(uint8_t addr, uint8_t mask, uint8_t data){
     536:	1f 93       	push	r17
     538:	cf 93       	push	r28
     53a:	df 93       	push	r29
     53c:	18 2f       	mov	r17, r24
     53e:	d6 2f       	mov	r29, r22
     540:	c4 2f       	mov	r28, r20
	clear_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Activates CAN controller
     542:	2c 98       	cbi	0x05, 4	; 5
	SPI_communicate(MCP_BITMOD);		//Sends instruction
     544:	85 e0       	ldi	r24, 0x05	; 5
     546:	18 d0       	rcall	.+48     	; 0x578 <SPI_communicate>
	SPI_communicate(addr);
     548:	81 2f       	mov	r24, r17
     54a:	16 d0       	rcall	.+44     	; 0x578 <SPI_communicate>
	SPI_communicate(mask);
     54c:	8d 2f       	mov	r24, r29
     54e:	14 d0       	rcall	.+40     	; 0x578 <SPI_communicate>
	SPI_communicate(data);
     550:	8c 2f       	mov	r24, r28
     552:	12 d0       	rcall	.+36     	; 0x578 <SPI_communicate>
	set_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Deactivates
     554:	2c 9a       	sbi	0x05, 4	; 5
}
     556:	df 91       	pop	r29
     558:	cf 91       	pop	r28
     55a:	1f 91       	pop	r17
     55c:	08 95       	ret

0000055e <mcp2515_reset>:

void mcp2515_reset(){
	clear_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Activates CAN controller
     55e:	2c 98       	cbi	0x05, 4	; 5
	SPI_communicate(MCP_RESET);		//Sends instruction
     560:	80 ec       	ldi	r24, 0xC0	; 192
     562:	0a d0       	rcall	.+20     	; 0x578 <SPI_communicate>
	set_bit(SLAVE_CS_REG, SLAVE_CS_BIT);	//Deactivates
     564:	2c 9a       	sbi	0x05, 4	; 5
     566:	08 95       	ret

00000568 <SPI_init>:

#include "spi.h"

void SPI_init(void){
	/* Set MOSI and SCK output, all others input */
	set_bit(MASTER_OUT_DDR, MASTER_OUT_BIT);
     568:	25 9a       	sbi	0x04, 5	; 4
	clear_bit(MASTER_INN_DDR, MASTER_INN_BIT);
     56a:	26 98       	cbi	0x04, 6	; 4
	set_bit(SLAVE_CLK_DDR, SLAVE_CLK_BIT);
     56c:	27 9a       	sbi	0x04, 7	; 4
	set_bit(SLAVE_CS_DDR, SLAVE_CS_BIT);
     56e:	24 9a       	sbi	0x04, 4	; 4
	
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     570:	8c b5       	in	r24, 0x2c	; 44
     572:	81 65       	ori	r24, 0x51	; 81
     574:	8c bd       	out	0x2c, r24	; 44
     576:	08 95       	ret

00000578 <SPI_communicate>:
	//SPIE, interrupt enable
}

char SPI_communicate(char cData){
	/* Start transmission */
	SPDR = cData;
     578:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while( !(SPSR&(1<<SPIF)) );
     57a:	0d b4       	in	r0, 0x2d	; 45
     57c:	07 fe       	sbrs	r0, 7
     57e:	fd cf       	rjmp	.-6      	; 0x57a <SPI_communicate+0x2>
	return SPDR;
     580:	8e b5       	in	r24, 0x2e	; 46
}
     582:	08 95       	ret

00000584 <USART_transmit>:
	fdevopen(USART_transmit, USART_receive);
}

void USART_transmit(unsigned char data){
	//Wait for empty transmit buffer
	while( !(UCSR0A&(1<<UDRE0)) );
     584:	e0 ec       	ldi	r30, 0xC0	; 192
     586:	f0 e0       	ldi	r31, 0x00	; 0
     588:	90 81       	ld	r25, Z
     58a:	95 ff       	sbrs	r25, 5
     58c:	fd cf       	rjmp	.-6      	; 0x588 <USART_transmit+0x4>

	//Put data into buffer, sends the data
	UDR0 = data;
     58e:	80 93 c6 00 	sts	0x00C6, r24
     592:	08 95       	ret

00000594 <USART_receive>:
}

unsigned char USART_receive(void){
	//Wait for data to be received
	while( !(UCSR0A&(1<<RXC0)) );
     594:	e0 ec       	ldi	r30, 0xC0	; 192
     596:	f0 e0       	ldi	r31, 0x00	; 0
     598:	80 81       	ld	r24, Z
     59a:	88 23       	and	r24, r24
     59c:	ec f7       	brge	.-6      	; 0x598 <USART_receive+0x4>
	//Get and return received data from buffer
	return UDR0;
     59e:	80 91 c6 00 	lds	r24, 0x00C6
}
     5a2:	08 95       	ret

000005a4 <USART_init>:
void USART_init(){
	//ubbr = F_CPU
	int8_t baudRate = BAUD;
	uint8_t ubrr = UBRR;
	//Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     5a4:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)ubrr;
     5a8:	8f ef       	ldi	r24, 0xFF	; 255
     5aa:	80 93 c4 00 	sts	0x00C4, r24
	
	//Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     5ae:	88 e1       	ldi	r24, 0x18	; 24
     5b0:	80 93 c1 00 	sts	0x00C1, r24
		//RXEN: Activates USART receiver
		//TXEN: Activates USART transmitter
		
	
	//Set frame format: 8data, 2stop bit
	UCSR0C = (3<<UCSZ00);
     5b4:	86 e0       	ldi	r24, 0x06	; 6
     5b6:	80 93 c2 00 	sts	0x00C2, r24
		//URSEL: Writes to UCSRC instead of UBRRH, when 1.
		//USBS0: Number of stop bits, 0->1bit, 1->2bit
		//UCZ0/1/2: Character size 011->8bit. 
		
	//Enable printf;
	fdevopen(USART_transmit, USART_receive);
     5ba:	6a ec       	ldi	r22, 0xCA	; 202
     5bc:	72 e0       	ldi	r23, 0x02	; 2
     5be:	82 ec       	ldi	r24, 0xC2	; 194
     5c0:	92 e0       	ldi	r25, 0x02	; 2
     5c2:	0c 94 e7 0e 	jmp	0x1dce	; 0x1dce <fdevopen>
     5c6:	08 95       	ret

000005c8 <motorbox_set_power>:
	else{
		motorbox_set_power(POS_DIR, percent +MOTOR_SLACK_OFFSET);
	}
}

void motorbox_set_power(uint8_t dir, uint8_t power){
     5c8:	96 2f       	mov	r25, r22
	if(dir){
     5ca:	88 23       	and	r24, r24
     5cc:	11 f0       	breq	.+4      	; 0x5d2 <motorbox_set_power+0xa>
		set_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     5ce:	8b 9a       	sbi	0x11, 3	; 17
     5d0:	01 c0       	rjmp	.+2      	; 0x5d4 <motorbox_set_power+0xc>
	}
	else{
		clear_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
     5d2:	8b 98       	cbi	0x11, 3	; 17
	}
	I2C_transmit(power,DAC_ADRESS);	
     5d4:	68 e2       	ldi	r22, 0x28	; 40
     5d6:	89 2f       	mov	r24, r25
     5d8:	5d cf       	rjmp	.-326    	; 0x494 <I2C_transmit>
     5da:	08 95       	ret

000005dc <motorbox_set_percent>:
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
	motorbox_reset_encoder();
}


void motorbox_set_percent(int16_t percent){
     5dc:	8c 39       	cpi	r24, 0x9C	; 156
     5de:	2f ef       	ldi	r18, 0xFF	; 255
     5e0:	92 07       	cpc	r25, r18
     5e2:	14 f4       	brge	.+4      	; 0x5e8 <motorbox_set_percent+0xc>
     5e4:	8c e9       	ldi	r24, 0x9C	; 156
     5e6:	9f ef       	ldi	r25, 0xFF	; 255
     5e8:	85 36       	cpi	r24, 0x65	; 101
     5ea:	91 05       	cpc	r25, r1
     5ec:	14 f0       	brlt	.+4      	; 0x5f2 <motorbox_set_percent+0x16>
     5ee:	84 e6       	ldi	r24, 0x64	; 100
     5f0:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;
	}
	if(percent<MOTOR_SLACK_TURNOFF && percent>-MOTOR_SLACK_TURNOFF){
     5f2:	9c 01       	movw	r18, r24
     5f4:	27 5f       	subi	r18, 0xF7	; 247
     5f6:	3f 4f       	sbci	r19, 0xFF	; 255
     5f8:	23 31       	cpi	r18, 0x13	; 19
     5fa:	31 05       	cpc	r19, r1
     5fc:	20 f4       	brcc	.+8      	; 0x606 <motorbox_set_percent+0x2a>
		motorbox_set_power(!POS_DIR, 0);
     5fe:	60 e0       	ldi	r22, 0x00	; 0
     600:	80 e0       	ldi	r24, 0x00	; 0
     602:	e2 cf       	rjmp	.-60     	; 0x5c8 <motorbox_set_power>
     604:	08 95       	ret
	}
	else if(percent < 0){
     606:	99 23       	and	r25, r25
     608:	2c f4       	brge	.+10     	; 0x614 <motorbox_set_percent+0x38>
		motorbox_set_power(!POS_DIR, -percent +MOTOR_SLACK_OFFSET);
     60a:	68 e2       	ldi	r22, 0x28	; 40
     60c:	68 1b       	sub	r22, r24
     60e:	80 e0       	ldi	r24, 0x00	; 0
     610:	db cf       	rjmp	.-74     	; 0x5c8 <motorbox_set_power>
     612:	08 95       	ret
	}
	else{
		motorbox_set_power(POS_DIR, percent +MOTOR_SLACK_OFFSET);
     614:	68 e2       	ldi	r22, 0x28	; 40
     616:	68 0f       	add	r22, r24
     618:	81 e0       	ldi	r24, 0x01	; 1
     61a:	d6 cf       	rjmp	.-84     	; 0x5c8 <motorbox_set_power>
     61c:	08 95       	ret

0000061e <motorbox_reset_encoder>:
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8); //The encoder data is inverted, so we have to deinvert
	return -BOARD_SIZE/2-encoder_data;	//The motor is going to start in the left corner, we want the middle of the board to be 0
}

void motorbox_reset_encoder(){
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     61e:	8e 98       	cbi	0x11, 6	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     620:	8a e6       	ldi	r24, 0x6A	; 106
     622:	8a 95       	dec	r24
     624:	f1 f7       	brne	.-4      	; 0x622 <motorbox_reset_encoder+0x4>
     626:	00 c0       	rjmp	.+0      	; 0x628 <motorbox_reset_encoder+0xa>
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
     628:	8e 9a       	sbi	0x11, 6	; 17
     62a:	08 95       	ret

0000062c <motorbox_init>:
 */ 

#include "MotorBox.h"

void motorbox_init(){
	MOTORBOX_CONTROLL_DDR |= (1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_RESET_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_ENABLE)|(1<<MOTOR_DIRECTION);
     62c:	80 b3       	in	r24, 0x10	; 16
     62e:	88 6f       	ori	r24, 0xF8	; 248
     630:	80 bb       	out	0x10, r24	; 16
	
	//Srkur på motoren
	set_bit(MOTORBOX_CONTROLL_REG, MOTOR_ENABLE);
     632:	8c 9a       	sbi	0x11, 4	; 17
	
	//Enabler output, velger lowbit, setter direction til -1
	MOTORBOX_CONTROLL_REG &= ~((1<<ENCODER_OUTPUTENABLE_NOT)|(1<<ENCODER_SELECTHIGHBIT)|(1<<MOTOR_DIRECTION));
     634:	81 b3       	in	r24, 0x11	; 17
     636:	87 75       	andi	r24, 0x57	; 87
     638:	81 bb       	out	0x11, r24	; 17
	motorbox_reset_encoder();
     63a:	f1 cf       	rjmp	.-30     	; 0x61e <motorbox_reset_encoder>
     63c:	08 95       	ret

0000063e <reverse_byte>:
	_delay_us(20);
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_RESET_NOT);
}

uint8_t reverse_byte(uint8_t b) {
	b = (b & 0b11110000) >> 4 | (b & 0b00001111) << 4; //Swaps the 4msb and 4lsb
     63e:	82 95       	swap	r24
	b = (b & 0b11001100) >> 2 | (b & 0b00110011) << 2; //Of the 4msb, the 2msb and 2lsb are swapped, same with the 4lsb
     640:	28 2f       	mov	r18, r24
     642:	23 73       	andi	r18, 0x33	; 51
     644:	22 0f       	add	r18, r18
     646:	22 0f       	add	r18, r18
     648:	98 2f       	mov	r25, r24
     64a:	9c 7c       	andi	r25, 0xCC	; 204
     64c:	96 95       	lsr	r25
     64e:	96 95       	lsr	r25
     650:	92 2b       	or	r25, r18
	b = (b & 0b10101010) >> 1 | (b & 0b01010101) << 1; //Of the 2msb the msb and lsb are swapped, same with all the other pairs
     652:	29 2f       	mov	r18, r25
     654:	25 75       	andi	r18, 0x55	; 85
     656:	22 0f       	add	r18, r18
     658:	9a 7a       	andi	r25, 0xAA	; 170
     65a:	89 2f       	mov	r24, r25
     65c:	86 95       	lsr	r24
	return b;
     65e:	82 2b       	or	r24, r18
     660:	08 95       	ret

00000662 <motorbox_get_encoder>:
		clear_bit(MOTORBOX_CONTROLL_REG,MOTOR_DIRECTION);
	}
	I2C_transmit(power,DAC_ADRESS);	
}

int16_t motorbox_get_encoder(){
     662:	cf 93       	push	r28
     664:	df 93       	push	r29
	set_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     666:	8d 9a       	sbi	0x11, 5	; 17
     668:	8a e6       	ldi	r24, 0x6A	; 106
     66a:	8a 95       	dec	r24
     66c:	f1 f7       	brne	.-4      	; 0x66a <motorbox_get_encoder+0x8>
     66e:	00 c0       	rjmp	.+0      	; 0x670 <motorbox_get_encoder+0xe>
	_delay_us(20);
	uint16_t encoder_data = reverse_byte(MOTORBOX_DATA_PIN);;
     670:	80 91 06 01 	lds	r24, 0x0106
     674:	e4 df       	rcall	.-56     	; 0x63e <reverse_byte>
     676:	c8 2f       	mov	r28, r24
     678:	d0 e0       	ldi	r29, 0x00	; 0
	clear_bit(MOTORBOX_CONTROLL_REG,ENCODER_SELECTHIGHBIT);
     67a:	8d 98       	cbi	0x11, 5	; 17
     67c:	8a e6       	ldi	r24, 0x6A	; 106
     67e:	8a 95       	dec	r24
     680:	f1 f7       	brne	.-4      	; 0x67e <motorbox_get_encoder+0x1c>
     682:	00 c0       	rjmp	.+0      	; 0x684 <motorbox_get_encoder+0x22>
	_delay_us(20);
	encoder_data |= (reverse_byte(MOTORBOX_DATA_PIN)<<8); //The encoder data is inverted, so we have to deinvert
     684:	80 91 06 01 	lds	r24, 0x0106
     688:	da df       	rcall	.-76     	; 0x63e <reverse_byte>
     68a:	d8 2b       	or	r29, r24
	return -BOARD_SIZE/2-encoder_data;	//The motor is going to start in the left corner, we want the middle of the board to be 0
}
     68c:	80 ed       	ldi	r24, 0xD0	; 208
     68e:	9e ee       	ldi	r25, 0xEE	; 238
     690:	8c 1b       	sub	r24, r28
     692:	9d 0b       	sbc	r25, r29
     694:	df 91       	pop	r29
     696:	cf 91       	pop	r28
     698:	08 95       	ret

0000069a <regulator_init>:
 * Created: 06.11.2015 11:02:05
 *  Author: sverrevr
 */ 
#include "regulator.h"

void regulator_init(Regulator* regulator){
     69a:	dc 01       	movw	r26, r24
	regulator->P = 20;
     69c:	40 e0       	ldi	r20, 0x00	; 0
     69e:	50 e0       	ldi	r21, 0x00	; 0
     6a0:	60 ea       	ldi	r22, 0xA0	; 160
     6a2:	71 e4       	ldi	r23, 0x41	; 65
     6a4:	4d 93       	st	X+, r20
     6a6:	5d 93       	st	X+, r21
     6a8:	6d 93       	st	X+, r22
     6aa:	7c 93       	st	X, r23
     6ac:	13 97       	sbiw	r26, 0x03	; 3
	regulator->I = 10;
     6ae:	40 e0       	ldi	r20, 0x00	; 0
     6b0:	50 e0       	ldi	r21, 0x00	; 0
     6b2:	60 e2       	ldi	r22, 0x20	; 32
     6b4:	71 e4       	ldi	r23, 0x41	; 65
     6b6:	14 96       	adiw	r26, 0x04	; 4
     6b8:	4d 93       	st	X+, r20
     6ba:	5d 93       	st	X+, r21
     6bc:	6d 93       	st	X+, r22
     6be:	7c 93       	st	X, r23
     6c0:	17 97       	sbiw	r26, 0x07	; 7
	regulator->D = 0.7;
     6c2:	43 e3       	ldi	r20, 0x33	; 51
     6c4:	53 e3       	ldi	r21, 0x33	; 51
     6c6:	63 e3       	ldi	r22, 0x33	; 51
     6c8:	7f e3       	ldi	r23, 0x3F	; 63
     6ca:	18 96       	adiw	r26, 0x08	; 8
     6cc:	4d 93       	st	X+, r20
     6ce:	5d 93       	st	X+, r21
     6d0:	6d 93       	st	X+, r22
     6d2:	7c 93       	st	X, r23
     6d4:	1b 97       	sbiw	r26, 0x0b	; 11
	regulator->u= 0;
     6d6:	1d 96       	adiw	r26, 0x0d	; 13
     6d8:	1c 92       	st	X, r1
     6da:	1e 92       	st	-X, r1
     6dc:	1c 97       	sbiw	r26, 0x0c	; 12
	regulator->integralValue = 0.0f;
     6de:	1e 96       	adiw	r26, 0x0e	; 14
     6e0:	1d 92       	st	X+, r1
     6e2:	1d 92       	st	X+, r1
     6e4:	1d 92       	st	X+, r1
     6e6:	1c 92       	st	X, r1
     6e8:	51 97       	sbiw	r26, 0x11	; 17
     6ea:	fc 01       	movw	r30, r24
     6ec:	72 96       	adiw	r30, 0x12	; 18
	for(uint8_t i=0;i<DERIVATIVE_SAMPLES;++i){
     6ee:	80 e0       	ldi	r24, 0x00	; 0
		regulator->derivativeHistory[i] = 0;
     6f0:	11 92       	st	Z+, r1
     6f2:	11 92       	st	Z+, r1
     6f4:	11 92       	st	Z+, r1
     6f6:	11 92       	st	Z+, r1
	regulator->P = 20;
	regulator->I = 10;
	regulator->D = 0.7;
	regulator->u= 0;
	regulator->integralValue = 0.0f;
	for(uint8_t i=0;i<DERIVATIVE_SAMPLES;++i){
     6f8:	8f 5f       	subi	r24, 0xFF	; 255
     6fa:	8a 30       	cpi	r24, 0x0A	; 10
     6fc:	c9 f7       	brne	.-14     	; 0x6f0 <regulator_init+0x56>
		regulator->derivativeHistory[i] = 0;
	}
	regulator->derivativePointer = 0;
     6fe:	da 96       	adiw	r26, 0x3a	; 58
     700:	1c 92       	st	X, r1
     702:	da 97       	sbiw	r26, 0x3a	; 58
	//regulator->refPosValue = 0.0f;
	regulator->prevVal = 0;
     704:	db 96       	adiw	r26, 0x3b	; 59
     706:	1c 92       	st	X, r1
     708:	08 95       	ret

0000070a <regulator_increment>:
	float dt = 0;
	/* Setter opp klokken som beregner tiden mellom hver incrementering*/
	//Bruker timer/counter 3 med normal opperation
}

void regulator_increment(Regulator* regulator, int16_t pos_ref){
     70a:	2f 92       	push	r2
     70c:	3f 92       	push	r3
     70e:	4f 92       	push	r4
     710:	5f 92       	push	r5
     712:	6f 92       	push	r6
     714:	7f 92       	push	r7
     716:	8f 92       	push	r8
     718:	9f 92       	push	r9
     71a:	af 92       	push	r10
     71c:	bf 92       	push	r11
     71e:	cf 92       	push	r12
     720:	df 92       	push	r13
     722:	ef 92       	push	r14
     724:	ff 92       	push	r15
     726:	0f 93       	push	r16
     728:	1f 93       	push	r17
     72a:	cf 93       	push	r28
     72c:	df 93       	push	r29
     72e:	00 d0       	rcall	.+0      	; 0x730 <regulator_increment+0x26>
     730:	cd b7       	in	r28, 0x3d	; 61
     732:	de b7       	in	r29, 0x3e	; 62
     734:	8c 01       	movw	r16, r24
     736:	7b 01       	movw	r14, r22
	int16_t encoderPos = motorbox_get_encoder();
     738:	94 df       	rcall	.-216    	; 0x662 <motorbox_get_encoder>
	int16_t avvik = (pos_ref-encoderPos)/(BOARD_SIZE/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
     73a:	97 01       	movw	r18, r14
     73c:	28 1b       	sub	r18, r24
     73e:	39 0b       	sbc	r19, r25
     740:	c9 01       	movw	r24, r18
     742:	68 e5       	ldi	r22, 0x58	; 88
     744:	70 e0       	ldi	r23, 0x00	; 0
     746:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <__divmodhi4>
     74a:	1b 01       	movw	r2, r22
	regulator->integralValue+=avvik*regulator->dt;
     74c:	88 27       	eor	r24, r24
     74e:	77 fd       	sbrc	r23, 7
     750:	80 95       	com	r24
     752:	98 2f       	mov	r25, r24
     754:	6b d5       	rcall	.+2774   	; 0x122c <__floatsisf>
     756:	4b 01       	movw	r8, r22
     758:	5c 01       	movw	r10, r24
     75a:	f8 01       	movw	r30, r16
     75c:	44 ac       	ldd	r4, Z+60	; 0x3c
     75e:	55 ac       	ldd	r5, Z+61	; 0x3d
     760:	66 ac       	ldd	r6, Z+62	; 0x3e
     762:	77 ac       	ldd	r7, Z+63	; 0x3f
     764:	a3 01       	movw	r20, r6
     766:	92 01       	movw	r18, r4
     768:	11 d6       	rcall	.+3106   	; 0x138c <__mulsf3>
     76a:	f8 01       	movw	r30, r16
     76c:	26 85       	ldd	r18, Z+14	; 0x0e
     76e:	37 85       	ldd	r19, Z+15	; 0x0f
     770:	40 89       	ldd	r20, Z+16	; 0x10
     772:	51 89       	ldd	r21, Z+17	; 0x11
     774:	58 d4       	rcall	.+2224   	; 0x1026 <__addsf3>
     776:	6b 01       	movw	r12, r22
     778:	7c 01       	movw	r14, r24
     77a:	f8 01       	movw	r30, r16
     77c:	66 87       	std	Z+14, r22	; 0x0e
     77e:	77 87       	std	Z+15, r23	; 0x0f
     780:	80 8b       	std	Z+16, r24	; 0x10
     782:	91 8b       	std	Z+17, r25	; 0x11
	float derivatLedd = 0;
	float sum = 0;
	if(regulator->dt != 0){
     784:	20 e0       	ldi	r18, 0x00	; 0
     786:	30 e0       	ldi	r19, 0x00	; 0
     788:	a9 01       	movw	r20, r18
     78a:	c3 01       	movw	r24, r6
     78c:	b2 01       	movw	r22, r4
     78e:	af d4       	rcall	.+2398   	; 0x10ee <__cmpsf2>
     790:	88 23       	and	r24, r24
     792:	09 f4       	brne	.+2      	; 0x796 <regulator_increment+0x8c>
     794:	45 c0       	rjmp	.+138    	; 0x820 <regulator_increment+0x116>
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
     796:	f8 01       	movw	r30, r16
     798:	f2 ad       	ldd	r31, Z+58	; 0x3a
     79a:	f9 83       	std	Y+1, r31	; 0x01
     79c:	98 01       	movw	r18, r16
     79e:	84 e0       	ldi	r24, 0x04	; 4
     7a0:	f8 9f       	mul	r31, r24
     7a2:	20 0d       	add	r18, r0
     7a4:	31 1d       	adc	r19, r1
     7a6:	11 24       	eor	r1, r1
     7a8:	3b 83       	std	Y+3, r19	; 0x03
     7aa:	2a 83       	std	Y+2, r18	; 0x02
     7ac:	f8 01       	movw	r30, r16
     7ae:	83 ad       	ldd	r24, Z+59	; 0x3b
     7b0:	b1 01       	movw	r22, r2
     7b2:	68 1b       	sub	r22, r24
     7b4:	71 09       	sbc	r23, r1
     7b6:	87 fd       	sbrc	r24, 7
     7b8:	73 95       	inc	r23
     7ba:	88 27       	eor	r24, r24
     7bc:	77 fd       	sbrc	r23, 7
     7be:	80 95       	com	r24
     7c0:	98 2f       	mov	r25, r24
     7c2:	34 d5       	rcall	.+2664   	; 0x122c <__floatsisf>
     7c4:	a3 01       	movw	r20, r6
     7c6:	92 01       	movw	r18, r4
     7c8:	96 d4       	rcall	.+2348   	; 0x10f6 <__divsf3>
     7ca:	ea 81       	ldd	r30, Y+2	; 0x02
     7cc:	fb 81       	ldd	r31, Y+3	; 0x03
     7ce:	62 8b       	std	Z+18, r22	; 0x12
     7d0:	73 8b       	std	Z+19, r23	; 0x13
     7d2:	84 8b       	std	Z+20, r24	; 0x14
     7d4:	95 8b       	std	Z+21, r25	; 0x15
		regulator->derivativePointer ++;
     7d6:	89 81       	ldd	r24, Y+1	; 0x01
     7d8:	8f 5f       	subi	r24, 0xFF	; 255
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
     7da:	8a 30       	cpi	r24, 0x0A	; 10
     7dc:	18 f4       	brcc	.+6      	; 0x7e4 <regulator_increment+0xda>
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
	float sum = 0;
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
     7de:	f8 01       	movw	r30, r16
     7e0:	82 af       	std	Z+58, r24	; 0x3a
     7e2:	02 c0       	rjmp	.+4      	; 0x7e8 <regulator_increment+0xde>
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
     7e4:	f8 01       	movw	r30, r16
     7e6:	12 ae       	std	Z+58, r1	; 0x3a
     7e8:	28 01       	movw	r4, r16
     7ea:	f2 e1       	ldi	r31, 0x12	; 18
     7ec:	4f 0e       	add	r4, r31
     7ee:	51 1c       	adc	r5, r1
	float dt = 0;
	/* Setter opp klokken som beregner tiden mellom hver incrementering*/
	//Bruker timer/counter 3 med normal opperation
}

void regulator_increment(Regulator* regulator, int16_t pos_ref){
     7f0:	0f 2e       	mov	r0, r31
     7f2:	fa e0       	ldi	r31, 0x0A	; 10
     7f4:	7f 2e       	mov	r7, r31
     7f6:	f0 2d       	mov	r31, r0
	int16_t encoderPos = motorbox_get_encoder();
	int16_t avvik = (pos_ref-encoderPos)/(BOARD_SIZE/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
	float sum = 0;
     7f8:	60 e0       	ldi	r22, 0x00	; 0
     7fa:	70 e0       	ldi	r23, 0x00	; 0
     7fc:	cb 01       	movw	r24, r22
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
		for(uint8_t i = 0; i < DERIVATIVE_SAMPLES; ++i){
			sum += regulator->derivativeHistory[i];
     7fe:	f2 01       	movw	r30, r4
     800:	21 91       	ld	r18, Z+
     802:	31 91       	ld	r19, Z+
     804:	41 91       	ld	r20, Z+
     806:	51 91       	ld	r21, Z+
     808:	2f 01       	movw	r4, r30
     80a:	0d d4       	rcall	.+2074   	; 0x1026 <__addsf3>
     80c:	7a 94       	dec	r7
	float sum = 0;
	if(regulator->dt != 0){
		regulator->derivativeHistory[regulator->derivativePointer] = (avvik-regulator->prevVal)/regulator->dt;
		regulator->derivativePointer ++;
		if(regulator->derivativePointer >= DERIVATIVE_SAMPLES){regulator->derivativePointer = 0; }
		for(uint8_t i = 0; i < DERIVATIVE_SAMPLES; ++i){
     80e:	b9 f7       	brne	.-18     	; 0x7fe <regulator_increment+0xf4>
			sum += regulator->derivativeHistory[i];
		}
		derivatLedd = sum/DERIVATIVE_SAMPLES;
     810:	20 e0       	ldi	r18, 0x00	; 0
     812:	30 e0       	ldi	r19, 0x00	; 0
     814:	40 e2       	ldi	r20, 0x20	; 32
     816:	51 e4       	ldi	r21, 0x41	; 65
     818:	6e d4       	rcall	.+2268   	; 0x10f6 <__divsf3>
     81a:	2b 01       	movw	r4, r22
     81c:	3c 01       	movw	r6, r24
     81e:	03 c0       	rjmp	.+6      	; 0x826 <regulator_increment+0x11c>

void regulator_increment(Regulator* regulator, int16_t pos_ref){
	int16_t encoderPos = motorbox_get_encoder();
	int16_t avvik = (pos_ref-encoderPos)/(BOARD_SIZE/100); //I prosent, -100er motor helt til høyre, mens vi vil helt til venstre
	regulator->integralValue+=avvik*regulator->dt;
	float derivatLedd = 0;
     820:	41 2c       	mov	r4, r1
     822:	51 2c       	mov	r5, r1
     824:	32 01       	movw	r6, r4
		}
		derivatLedd = sum/DERIVATIVE_SAMPLES;
	}
	//printf("%f\r", derivatLedd);
	
	regulator->u =  avvik * regulator->P + regulator->integralValue * regulator->I + derivatLedd * regulator->D;
     826:	f8 01       	movw	r30, r16
     828:	20 81       	ld	r18, Z
     82a:	31 81       	ldd	r19, Z+1	; 0x01
     82c:	42 81       	ldd	r20, Z+2	; 0x02
     82e:	53 81       	ldd	r21, Z+3	; 0x03
     830:	c5 01       	movw	r24, r10
     832:	b4 01       	movw	r22, r8
     834:	ab d5       	rcall	.+2902   	; 0x138c <__mulsf3>
     836:	4b 01       	movw	r8, r22
     838:	5c 01       	movw	r10, r24
     83a:	f8 01       	movw	r30, r16
     83c:	24 81       	ldd	r18, Z+4	; 0x04
     83e:	35 81       	ldd	r19, Z+5	; 0x05
     840:	46 81       	ldd	r20, Z+6	; 0x06
     842:	57 81       	ldd	r21, Z+7	; 0x07
     844:	c7 01       	movw	r24, r14
     846:	b6 01       	movw	r22, r12
     848:	a1 d5       	rcall	.+2882   	; 0x138c <__mulsf3>
     84a:	9b 01       	movw	r18, r22
     84c:	ac 01       	movw	r20, r24
     84e:	c5 01       	movw	r24, r10
     850:	b4 01       	movw	r22, r8
     852:	e9 d3       	rcall	.+2002   	; 0x1026 <__addsf3>
     854:	6b 01       	movw	r12, r22
     856:	7c 01       	movw	r14, r24
     858:	f8 01       	movw	r30, r16
     85a:	20 85       	ldd	r18, Z+8	; 0x08
     85c:	31 85       	ldd	r19, Z+9	; 0x09
     85e:	42 85       	ldd	r20, Z+10	; 0x0a
     860:	53 85       	ldd	r21, Z+11	; 0x0b
     862:	c3 01       	movw	r24, r6
     864:	b2 01       	movw	r22, r4
     866:	92 d5       	rcall	.+2852   	; 0x138c <__mulsf3>
     868:	9b 01       	movw	r18, r22
     86a:	ac 01       	movw	r20, r24
     86c:	c7 01       	movw	r24, r14
     86e:	b6 01       	movw	r22, r12
     870:	da d3       	rcall	.+1972   	; 0x1026 <__addsf3>
     872:	a9 d4       	rcall	.+2386   	; 0x11c6 <__fixsfsi>
     874:	f8 01       	movw	r30, r16
     876:	75 87       	std	Z+13, r23	; 0x0d
     878:	64 87       	std	Z+12, r22	; 0x0c
	regulator->prevVal = avvik;
     87a:	23 ae       	std	Z+59, r2	; 0x3b
}
     87c:	0f 90       	pop	r0
     87e:	0f 90       	pop	r0
     880:	0f 90       	pop	r0
     882:	df 91       	pop	r29
     884:	cf 91       	pop	r28
     886:	1f 91       	pop	r17
     888:	0f 91       	pop	r16
     88a:	ff 90       	pop	r15
     88c:	ef 90       	pop	r14
     88e:	df 90       	pop	r13
     890:	cf 90       	pop	r12
     892:	bf 90       	pop	r11
     894:	af 90       	pop	r10
     896:	9f 90       	pop	r9
     898:	8f 90       	pop	r8
     89a:	7f 90       	pop	r7
     89c:	6f 90       	pop	r6
     89e:	5f 90       	pop	r5
     8a0:	4f 90       	pop	r4
     8a2:	3f 90       	pop	r3
     8a4:	2f 90       	pop	r2
     8a6:	08 95       	ret

000008a8 <get_pos_from_percent>:
int16_t get_pos_from_percent(int8_t percent){
	return (BOARD_SIZE/200) * percent;
     8a8:	2c e2       	ldi	r18, 0x2C	; 44
     8aa:	82 02       	muls	r24, r18
     8ac:	c0 01       	movw	r24, r0
     8ae:	11 24       	eor	r1, r1
     8b0:	08 95       	ret

000008b2 <servo_init>:
 */ 
#include "servo.h"
#include "../MainInclude.h"

void servo_init(){
	set_bit(PWM_DDR, PWM_bit);
     8b2:	25 9a       	sbi	0x04, 5	; 4
	
	//Activating fast PWM
	TCCR1A |= (1<<WGM11);
     8b4:	a0 e8       	ldi	r26, 0x80	; 128
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	8c 91       	ld	r24, X
     8ba:	82 60       	ori	r24, 0x02	; 2
     8bc:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12)|(1<<WGM13);
     8be:	e1 e8       	ldi	r30, 0x81	; 129
     8c0:	f0 e0       	ldi	r31, 0x00	; 0
     8c2:	80 81       	ld	r24, Z
     8c4:	88 61       	ori	r24, 0x18	; 24
     8c6:	80 83       	st	Z, r24
	
	//Clear OC1A on compare match, set OC1A at BOTTOM
	TCCR1A |= (1<<COM1A1);
     8c8:	8c 91       	ld	r24, X
     8ca:	80 68       	ori	r24, 0x80	; 128
     8cc:	8c 93       	st	X, r24
	
	//Clock prescaler
	TCCR1B |= (clock_scaler << CS10);
     8ce:	80 81       	ld	r24, Z
     8d0:	82 60       	ori	r24, 0x02	; 2
     8d2:	80 83       	st	Z, r24
	
	//TOP signalet
	ICR1 = duty_cycle_ms * F_CPU / clock_scaler_val;
     8d4:	80 e4       	ldi	r24, 0x40	; 64
     8d6:	9c e9       	ldi	r25, 0x9C	; 156
     8d8:	90 93 87 00 	sts	0x0087, r25
     8dc:	80 93 86 00 	sts	0x0086, r24
	
	//Timer is compared to this value
	OCR1A = pulse_width_min * F_CPU / clock_scaler_val;
     8e0:	88 e0       	ldi	r24, 0x08	; 8
     8e2:	97 e0       	ldi	r25, 0x07	; 7
     8e4:	90 93 89 00 	sts	0x0089, r25
     8e8:	80 93 88 00 	sts	0x0088, r24
     8ec:	08 95       	ret

000008ee <servo_set>:
}

void servo_set(int percent){
     8ee:	8c 39       	cpi	r24, 0x9C	; 156
     8f0:	2f ef       	ldi	r18, 0xFF	; 255
     8f2:	92 07       	cpc	r25, r18
     8f4:	14 f4       	brge	.+4      	; 0x8fa <servo_set+0xc>
     8f6:	8c e9       	ldi	r24, 0x9C	; 156
     8f8:	9f ef       	ldi	r25, 0xFF	; 255
     8fa:	85 36       	cpi	r24, 0x65	; 101
     8fc:	91 05       	cpc	r25, r1
     8fe:	14 f0       	brlt	.+4      	; 0x904 <servo_set+0x16>
     900:	84 e6       	ldi	r24, 0x64	; 100
     902:	90 e0       	ldi	r25, 0x00	; 0
		percent = 100;
	}
	else if(percent < -100){
		percent = -100;		
	}
	OCR1A = (pulse_width_neutral + ((pulse_width_max-pulse_width_min)/200)*(-percent))* F_CPU / clock_scaler_val;
     904:	66 27       	eor	r22, r22
     906:	77 27       	eor	r23, r23
     908:	68 1b       	sub	r22, r24
     90a:	79 0b       	sbc	r23, r25
     90c:	88 27       	eor	r24, r24
     90e:	77 fd       	sbrc	r23, 7
     910:	80 95       	com	r24
     912:	98 2f       	mov	r25, r24
     914:	8b d4       	rcall	.+2326   	; 0x122c <__floatsisf>
     916:	2b e9       	ldi	r18, 0x9B	; 155
     918:	33 e5       	ldi	r19, 0x53	; 83
     91a:	49 ec       	ldi	r20, 0xC9	; 201
     91c:	56 e3       	ldi	r21, 0x36	; 54
     91e:	36 d5       	rcall	.+2668   	; 0x138c <__mulsf3>
     920:	26 ea       	ldi	r18, 0xA6	; 166
     922:	3b e9       	ldi	r19, 0x9B	; 155
     924:	44 ec       	ldi	r20, 0xC4	; 196
     926:	5a e3       	ldi	r21, 0x3A	; 58
     928:	7e d3       	rcall	.+1788   	; 0x1026 <__addsf3>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	34 e2       	ldi	r19, 0x24	; 36
     92e:	44 e7       	ldi	r20, 0x74	; 116
     930:	5b e4       	ldi	r21, 0x4B	; 75
     932:	2c d5       	rcall	.+2648   	; 0x138c <__mulsf3>
     934:	20 e0       	ldi	r18, 0x00	; 0
     936:	30 e0       	ldi	r19, 0x00	; 0
     938:	40 e0       	ldi	r20, 0x00	; 0
     93a:	5e e3       	ldi	r21, 0x3E	; 62
     93c:	27 d5       	rcall	.+2638   	; 0x138c <__mulsf3>
     93e:	48 d4       	rcall	.+2192   	; 0x11d0 <__fixunssfsi>
     940:	70 93 89 00 	sts	0x0089, r23
     944:	60 93 88 00 	sts	0x0088, r22
     948:	08 95       	ret

0000094a <main>:
#include "MotorDrivers/Solenoid.h"
#include "SensorDrivers/HC-SR04.h"

#include <avr/interrupt.h>

int main(){
     94a:	cf 93       	push	r28
     94c:	df 93       	push	r29
     94e:	cd b7       	in	r28, 0x3d	; 61
     950:	de b7       	in	r29, 0x3e	; 62
     952:	c6 57       	subi	r28, 0x76	; 118
     954:	d1 09       	sbc	r29, r1
     956:	0f b6       	in	r0, 0x3f	; 63
     958:	f8 94       	cli
     95a:	de bf       	out	0x3e, r29	; 62
     95c:	0f be       	out	0x3f, r0	; 63
     95e:	cd bf       	out	0x3d, r28	; 61
	sei(); // Global interrupt enable
     960:	78 94       	sei
	//cli(); // Global interrupt disable
	
	/*INITIALISATION*/
	USART_init();
     962:	20 de       	rcall	.-960    	; 0x5a4 <USART_init>
	puts("Usart init done");
     964:	8a e3       	ldi	r24, 0x3A	; 58
     966:	92 e0       	ldi	r25, 0x02	; 2
     968:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <puts>
	CAN_init();
     96c:	10 dd       	rcall	.-1504   	; 0x38e <CAN_init>
	puts("Can init done");
     96e:	8a e4       	ldi	r24, 0x4A	; 74
     970:	92 e0       	ldi	r25, 0x02	; 2
     972:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <puts>
	servo_init();
     976:	9d df       	rcall	.-198    	; 0x8b2 <servo_init>
	puts("Servo init done");
     978:	88 e5       	ldi	r24, 0x58	; 88
     97a:	92 e0       	ldi	r25, 0x02	; 2
     97c:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <puts>
	adc_init();
     980:	41 d1       	rcall	.+642    	; 0xc04 <adc_init>
	puts("ADC init done");
     982:	88 e6       	ldi	r24, 0x68	; 104
     984:	92 e0       	ldi	r25, 0x02	; 2
     986:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <puts>
	I2C_init();
     98a:	70 dd       	rcall	.-1312   	; 0x46c <I2C_init>
	puts("I2C init done");
     98c:	86 e7       	ldi	r24, 0x76	; 118
     98e:	92 e0       	ldi	r25, 0x02	; 2
     990:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <puts>
	motorbox_init();
     994:	4b de       	rcall	.-874    	; 0x62c <motorbox_init>
	puts("Motor init done");
     996:	84 e8       	ldi	r24, 0x84	; 132
     998:	92 e0       	ldi	r25, 0x02	; 2
     99a:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <puts>
	SOLENOID_INIT;
     99e:	82 9a       	sbi	0x10, 2	; 16
	SOLENOID_DEACTIVATE;
     9a0:	8a 9a       	sbi	0x11, 2	; 17
	puts("Solenoid init done");
     9a2:	84 e9       	ldi	r24, 0x94	; 148
     9a4:	92 e0       	ldi	r25, 0x02	; 2
     9a6:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <puts>
	
	Regulator regulator;
	regulator_init(&regulator);
     9aa:	ce 01       	movw	r24, r28
     9ac:	01 96       	adiw	r24, 0x01	; 1
     9ae:	75 de       	rcall	.-790    	; 0x69a <regulator_init>
	puts("Regulator init done");
     9b0:	87 ea       	ldi	r24, 0xA7	; 167
     9b2:	92 e0       	ldi	r25, 0x02	; 2
     9b4:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <puts>
	
	echo_init();
     9b8:	79 d2       	rcall	.+1266   	; 0xeac <echo_init>
	ECHO_data S0_data;
	ECHO_data S1_data;
	echo_data_init(&S0_data);
     9ba:	ce 01       	movw	r24, r28
     9bc:	8f 5b       	subi	r24, 0xBF	; 191
     9be:	9f 4f       	sbci	r25, 0xFF	; 255
     9c0:	99 d2       	rcall	.+1330   	; 0xef4 <echo_data_init>
	echo_data_init(&S1_data);
     9c2:	ce 01       	movw	r24, r28
     9c4:	82 5b       	subi	r24, 0xB2	; 178
     9c6:	9f 4f       	sbci	r25, 0xFF	; 255
     9c8:	95 d2       	rcall	.+1322   	; 0xef4 <echo_data_init>
	puts("Distance sensor init done");
     9ca:	8b eb       	ldi	r24, 0xBB	; 187
     9cc:	92 e0       	ldi	r25, 0x02	; 2
     9ce:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <puts>
	/*CAN message variables*/
	interrupt CAN_interrupt;
	
	//Message holding the recieved message.
	CAN_message msgInn;
	msgInn.length = 0;
     9d2:	6e 96       	adiw	r28, 0x1e	; 30
     9d4:	1f ae       	std	Y+63, r1	; 0x3f
     9d6:	6e 97       	sbiw	r28, 0x1e	; 30
	
	//Holds a blueprint for gamesignal messages
	//msgPoint.data[GAMESIGNAL_SIGNAL_BYTE] should be updated with 
	//the correct information before sending
	CAN_message msgGameSignal;
	msgGameSignal.length = GAMESIGNAL_MSGLEN;
     9d8:	22 e0       	ldi	r18, 0x02	; 2
     9da:	a9 96       	adiw	r28, 0x29	; 41
     9dc:	2f af       	std	Y+63, r18	; 0x3f
     9de:	a9 97       	sbiw	r28, 0x29	; 41
	msgGameSignal.id = NODE1_CANID_0;
     9e0:	80 e0       	ldi	r24, 0x00	; 0
     9e2:	96 e0       	ldi	r25, 0x06	; 6
     9e4:	a8 96       	adiw	r28, 0x28	; 40
     9e6:	9f af       	std	Y+63, r25	; 0x3f
     9e8:	8e af       	std	Y+62, r24	; 0x3e
     9ea:	a8 97       	sbiw	r28, 0x28	; 40
	msgGameSignal.data[CANMSG_PACKAGESPECIFIER] = PACKAGESPECIFIER_GAMESIGNAL;
     9ec:	aa 96       	adiw	r28, 0x2a	; 42
     9ee:	2f af       	std	Y+63, r18	; 0x3f
     9f0:	aa 97       	sbiw	r28, 0x2a	; 42
	int16_t joySpeed = 0;
	int16_t joyPos = 0;
	
	bool solenidPush = 0; //0=don't extend, 1=extend
	
	puts("All init done");
     9f2:	85 ed       	ldi	r24, 0xD5	; 213
     9f4:	92 e0       	ldi	r25, 0x02	; 2
     9f6:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <puts>
	ADC_signal adcSignal;
	
	int16_t joySpeed = 0;
	int16_t joyPos = 0;
	
	bool solenidPush = 0; //0=don't extend, 1=extend
     9fa:	91 2c       	mov	r9, r1
	bool gameModeChanged = false;
	
	ADC_signal adcSignal;
	
	int16_t joySpeed = 0;
	int16_t joyPos = 0;
     9fc:	61 2c       	mov	r6, r1
     9fe:	71 2c       	mov	r7, r1
	msgGameSignal.length = GAMESIGNAL_MSGLEN;
	msgGameSignal.id = NODE1_CANID_0;
	msgGameSignal.data[CANMSG_PACKAGESPECIFIER] = PACKAGESPECIFIER_GAMESIGNAL;
	
	
	uint8_t gameMode = GAMEMODE_OFF;
     a00:	51 2c       	mov	r5, r1
		CAN_interrupt = CAN_int();
		switch(CAN_interrupt){
			case noInt:
				break;
			case err:
				printf("CAN ERROR");
     a02:	0f 2e       	mov	r0, r31
     a04:	f3 ee       	ldi	r31, 0xE3	; 227
     a06:	ef 2e       	mov	r14, r31
     a08:	f2 e0       	ldi	r31, 0x02	; 2
     a0a:	ff 2e       	mov	r15, r31
     a0c:	f0 2d       	mov	r31, r0
			//Measures if the led i blocked
			adc_measure(&adcSignal);
			
			//Writes down the time interval since last round.
			//Used in the regulator, and other integral action
			regulator.dt = TCNT3*1.0/((F_CPU/64)*1.0);
     a0e:	0f 2e       	mov	r0, r31
     a10:	f4 e9       	ldi	r31, 0x94	; 148
     a12:	2f 2e       	mov	r2, r31
     a14:	31 2c       	mov	r3, r1
     a16:	f0 2d       	mov	r31, r0
				set_bit(SOLENOID_PORT,SOLENOID_BIT);
			}
			
			//if there was a rising edge on the adcSignal, then the game is lost
			if(adcSignal.edge){
				msgGameSignal.data[GAMESIGNAL_SIGNAL_BYTE] = GAMESIGNAL_STOP;
     a18:	44 24       	eor	r4, r4
     a1a:	43 94       	inc	r4
		
		/*Game controll system*/
		if(gameMode != GAMEMODE_OFF){
			//if the gamemode changed to this state, then things need to be activated
			if(gameModeChanged){
				REGULATOR_TIMER_ACTIVATE;
     a1c:	0f 2e       	mov	r0, r31
     a1e:	f1 e9       	ldi	r31, 0x91	; 145
     a20:	af 2e       	mov	r10, r31
     a22:	b1 2c       	mov	r11, r1
     a24:	f0 2d       	mov	r31, r0
				motorbox_reset_encoder();
				ETIMER_TRIGGER_ENABLE;
     a26:	0f 2e       	mov	r0, r31
     a28:	f1 e2       	ldi	r31, 0x21	; 33
     a2a:	cf 2e       	mov	r12, r31
     a2c:	dd 24       	eor	r13, r13
     a2e:	d3 94       	inc	r13
     a30:	f0 2d       	mov	r31, r0
	
	puts("All init done");
	
	while(1){
		/*Can message handeler*/
		CAN_interrupt = CAN_int();
     a32:	a0 dc       	rcall	.-1728   	; 0x374 <CAN_int>
     a34:	18 2f       	mov	r17, r24
		switch(CAN_interrupt){
     a36:	86 30       	cpi	r24, 0x06	; 6
     a38:	59 f0       	breq	.+22     	; 0xa50 <main+0x106>
     a3a:	87 30       	cpi	r24, 0x07	; 7
     a3c:	79 f0       	breq	.+30     	; 0xa5c <main+0x112>
     a3e:	81 30       	cpi	r24, 0x01	; 1
     a40:	99 f4       	brne	.+38     	; 0xa68 <main+0x11e>
			case noInt:
				break;
			case err:
				printf("CAN ERROR");
     a42:	ff 92       	push	r15
     a44:	ef 92       	push	r14
     a46:	0e 94 63 0f 	call	0x1ec6	; 0x1ec6 <printf>
				break;
     a4a:	0f 90       	pop	r0
     a4c:	0f 90       	pop	r0
     a4e:	0e c0       	rjmp	.+28     	; 0xa6c <main+0x122>
			case rx0:
				CAN_data_receive(&msgInn, MCP_RXB0CTRL);
     a50:	60 e6       	ldi	r22, 0x60	; 96
     a52:	ce 01       	movw	r24, r28
     a54:	85 5a       	subi	r24, 0xA5	; 165
     a56:	9f 4f       	sbci	r25, 0xFF	; 255
     a58:	38 dc       	rcall	.-1936   	; 0x2ca <CAN_data_receive>
				break;
     a5a:	08 c0       	rjmp	.+16     	; 0xa6c <main+0x122>
			case rx1:
				CAN_data_receive(&msgInn, MCP_RXB1CTRL);
     a5c:	60 e7       	ldi	r22, 0x70	; 112
     a5e:	ce 01       	movw	r24, r28
     a60:	85 5a       	subi	r24, 0xA5	; 165
     a62:	9f 4f       	sbci	r25, 0xFF	; 255
     a64:	32 dc       	rcall	.-1948   	; 0x2ca <CAN_data_receive>
				break;
     a66:	02 c0       	rjmp	.+4      	; 0xa6c <main+0x122>
			default:
				break;
		}
		//Resets the interrupt if there was one
		if(CAN_interrupt != noInt) CAN_int_clear(CAN_interrupt);
     a68:	88 23       	and	r24, r24
     a6a:	11 f0       	breq	.+4      	; 0xa70 <main+0x126>
     a6c:	81 2f       	mov	r24, r17
     a6e:	f6 dc       	rcall	.-1556   	; 0x45c <CAN_int_clear>
		
		//if we got a message, then the length would be non 0
		if(msgInn.length){
     a70:	6e 96       	adiw	r28, 0x1e	; 30
     a72:	8f ad       	ldd	r24, Y+63	; 0x3f
     a74:	6e 97       	sbiw	r28, 0x1e	; 30
     a76:	88 23       	and	r24, r24
     a78:	a9 f0       	breq	.+42     	; 0xaa4 <main+0x15a>
			switch(msgInn.data[CANMSG_PACKAGESPECIFIER]){
     a7a:	6f 96       	adiw	r28, 0x1f	; 31
     a7c:	8f ad       	ldd	r24, Y+63	; 0x3f
     a7e:	6f 97       	sbiw	r28, 0x1f	; 31
     a80:	88 23       	and	r24, r24
     a82:	19 f0       	breq	.+6      	; 0xa8a <main+0x140>
     a84:	81 30       	cpi	r24, 0x01	; 1
     a86:	29 f0       	breq	.+10     	; 0xa92 <main+0x148>
     a88:	0d c0       	rjmp	.+26     	; 0xaa4 <main+0x15a>
				case PACKAGESPECIFIER_MOTORSIGNALS:
					msgInn.length = 0; //Indicates that the message is read
     a8a:	6e 96       	adiw	r28, 0x1e	; 30
     a8c:	1f ae       	std	Y+63, r1	; 0x3f
     a8e:	6e 97       	sbiw	r28, 0x1e	; 30
				break;
     a90:	09 c0       	rjmp	.+18     	; 0xaa4 <main+0x15a>
				case PACKAGESPECIFIER_GAMEMODE:
					gameMode = msgInn.data[GAMEMODE_MODE_BYTE];
     a92:	a0 96       	adiw	r28, 0x20	; 32
     a94:	5f ac       	ldd	r5, Y+63	; 0x3f
     a96:	a0 97       	sbiw	r28, 0x20	; 32
					gameModeChanged = 1;
					msgInn.length = 0; //Indicates that the message is read
     a98:	6e 96       	adiw	r28, 0x1e	; 30
     a9a:	1f ae       	std	Y+63, r1	; 0x3f
     a9c:	6e 97       	sbiw	r28, 0x1e	; 30
			
		}
		
		
		/*Game controll system*/
		if(gameMode != GAMEMODE_OFF){
     a9e:	51 10       	cpse	r5, r1
     aa0:	a2 c0       	rjmp	.+324    	; 0xbe6 <main+0x29c>
     aa2:	91 c0       	rjmp	.+290    	; 0xbc6 <main+0x27c>
     aa4:	55 20       	and	r5, r5
     aa6:	09 f4       	brne	.+2      	; 0xaaa <main+0x160>
     aa8:	c4 cf       	rjmp	.-120    	; 0xa32 <main+0xe8>
				gameModeChanged = 0;
			}
			
						
			//Measures if the led i blocked
			adc_measure(&adcSignal);
     aaa:	ce 01       	movw	r24, r28
     aac:	8f 58       	subi	r24, 0x8F	; 143
     aae:	9f 4f       	sbci	r25, 0xFF	; 255
     ab0:	d5 d0       	rcall	.+426    	; 0xc5c <adc_measure>
			
			//Writes down the time interval since last round.
			//Used in the regulator, and other integral action
			regulator.dt = TCNT3*1.0/((F_CPU/64)*1.0);
     ab2:	f1 01       	movw	r30, r2
     ab4:	60 81       	ld	r22, Z
     ab6:	71 81       	ldd	r23, Z+1	; 0x01
     ab8:	80 e0       	ldi	r24, 0x00	; 0
     aba:	90 e0       	ldi	r25, 0x00	; 0
     abc:	b5 d3       	rcall	.+1898   	; 0x1228 <__floatunsisf>
     abe:	20 e0       	ldi	r18, 0x00	; 0
     ac0:	34 e2       	ldi	r19, 0x24	; 36
     ac2:	44 e7       	ldi	r20, 0x74	; 116
     ac4:	58 e4       	ldi	r21, 0x48	; 72
     ac6:	17 d3       	rcall	.+1582   	; 0x10f6 <__divsf3>
     ac8:	21 96       	adiw	r28, 0x01	; 1
     aca:	6c af       	std	Y+60, r22	; 0x3c
     acc:	7d af       	std	Y+61, r23	; 0x3d
     ace:	8e af       	std	Y+62, r24	; 0x3e
     ad0:	9f af       	std	Y+63, r25	; 0x3f
     ad2:	21 97       	sbiw	r28, 0x01	; 1
			TCNT3 = 0;	//Resets the timer.
     ad4:	f1 01       	movw	r30, r2
     ad6:	11 82       	std	Z+1, r1	; 0x01
     ad8:	10 82       	st	Z, r1
			
			//Sets the servo accorging to the slider from node1
			servo_set(msgInn.data[CANMSG_SLIDERR_BYTE]);
     ada:	a1 96       	adiw	r28, 0x21	; 33
     adc:	8f ad       	ldd	r24, Y+63	; 0x3f
     ade:	a1 97       	sbiw	r28, 0x21	; 33
     ae0:	99 27       	eor	r25, r25
     ae2:	87 fd       	sbrc	r24, 7
     ae4:	90 95       	com	r25
     ae6:	03 df       	rcall	.-506    	; 0x8ee <servo_set>
			
			if(gameMode == GAMEMODE_JS){
     ae8:	f1 e0       	ldi	r31, 0x01	; 1
     aea:	5f 12       	cpse	r5, r31
     aec:	2d c0       	rjmp	.+90     	; 0xb48 <main+0x1fe>
				//The joystick indicates the movement speed of the motor
				joySpeed = msgInn.data[CANMSG_JSX_BYTE];
				//We integrate up the joystick signal to get a position reference. 
				joyPos += get_pos_from_percent(joySpeed)* regulator.dt * CONTROLLER_GAIN;
     aee:	a2 96       	adiw	r28, 0x22	; 34
     af0:	8f ad       	ldd	r24, Y+63	; 0x3f
     af2:	a2 97       	sbiw	r28, 0x22	; 34
     af4:	d9 de       	rcall	.-590    	; 0x8a8 <get_pos_from_percent>
     af6:	8c 01       	movw	r16, r24
     af8:	b3 01       	movw	r22, r6
     afa:	88 27       	eor	r24, r24
     afc:	77 fd       	sbrc	r23, 7
     afe:	80 95       	com	r24
     b00:	98 2f       	mov	r25, r24
     b02:	94 d3       	rcall	.+1832   	; 0x122c <__floatsisf>
     b04:	3b 01       	movw	r6, r22
     b06:	4c 01       	movw	r8, r24
     b08:	b8 01       	movw	r22, r16
     b0a:	88 27       	eor	r24, r24
     b0c:	77 fd       	sbrc	r23, 7
     b0e:	80 95       	com	r24
     b10:	98 2f       	mov	r25, r24
     b12:	8c d3       	rcall	.+1816   	; 0x122c <__floatsisf>
     b14:	21 96       	adiw	r28, 0x01	; 1
     b16:	2c ad       	ldd	r18, Y+60	; 0x3c
     b18:	3d ad       	ldd	r19, Y+61	; 0x3d
     b1a:	4e ad       	ldd	r20, Y+62	; 0x3e
     b1c:	5f ad       	ldd	r21, Y+63	; 0x3f
     b1e:	21 97       	sbiw	r28, 0x01	; 1
     b20:	35 d4       	rcall	.+2154   	; 0x138c <__mulsf3>
     b22:	9b 01       	movw	r18, r22
     b24:	ac 01       	movw	r20, r24
     b26:	7f d2       	rcall	.+1278   	; 0x1026 <__addsf3>
     b28:	9b 01       	movw	r18, r22
     b2a:	ac 01       	movw	r20, r24
     b2c:	c4 01       	movw	r24, r8
     b2e:	b3 01       	movw	r22, r6
     b30:	7a d2       	rcall	.+1268   	; 0x1026 <__addsf3>
     b32:	49 d3       	rcall	.+1682   	; 0x11c6 <__fixsfsi>
     b34:	3b 01       	movw	r6, r22
				//Runs the regulator with the integrated joystick signal as position reference.
				regulator_increment(&regulator,joyPos);
     b36:	ce 01       	movw	r24, r28
     b38:	01 96       	adiw	r24, 0x01	; 1
     b3a:	e7 dd       	rcall	.-1074   	; 0x70a <regulator_increment>
				
				//If button R is pressed, then the sollenoid is supposed to solenidPush.
				solenidPush = msgInn.data[CANMSG_BTNR_BYTE] & (1<<CANMSG_BTNR_BIT);
     b3c:	a0 96       	adiw	r28, 0x20	; 32
     b3e:	8f ad       	ldd	r24, Y+63	; 0x3f
     b40:	a0 97       	sbiw	r28, 0x20	; 32
     b42:	81 70       	andi	r24, 0x01	; 1
     b44:	98 2e       	mov	r9, r24
     b46:	1f c0       	rjmp	.+62     	; 0xb86 <main+0x23c>
			}
			
			else if(gameMode == GAMEMODE_SENS){
     b48:	22 e0       	ldi	r18, 0x02	; 2
     b4a:	52 12       	cpse	r5, r18
     b4c:	1c c0       	rjmp	.+56     	; 0xb86 <main+0x23c>
				//The echo sensor indicates the motor possition.
				echo_update_ref(&S0_data,SENSOR0, ISC20);
     b4e:	44 e0       	ldi	r20, 0x04	; 4
     b50:	60 e0       	ldi	r22, 0x00	; 0
     b52:	ce 01       	movw	r24, r28
     b54:	8f 5b       	subi	r24, 0xBF	; 191
     b56:	9f 4f       	sbci	r25, 0xFF	; 255
     b58:	06 d2       	rcall	.+1036   	; 0xf66 <echo_update_ref>
				//Echo sensor 1 is used to activated the solenoid
				echo_update_ref(&S1_data,SENSOR1, ISC30);
     b5a:	46 e0       	ldi	r20, 0x06	; 6
     b5c:	64 2d       	mov	r22, r4
     b5e:	ce 01       	movw	r24, r28
     b60:	82 5b       	subi	r24, 0xB2	; 178
     b62:	9f 4f       	sbci	r25, 0xFF	; 255
     b64:	00 d2       	rcall	.+1024   	; 0xf66 <echo_update_ref>
				//Runs the regulator with echo sensor possition reference.
				regulator_increment(&regulator, S0_data.pos_ref);
     b66:	23 96       	adiw	r28, 0x03	; 3
     b68:	6e ad       	ldd	r22, Y+62	; 0x3e
     b6a:	7f ad       	ldd	r23, Y+63	; 0x3f
     b6c:	23 97       	sbiw	r28, 0x03	; 3
     b6e:	ce 01       	movw	r24, r28
     b70:	01 96       	adiw	r24, 0x01	; 1
     b72:	cb dd       	rcall	.-1130   	; 0x70a <regulator_increment>
				
				//Echo sensor 1 will measure the distance to the other side of the box most of the time
				//If it measures a suffitently lower value, then the player is blocing it
				if(S1_data.pos_ref < BOARD_SIZE/2 - S1_ACTIVATION_DISTANCE){
     b74:	94 2c       	mov	r9, r4
     b76:	60 96       	adiw	r28, 0x10	; 16
     b78:	8e ad       	ldd	r24, Y+62	; 0x3e
     b7a:	9f ad       	ldd	r25, Y+63	; 0x3f
     b7c:	60 97       	sbiw	r28, 0x10	; 16
     b7e:	8c 33       	cpi	r24, 0x3C	; 60
     b80:	9f 40       	sbci	r25, 0x0F	; 15
     b82:	0c f0       	brlt	.+2      	; 0xb86 <main+0x23c>
     b84:	91 2c       	mov	r9, r1
				else solenidPush = 0;
				
			}
			
			//Set the motorpower acording to the regulator.
			motorbox_set_percent(regulator.u);
     b86:	8d 85       	ldd	r24, Y+13	; 0x0d
     b88:	9e 85       	ldd	r25, Y+14	; 0x0e
     b8a:	28 dd       	rcall	.-1456   	; 0x5dc <motorbox_set_percent>
			
			//Activates or deactivates the solenoid
			//If the solenoid was previously deactive and we want to activate it
			if(solenidPush && read_bit(SOLENOID_PORT,SOLENOID_BIT)){				
     b8c:	99 20       	and	r9, r9
     b8e:	59 f0       	breq	.+22     	; 0xba6 <main+0x25c>
     b90:	8a 9b       	sbis	0x11, 2	; 17
     b92:	0b c0       	rjmp	.+22     	; 0xbaa <main+0x260>
				//Activates
				clear_bit(SOLENOID_PORT,SOLENOID_BIT);
     b94:	8a 98       	cbi	0x11, 2	; 17
				//Sends a signal indicating that the player solenidPushed the solenoid
				//This is going to start the game, if it has not allready started.
				msgGameSignal.data[GAMESIGNAL_SIGNAL_BYTE] = GAMESIGNAL_START;
     b96:	ab 96       	adiw	r28, 0x2b	; 43
     b98:	1f ae       	std	Y+63, r1	; 0x3f
     b9a:	ab 97       	sbiw	r28, 0x2b	; 43
				CAN_message_send(&msgGameSignal);
     b9c:	ce 01       	movw	r24, r28
     b9e:	8a 59       	subi	r24, 0x9A	; 154
     ba0:	9f 4f       	sbci	r25, 0xFF	; 255
     ba2:	88 db       	rcall	.-2288   	; 0x2b4 <CAN_message_send>
     ba4:	02 c0       	rjmp	.+4      	; 0xbaa <main+0x260>
			}
			//If the solenoid was previusly active and we want to deactivate it
			else if(!solenidPush && !read_bit(SOLENOID_PORT,SOLENOID_BIT)){
     ba6:	8a 9b       	sbis	0x11, 2	; 17
				set_bit(SOLENOID_PORT,SOLENOID_BIT);
     ba8:	8a 9a       	sbi	0x11, 2	; 17
			}
			
			//if there was a rising edge on the adcSignal, then the game is lost
			if(adcSignal.edge){
     baa:	e6 96       	adiw	r28, 0x36	; 54
     bac:	8f ad       	ldd	r24, Y+63	; 0x3f
     bae:	e6 97       	sbiw	r28, 0x36	; 54
     bb0:	88 23       	and	r24, r24
     bb2:	09 f4       	brne	.+2      	; 0xbb6 <main+0x26c>
     bb4:	3e cf       	rjmp	.-388    	; 0xa32 <main+0xe8>
				msgGameSignal.data[GAMESIGNAL_SIGNAL_BYTE] = GAMESIGNAL_STOP;
     bb6:	ab 96       	adiw	r28, 0x2b	; 43
     bb8:	4f ae       	std	Y+63, r4	; 0x3f
     bba:	ab 97       	sbiw	r28, 0x2b	; 43
				CAN_message_send(&msgGameSignal);
     bbc:	ce 01       	movw	r24, r28
     bbe:	8a 59       	subi	r24, 0x9A	; 154
     bc0:	9f 4f       	sbci	r25, 0xFF	; 255
     bc2:	78 db       	rcall	.-2320   	; 0x2b4 <CAN_message_send>
     bc4:	36 cf       	rjmp	.-404    	; 0xa32 <main+0xe8>
			}
		}
		else{
			if(gameModeChanged){
				REGULATOR_TIMER_DEACTIVATE;
     bc6:	f5 01       	movw	r30, r10
     bc8:	80 81       	ld	r24, Z
     bca:	88 7f       	andi	r24, 0xF8	; 248
     bcc:	80 83       	st	Z, r24
				REGULATOR_TIMER_RESET;
     bce:	f1 01       	movw	r30, r2
     bd0:	11 82       	std	Z+1, r1	; 0x01
     bd2:	10 82       	st	Z, r1
				//turnes of the motor
				motorbox_set_percent(0);
     bd4:	80 e0       	ldi	r24, 0x00	; 0
     bd6:	90 e0       	ldi	r25, 0x00	; 0
     bd8:	01 dd       	rcall	.-1534   	; 0x5dc <motorbox_set_percent>
				//retracts the solenoid
				set_bit(SOLENOID_PORT,SOLENOID_BIT); 
     bda:	8a 9a       	sbi	0x11, 2	; 17
				gameModeChanged = 0;
				ETIMER_TRIGGER_DISABLE; 
     bdc:	f6 01       	movw	r30, r12
     bde:	80 81       	ld	r24, Z
     be0:	88 7f       	andi	r24, 0xF8	; 248
     be2:	80 83       	st	Z, r24
     be4:	26 cf       	rjmp	.-436    	; 0xa32 <main+0xe8>
		
		/*Game controll system*/
		if(gameMode != GAMEMODE_OFF){
			//if the gamemode changed to this state, then things need to be activated
			if(gameModeChanged){
				REGULATOR_TIMER_ACTIVATE;
     be6:	f5 01       	movw	r30, r10
     be8:	80 81       	ld	r24, Z
     bea:	83 60       	ori	r24, 0x03	; 3
     bec:	80 83       	st	Z, r24
				motorbox_reset_encoder();
     bee:	17 dd       	rcall	.-1490   	; 0x61e <motorbox_reset_encoder>
				ETIMER_TRIGGER_ENABLE;
     bf0:	f6 01       	movw	r30, r12
     bf2:	80 81       	ld	r24, Z
     bf4:	82 60       	ori	r24, 0x02	; 2
     bf6:	80 83       	st	Z, r24
     bf8:	58 cf       	rjmp	.-336    	; 0xaaa <main+0x160>

00000bfa <__vector_default>:
	}
	return 0;
}

ISR(BADISR_vect, ISR_NAKED){
	puts("Bad interrupt");
     bfa:	8d ee       	ldi	r24, 0xED	; 237
     bfc:	92 e0       	ldi	r25, 0x02	; 2
     bfe:	0c 94 74 0f 	jmp	0x1ee8	; 0x1ee8 <puts>
	asm volatile ( "ret" );
     c02:	08 95       	ret

00000c04 <adc_init>:

volatile uint16_t adcVal = 0;
volatile uint8_t adcDoUpdate = 1;

void adc_init(){
	clear_bit(DDRF,PF0);
     c04:	80 98       	cbi	0x10, 0	; 16
	
	set_bit(ADMUX, MUX0); //Using ADC1
     c06:	ec e7       	ldi	r30, 0x7C	; 124
     c08:	f0 e0       	ldi	r31, 0x00	; 0
     c0a:	80 81       	ld	r24, Z
     c0c:	81 60       	ori	r24, 0x01	; 1
     c0e:	80 83       	st	Z, r24
	set_bit(ADMUX, REFS0); //using AVCC as referanse.
     c10:	80 81       	ld	r24, Z
     c12:	80 64       	ori	r24, 0x40	; 64
     c14:	80 83       	st	Z, r24
	
	//ADC enable. //Prescaler //Aktiverer interupt
	ADCSRA |= (1<<ADEN) | (ADC_PRESCALER<<ADPS0) | (1<<ADIE);
     c16:	ea e7       	ldi	r30, 0x7A	; 122
     c18:	f0 e0       	ldi	r31, 0x00	; 0
     c1a:	80 81       	ld	r24, Z
     c1c:	89 68       	ori	r24, 0x89	; 137
     c1e:	80 83       	st	Z, r24
	ADCSRB |= (0<<ADTS0); //Free running mode
     c20:	eb e7       	ldi	r30, 0x7B	; 123
     c22:	f0 e0       	ldi	r31, 0x00	; 0
     c24:	80 81       	ld	r24, Z
     c26:	80 83       	st	Z, r24
     c28:	08 95       	ret

00000c2a <__vector_29>:
}


ISR(ADC_vect){
     c2a:	1f 92       	push	r1
     c2c:	0f 92       	push	r0
     c2e:	0f b6       	in	r0, 0x3f	; 63
     c30:	0f 92       	push	r0
     c32:	11 24       	eor	r1, r1
     c34:	8f 93       	push	r24
     c36:	9f 93       	push	r25
	adcVal = ADC;
     c38:	80 91 78 00 	lds	r24, 0x0078
     c3c:	90 91 79 00 	lds	r25, 0x0079
     c40:	90 93 05 03 	sts	0x0305, r25
     c44:	80 93 04 03 	sts	0x0304, r24
	adcDoUpdate = 1;
     c48:	81 e0       	ldi	r24, 0x01	; 1
     c4a:	80 93 06 02 	sts	0x0206, r24
}
     c4e:	9f 91       	pop	r25
     c50:	8f 91       	pop	r24
     c52:	0f 90       	pop	r0
     c54:	0f be       	out	0x3f, r0	; 63
     c56:	0f 90       	pop	r0
     c58:	1f 90       	pop	r1
     c5a:	18 95       	reti

00000c5c <adc_measure>:


uint16_t adc_measure(ADC_signal* signal){
     c5c:	fc 01       	movw	r30, r24
	if(!adcDoUpdate){
     c5e:	80 91 06 02 	lds	r24, 0x0206
     c62:	88 23       	and	r24, r24
     c64:	69 f1       	breq	.+90     	; 0xcc0 <adc_measure+0x64>
		//If the adc convertion has not finished
		return;
	}
	
	signal->nrMeasurements ++;
     c66:	60 81       	ld	r22, Z
     c68:	6f 5f       	subi	r22, 0xFF	; 255
     c6a:	60 83       	st	Z, r22
	signal->sumValue += adcVal;
     c6c:	20 91 04 03 	lds	r18, 0x0304
     c70:	30 91 05 03 	lds	r19, 0x0305
     c74:	81 81       	ldd	r24, Z+1	; 0x01
     c76:	92 81       	ldd	r25, Z+2	; 0x02
     c78:	82 0f       	add	r24, r18
     c7a:	93 1f       	adc	r25, r19
     c7c:	92 83       	std	Z+2, r25	; 0x02
     c7e:	81 83       	std	Z+1, r24	; 0x01
	signal->edge = 0;
     c80:	14 82       	std	Z+4, r1	; 0x04
	
	//Averages out averagingPeriod number of values
	if(signal->nrMeasurements > ADC_AVERAGING_PERIOD){
     c82:	63 33       	cpi	r22, 0x33	; 51
     c84:	b0 f0       	brcs	.+44     	; 0xcb2 <adc_measure+0x56>
		if(signal->sumValue / signal->nrMeasurements < ADC_BOOL_BORDER_VAL){
     c86:	70 e0       	ldi	r23, 0x00	; 0
     c88:	6b d7       	rcall	.+3798   	; 0x1b60 <__udivmodhi4>
     c8a:	62 33       	cpi	r22, 0x32	; 50
     c8c:	71 05       	cpc	r23, r1
     c8e:	68 f4       	brcc	.+26     	; 0xcaa <adc_measure+0x4e>
			if(signal->boolState != 1){
     c90:	83 81       	ldd	r24, Z+3	; 0x03
     c92:	81 30       	cpi	r24, 0x01	; 1
     c94:	39 f0       	breq	.+14     	; 0xca4 <adc_measure+0x48>
				signal->count++;
     c96:	95 81       	ldd	r25, Z+5	; 0x05
     c98:	9f 5f       	subi	r25, 0xFF	; 255
     c9a:	95 83       	std	Z+5, r25	; 0x05
			}
			if(signal->boolState == 0){
     c9c:	81 11       	cpse	r24, r1
     c9e:	02 c0       	rjmp	.+4      	; 0xca4 <adc_measure+0x48>
				signal->edge = 1;
     ca0:	81 e0       	ldi	r24, 0x01	; 1
     ca2:	84 83       	std	Z+4, r24	; 0x04
			}
			signal->boolState = 1;
     ca4:	81 e0       	ldi	r24, 0x01	; 1
     ca6:	83 83       	std	Z+3, r24	; 0x03
     ca8:	01 c0       	rjmp	.+2      	; 0xcac <adc_measure+0x50>
		}
		else{
			signal->boolState = 0;
     caa:	13 82       	std	Z+3, r1	; 0x03
		}
		
		signal->nrMeasurements = 0;
     cac:	10 82       	st	Z, r1
		signal->sumValue = 0;
     cae:	12 82       	std	Z+2, r1	; 0x02
     cb0:	11 82       	std	Z+1, r1	; 0x01
	}
	
	//Starting new conversion
	ADC_START;
     cb2:	ea e7       	ldi	r30, 0x7A	; 122
     cb4:	f0 e0       	ldi	r31, 0x00	; 0
     cb6:	80 81       	ld	r24, Z
     cb8:	80 64       	ori	r24, 0x40	; 64
     cba:	80 83       	st	Z, r24
	adcDoUpdate = 0;
     cbc:	10 92 06 02 	sts	0x0206, r1
     cc0:	08 95       	ret

00000cc2 <__vector_45>:
		_delay_us(ECHO_TRIGGERPULSEWIDTH_us);
		clear_bit(S0_TRIG_PORT,S0_TRIG_BIT);
		ETIMER_TRIGGER_RESET;
	}
	
}
     cc2:	1f 92       	push	r1
     cc4:	0f 92       	push	r0
     cc6:	0f b6       	in	r0, 0x3f	; 63
     cc8:	0f 92       	push	r0
     cca:	11 24       	eor	r1, r1
     ccc:	0b b6       	in	r0, 0x3b	; 59
     cce:	0f 92       	push	r0
     cd0:	2f 93       	push	r18
     cd2:	3f 93       	push	r19
     cd4:	4f 93       	push	r20
     cd6:	5f 93       	push	r21
     cd8:	6f 93       	push	r22
     cda:	7f 93       	push	r23
     cdc:	8f 93       	push	r24
     cde:	9f 93       	push	r25
     ce0:	af 93       	push	r26
     ce2:	bf 93       	push	r27
     ce4:	ef 93       	push	r30
     ce6:	ff 93       	push	r31
     ce8:	8b ef       	ldi	r24, 0xFB	; 251
     cea:	92 e0       	ldi	r25, 0x02	; 2
     cec:	9f 93       	push	r25
     cee:	8f 93       	push	r24
     cf0:	0e 94 63 0f 	call	0x1ec6	; 0x1ec6 <printf>
     cf4:	e9 e6       	ldi	r30, 0x69	; 105
     cf6:	f0 e0       	ldi	r31, 0x00	; 0
     cf8:	80 81       	ld	r24, Z
     cfa:	8f 7e       	andi	r24, 0xEF	; 239
     cfc:	80 83       	st	Z, r24
     cfe:	80 81       	ld	r24, Z
     d00:	8f 7b       	andi	r24, 0xBF	; 191
     d02:	80 83       	st	Z, r24
     d04:	e1 ea       	ldi	r30, 0xA1	; 161
     d06:	f0 e0       	ldi	r31, 0x00	; 0
     d08:	80 81       	ld	r24, Z
     d0a:	88 7f       	andi	r24, 0xF8	; 248
     d0c:	80 83       	st	Z, r24
     d0e:	0f 90       	pop	r0
     d10:	0f 90       	pop	r0
     d12:	ff 91       	pop	r31
     d14:	ef 91       	pop	r30
     d16:	bf 91       	pop	r27
     d18:	af 91       	pop	r26
     d1a:	9f 91       	pop	r25
     d1c:	8f 91       	pop	r24
     d1e:	7f 91       	pop	r23
     d20:	6f 91       	pop	r22
     d22:	5f 91       	pop	r21
     d24:	4f 91       	pop	r20
     d26:	3f 91       	pop	r19
     d28:	2f 91       	pop	r18
     d2a:	0f 90       	pop	r0
     d2c:	0b be       	out	0x3b, r0	; 59
     d2e:	0f 90       	pop	r0
     d30:	0f be       	out	0x3f, r0	; 63
     d32:	0f 90       	pop	r0
     d34:	1f 90       	pop	r1
     d36:	18 95       	reti

00000d38 <handleInterrupt>:
     d38:	20 91 69 00 	lds	r18, 0x0069
     d3c:	30 e0       	ldi	r19, 0x00	; 0
     d3e:	06 2e       	mov	r0, r22
     d40:	02 c0       	rjmp	.+4      	; 0xd46 <handleInterrupt+0xe>
     d42:	35 95       	asr	r19
     d44:	27 95       	ror	r18
     d46:	0a 94       	dec	r0
     d48:	e2 f7       	brpl	.-8      	; 0xd42 <handleInterrupt+0xa>
     d4a:	20 ff       	sbrs	r18, 0
     d4c:	1e c0       	rjmp	.+60     	; 0xd8a <handleInterrupt+0x52>
     d4e:	80 91 a1 00 	lds	r24, 0x00A1
     d52:	87 70       	andi	r24, 0x07	; 7
     d54:	09 f0       	breq	.+2      	; 0xd58 <handleInterrupt+0x20>
     d56:	57 c0       	rjmp	.+174    	; 0xe06 <handleInterrupt+0xce>
     d58:	e9 e6       	ldi	r30, 0x69	; 105
     d5a:	f0 e0       	ldi	r31, 0x00	; 0
     d5c:	40 81       	ld	r20, Z
     d5e:	21 e0       	ldi	r18, 0x01	; 1
     d60:	30 e0       	ldi	r19, 0x00	; 0
     d62:	c9 01       	movw	r24, r18
     d64:	06 2e       	mov	r0, r22
     d66:	02 c0       	rjmp	.+4      	; 0xd6c <handleInterrupt+0x34>
     d68:	88 0f       	add	r24, r24
     d6a:	99 1f       	adc	r25, r25
     d6c:	0a 94       	dec	r0
     d6e:	e2 f7       	brpl	.-8      	; 0xd68 <handleInterrupt+0x30>
     d70:	80 95       	com	r24
     d72:	84 23       	and	r24, r20
     d74:	80 83       	st	Z, r24
     d76:	10 92 a5 00 	sts	0x00A5, r1
     d7a:	10 92 a4 00 	sts	0x00A4, r1
     d7e:	e1 ea       	ldi	r30, 0xA1	; 161
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	80 81       	ld	r24, Z
     d84:	82 60       	ori	r24, 0x02	; 2
     d86:	80 83       	st	Z, r24
     d88:	34 c0       	rjmp	.+104    	; 0xdf2 <handleInterrupt+0xba>
     d8a:	20 91 69 00 	lds	r18, 0x0069
     d8e:	30 e0       	ldi	r19, 0x00	; 0
     d90:	06 2e       	mov	r0, r22
     d92:	02 c0       	rjmp	.+4      	; 0xd98 <handleInterrupt+0x60>
     d94:	35 95       	asr	r19
     d96:	27 95       	ror	r18
     d98:	0a 94       	dec	r0
     d9a:	e2 f7       	brpl	.-8      	; 0xd94 <handleInterrupt+0x5c>
     d9c:	20 fd       	sbrc	r18, 0
     d9e:	29 c0       	rjmp	.+82     	; 0xdf2 <handleInterrupt+0xba>
     da0:	e9 e6       	ldi	r30, 0x69	; 105
     da2:	f0 e0       	ldi	r31, 0x00	; 0
     da4:	90 81       	ld	r25, Z
     da6:	41 e0       	ldi	r20, 0x01	; 1
     da8:	50 e0       	ldi	r21, 0x00	; 0
     daa:	9a 01       	movw	r18, r20
     dac:	06 2e       	mov	r0, r22
     dae:	02 c0       	rjmp	.+4      	; 0xdb4 <handleInterrupt+0x7c>
     db0:	22 0f       	add	r18, r18
     db2:	33 1f       	adc	r19, r19
     db4:	0a 94       	dec	r0
     db6:	e2 f7       	brpl	.-8      	; 0xdb0 <handleInterrupt+0x78>
     db8:	20 95       	com	r18
     dba:	29 23       	and	r18, r25
     dbc:	20 83       	st	Z, r18
     dbe:	e1 ea       	ldi	r30, 0xA1	; 161
     dc0:	f0 e0       	ldi	r31, 0x00	; 0
     dc2:	90 81       	ld	r25, Z
     dc4:	98 7f       	andi	r25, 0xF8	; 248
     dc6:	90 83       	st	Z, r25
     dc8:	81 11       	cpse	r24, r1
     dca:	09 c0       	rjmp	.+18     	; 0xdde <handleInterrupt+0xa6>
     dcc:	80 91 a4 00 	lds	r24, 0x00A4
     dd0:	90 91 a5 00 	lds	r25, 0x00A5
     dd4:	90 93 0a 03 	sts	0x030A, r25
     dd8:	80 93 09 03 	sts	0x0309, r24
     ddc:	0a c0       	rjmp	.+20     	; 0xdf2 <handleInterrupt+0xba>
     dde:	81 30       	cpi	r24, 0x01	; 1
     de0:	41 f4       	brne	.+16     	; 0xdf2 <handleInterrupt+0xba>
     de2:	80 91 a4 00 	lds	r24, 0x00A4
     de6:	90 91 a5 00 	lds	r25, 0x00A5
     dea:	90 93 08 03 	sts	0x0308, r25
     dee:	80 93 07 03 	sts	0x0307, r24
     df2:	81 e0       	ldi	r24, 0x01	; 1
     df4:	90 e0       	ldi	r25, 0x00	; 0
     df6:	9c 01       	movw	r18, r24
     df8:	02 c0       	rjmp	.+4      	; 0xdfe <handleInterrupt+0xc6>
     dfa:	22 0f       	add	r18, r18
     dfc:	33 1f       	adc	r19, r19
     dfe:	6a 95       	dec	r22
     e00:	e2 f7       	brpl	.-8      	; 0xdfa <handleInterrupt+0xc2>
     e02:	20 93 06 03 	sts	0x0306, r18
     e06:	08 95       	ret

00000e08 <__vector_3>:
     e08:	1f 92       	push	r1
     e0a:	0f 92       	push	r0
     e0c:	0f b6       	in	r0, 0x3f	; 63
     e0e:	0f 92       	push	r0
     e10:	11 24       	eor	r1, r1
     e12:	0b b6       	in	r0, 0x3b	; 59
     e14:	0f 92       	push	r0
     e16:	2f 93       	push	r18
     e18:	3f 93       	push	r19
     e1a:	4f 93       	push	r20
     e1c:	5f 93       	push	r21
     e1e:	6f 93       	push	r22
     e20:	7f 93       	push	r23
     e22:	8f 93       	push	r24
     e24:	9f 93       	push	r25
     e26:	af 93       	push	r26
     e28:	bf 93       	push	r27
     e2a:	ef 93       	push	r30
     e2c:	ff 93       	push	r31
     e2e:	64 e0       	ldi	r22, 0x04	; 4
     e30:	80 e0       	ldi	r24, 0x00	; 0
     e32:	82 df       	rcall	.-252    	; 0xd38 <handleInterrupt>
     e34:	ff 91       	pop	r31
     e36:	ef 91       	pop	r30
     e38:	bf 91       	pop	r27
     e3a:	af 91       	pop	r26
     e3c:	9f 91       	pop	r25
     e3e:	8f 91       	pop	r24
     e40:	7f 91       	pop	r23
     e42:	6f 91       	pop	r22
     e44:	5f 91       	pop	r21
     e46:	4f 91       	pop	r20
     e48:	3f 91       	pop	r19
     e4a:	2f 91       	pop	r18
     e4c:	0f 90       	pop	r0
     e4e:	0b be       	out	0x3b, r0	; 59
     e50:	0f 90       	pop	r0
     e52:	0f be       	out	0x3f, r0	; 63
     e54:	0f 90       	pop	r0
     e56:	1f 90       	pop	r1
     e58:	18 95       	reti

00000e5a <__vector_4>:
     e5a:	1f 92       	push	r1
     e5c:	0f 92       	push	r0
     e5e:	0f b6       	in	r0, 0x3f	; 63
     e60:	0f 92       	push	r0
     e62:	11 24       	eor	r1, r1
     e64:	0b b6       	in	r0, 0x3b	; 59
     e66:	0f 92       	push	r0
     e68:	2f 93       	push	r18
     e6a:	3f 93       	push	r19
     e6c:	4f 93       	push	r20
     e6e:	5f 93       	push	r21
     e70:	6f 93       	push	r22
     e72:	7f 93       	push	r23
     e74:	8f 93       	push	r24
     e76:	9f 93       	push	r25
     e78:	af 93       	push	r26
     e7a:	bf 93       	push	r27
     e7c:	ef 93       	push	r30
     e7e:	ff 93       	push	r31
     e80:	66 e0       	ldi	r22, 0x06	; 6
     e82:	81 e0       	ldi	r24, 0x01	; 1
     e84:	59 df       	rcall	.-334    	; 0xd38 <handleInterrupt>
     e86:	ff 91       	pop	r31
     e88:	ef 91       	pop	r30
     e8a:	bf 91       	pop	r27
     e8c:	af 91       	pop	r26
     e8e:	9f 91       	pop	r25
     e90:	8f 91       	pop	r24
     e92:	7f 91       	pop	r23
     e94:	6f 91       	pop	r22
     e96:	5f 91       	pop	r21
     e98:	4f 91       	pop	r20
     e9a:	3f 91       	pop	r19
     e9c:	2f 91       	pop	r18
     e9e:	0f 90       	pop	r0
     ea0:	0b be       	out	0x3b, r0	; 59
     ea2:	0f 90       	pop	r0
     ea4:	0f be       	out	0x3f, r0	; 63
     ea6:	0f 90       	pop	r0
     ea8:	1f 90       	pop	r1
     eaa:	18 95       	reti

00000eac <echo_init>:


void echo_init(){
	//porter
	set_bit(S0_TRIG_DDR,S0_TRIG_BIT);
     eac:	3f 9a       	sbi	0x07, 7	; 7
	clear_bit(S0_ECHO_DDR,S0_ECHO_BIT);
     eae:	3a 98       	cbi	0x07, 2	; 7
	set_bit(S1_TRIG_DDR,S1_TRIG_BIT);
     eb0:	3e 9a       	sbi	0x07, 6	; 7
	clear_bit(S1_ECHO_DDR,S1_ECHO_BIT);
     eb2:	3b 98       	cbi	0x07, 3	; 7
	
	//Echo intterupt
	ECHO_INTERRUPT_FALLING(S0_ECHO_INTERRUPT_BIT);
     eb4:	e9 e6       	ldi	r30, 0x69	; 105
     eb6:	f0 e0       	ldi	r31, 0x00	; 0
     eb8:	80 81       	ld	r24, Z
     eba:	8f 7e       	andi	r24, 0xEF	; 239
     ebc:	80 83       	st	Z, r24
	set_bit(EIMSK,INT2);			//Enables interrupt
     ebe:	ea 9a       	sbi	0x1d, 2	; 29
	ECHO_INTERRUPT_FALLING(S0_ECHO_INTERRUPT_BIT);
     ec0:	80 81       	ld	r24, Z
     ec2:	8f 7e       	andi	r24, 0xEF	; 239
     ec4:	80 83       	st	Z, r24
	set_bit(EIMSK,INT3);
     ec6:	eb 9a       	sbi	0x1d, 3	; 29
	
	//Using timer 4 for both.
	set_bit(TIMSK4, 1<<TOIE4); //Activates overflow interrupt
     ec8:	e2 e7       	ldi	r30, 0x72	; 114
     eca:	f0 e0       	ldi	r31, 0x00	; 0
     ecc:	80 81       	ld	r24, Z
     ece:	82 60       	ori	r24, 0x02	; 2
     ed0:	80 83       	st	Z, r24
	
	//Using timer 5 to send trigger signals for both sensors, alternating.
	//Set OC5A on compare match
	TCCR5A |= 0b11<<COM5A0;
     ed2:	e0 e2       	ldi	r30, 0x20	; 32
     ed4:	f1 e0       	ldi	r31, 0x01	; 1
     ed6:	80 81       	ld	r24, Z
     ed8:	80 6c       	ori	r24, 0xC0	; 192
     eda:	80 83       	st	Z, r24
	//Compare match on OC5A
	OCR5A = ECHO_MEASUREMENT_INTERVAL * F_CPU/ ECHO_PRESCALER;
     edc:	80 ee       	ldi	r24, 0xE0	; 224
     ede:	9e e2       	ldi	r25, 0x2E	; 46
     ee0:	90 93 29 01 	sts	0x0129, r25
     ee4:	80 93 28 01 	sts	0x0128, r24
	set_bit(TIMSK5, 1<<OCIE5A); //interrupt on compare match
     ee8:	e3 e7       	ldi	r30, 0x73	; 115
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	80 81       	ld	r24, Z
     eee:	84 60       	ori	r24, 0x04	; 4
     ef0:	80 83       	st	Z, r24
     ef2:	08 95       	ret

00000ef4 <echo_data_init>:
}
void echo_data_init(ECHO_data* data){
     ef4:	fc 01       	movw	r30, r24
	data->queuePointer = 0;
     ef6:	12 82       	std	Z+2, r1	; 0x02
	data->pos_ref = 0;
     ef8:	11 82       	std	Z+1, r1	; 0x01
     efa:	10 82       	st	Z, r1
	for(uint8_t i=0;i<ECHO_averagingPeriod;++i){
		data->mesurements[i] = 0;
     efc:	10 86       	std	Z+8, r1	; 0x08
     efe:	17 82       	std	Z+7, r1	; 0x07
     f00:	12 86       	std	Z+10, r1	; 0x0a
     f02:	11 86       	std	Z+9, r1	; 0x09
     f04:	14 86       	std	Z+12, r1	; 0x0c
     f06:	13 86       	std	Z+11, r1	; 0x0b
	}
	data->sum = 0;
     f08:	13 82       	std	Z+3, r1	; 0x03
     f0a:	14 82       	std	Z+4, r1	; 0x04
     f0c:	15 82       	std	Z+5, r1	; 0x05
     f0e:	16 82       	std	Z+6, r1	; 0x06
     f10:	08 95       	ret

00000f12 <echo_time_to_encoder_val>:
	
	data->pos_ref = echo_time_to_encoder_val(data->sum/ECHO_averagingPeriod);
}

int32_t echo_time_to_encoder_val(uint16_t time){
	uint32_t distanceTime = (time * ECHO_PRESCALER)/16;	//Avstanden i uS fra sensoren
     f12:	88 0f       	add	r24, r24
     f14:	99 1f       	adc	r25, r25
     f16:	88 0f       	add	r24, r24
     f18:	99 1f       	adc	r25, r25
     f1a:	88 0f       	add	r24, r24
     f1c:	99 1f       	adc	r25, r25
     f1e:	92 95       	swap	r25
     f20:	82 95       	swap	r24
     f22:	8f 70       	andi	r24, 0x0F	; 15
     f24:	89 27       	eor	r24, r25
     f26:	9f 70       	andi	r25, 0x0F	; 15
     f28:	89 27       	eor	r24, r25
     f2a:	a0 e0       	ldi	r26, 0x00	; 0
     f2c:	b0 e0       	ldi	r27, 0x00	; 0
	uint32_t motorDistanceTime;								//Avstanden i uS fra startpossisjonen til motoren	
	if(distanceTime  <= ECHO_DIST_FROM_MOTOR0){
     f2e:	85 30       	cpi	r24, 0x05	; 5
     f30:	91 05       	cpc	r25, r1
     f32:	a1 05       	cpc	r26, r1
     f34:	b1 05       	cpc	r27, r1
     f36:	38 f0       	brcs	.+14     	; 0xf46 <echo_time_to_encoder_val+0x34>
		motorDistanceTime = 0;								//Om denne er til venstre for boksen settes den til 0 for å unngå negative verdier, som uansett burde ignoreres siden motoren ikke kan dra hit.
	}
	else{
		motorDistanceTime = (distanceTime - ECHO_DIST_FROM_MOTOR0 * uS_PER_CM);
     f38:	bc 01       	movw	r22, r24
     f3a:	cd 01       	movw	r24, r26
     f3c:	68 5e       	subi	r22, 0xE8	; 232
     f3e:	71 09       	sbc	r23, r1
     f40:	81 09       	sbc	r24, r1
     f42:	91 09       	sbc	r25, r1
     f44:	03 c0       	rjmp	.+6      	; 0xf4c <echo_time_to_encoder_val+0x3a>

int32_t echo_time_to_encoder_val(uint16_t time){
	uint32_t distanceTime = (time * ECHO_PRESCALER)/16;	//Avstanden i uS fra sensoren
	uint32_t motorDistanceTime;								//Avstanden i uS fra startpossisjonen til motoren	
	if(distanceTime  <= ECHO_DIST_FROM_MOTOR0){
		motorDistanceTime = 0;								//Om denne er til venstre for boksen settes den til 0 for å unngå negative verdier, som uansett burde ignoreres siden motoren ikke kan dra hit.
     f46:	60 e0       	ldi	r22, 0x00	; 0
     f48:	70 e0       	ldi	r23, 0x00	; 0
     f4a:	cb 01       	movw	r24, r22
	}
	else{
		motorDistanceTime = (distanceTime - ECHO_DIST_FROM_MOTOR0 * uS_PER_CM);
	}
	float encoderValPeruS = BOARD_SIZE*1.0 / (BOARD_SIZE_CM * uS_PER_CM);
	return (motorDistanceTime * encoderValPeruS - BOARD_SIZE/2);
     f4c:	6d d1       	rcall	.+730    	; 0x1228 <__floatunsisf>
     f4e:	25 e3       	ldi	r18, 0x35	; 53
     f50:	32 ec       	ldi	r19, 0xC2	; 194
     f52:	42 e7       	ldi	r20, 0x72	; 114
     f54:	50 e4       	ldi	r21, 0x40	; 64
     f56:	1a d2       	rcall	.+1076   	; 0x138c <__mulsf3>
     f58:	20 e0       	ldi	r18, 0x00	; 0
     f5a:	30 e8       	ldi	r19, 0x80	; 128
     f5c:	49 e8       	ldi	r20, 0x89	; 137
     f5e:	55 e4       	ldi	r21, 0x45	; 69
     f60:	61 d0       	rcall	.+194    	; 0x1024 <__subsf3>
     f62:	31 c1       	rjmp	.+610    	; 0x11c6 <__fixsfsi>
     f64:	08 95       	ret

00000f66 <echo_update_ref>:
	data->sum = 0;
}



void echo_update_ref(ECHO_data* data, uint8_t sensorId, uint8_t edgeBit){
     f66:	0f 93       	push	r16
     f68:	1f 93       	push	r17
     f6a:	cf 93       	push	r28
     f6c:	df 93       	push	r29
     f6e:	ec 01       	movw	r28, r24
	if( !(doUpdate & (1<<edgeBit)) ) return;
     f70:	80 91 06 03 	lds	r24, 0x0306
     f74:	90 e0       	ldi	r25, 0x00	; 0
     f76:	9c 01       	movw	r18, r24
     f78:	02 c0       	rjmp	.+4      	; 0xf7e <echo_update_ref+0x18>
     f7a:	35 95       	asr	r19
     f7c:	27 95       	ror	r18
     f7e:	4a 95       	dec	r20
     f80:	e2 f7       	brpl	.-8      	; 0xf7a <echo_update_ref+0x14>
     f82:	20 ff       	sbrs	r18, 0
     f84:	4a c0       	rjmp	.+148    	; 0x101a <echo_update_ref+0xb4>
	doUpdate &= (0<<edgeBit);
     f86:	80 91 06 03 	lds	r24, 0x0306
     f8a:	10 92 06 03 	sts	0x0306, r1
	
	uint16_t time;
	if(sensorId == SENSOR0){
     f8e:	61 11       	cpse	r22, r1
     f90:	05 c0       	rjmp	.+10     	; 0xf9c <echo_update_ref+0x36>
		time = sensor0Time;
     f92:	00 91 09 03 	lds	r16, 0x0309
     f96:	10 91 0a 03 	lds	r17, 0x030A
     f9a:	06 c0       	rjmp	.+12     	; 0xfa8 <echo_update_ref+0x42>
	}
	else if(sensorId == SENSOR1){
     f9c:	61 30       	cpi	r22, 0x01	; 1
     f9e:	21 f4       	brne	.+8      	; 0xfa8 <echo_update_ref+0x42>
		time = sensor1Time;
     fa0:	00 91 07 03 	lds	r16, 0x0307
     fa4:	10 91 08 03 	lds	r17, 0x0308
	}
	
	int32_t encoderDist = echo_time_to_encoder_val(time);
     fa8:	c8 01       	movw	r24, r16
     faa:	b3 df       	rcall	.-154    	; 0xf12 <echo_time_to_encoder_val>
	//Verdien er utenfor bordet, da ignoreres den
	if(encoderDist>BOARD_SIZE/2 || encoderDist<-BOARD_SIZE/2){
     fac:	dc 01       	movw	r26, r24
     fae:	cb 01       	movw	r24, r22
     fb0:	80 5d       	subi	r24, 0xD0	; 208
     fb2:	9e 4e       	sbci	r25, 0xEE	; 238
     fb4:	af 4f       	sbci	r26, 0xFF	; 255
     fb6:	bf 4f       	sbci	r27, 0xFF	; 255
     fb8:	81 36       	cpi	r24, 0x61	; 97
     fba:	92 42       	sbci	r25, 0x22	; 34
     fbc:	a1 05       	cpc	r26, r1
     fbe:	b1 05       	cpc	r27, r1
     fc0:	60 f5       	brcc	.+88     	; 0x101a <echo_update_ref+0xb4>
		return;
	}

	
	data->sum -= data->mesurements[data->queuePointer];
     fc2:	4a 81       	ldd	r20, Y+2	; 0x02
     fc4:	e4 2f       	mov	r30, r20
     fc6:	f0 e0       	ldi	r31, 0x00	; 0
     fc8:	ee 0f       	add	r30, r30
     fca:	ff 1f       	adc	r31, r31
     fcc:	ec 0f       	add	r30, r28
     fce:	fd 1f       	adc	r31, r29
     fd0:	27 81       	ldd	r18, Z+7	; 0x07
     fd2:	30 85       	ldd	r19, Z+8	; 0x08
     fd4:	8b 81       	ldd	r24, Y+3	; 0x03
     fd6:	9c 81       	ldd	r25, Y+4	; 0x04
     fd8:	ad 81       	ldd	r26, Y+5	; 0x05
     fda:	be 81       	ldd	r27, Y+6	; 0x06
     fdc:	82 1b       	sub	r24, r18
     fde:	93 0b       	sbc	r25, r19
     fe0:	a1 09       	sbc	r26, r1
     fe2:	b1 09       	sbc	r27, r1
	data->sum += time;
     fe4:	bc 01       	movw	r22, r24
     fe6:	cd 01       	movw	r24, r26
     fe8:	60 0f       	add	r22, r16
     fea:	71 1f       	adc	r23, r17
     fec:	81 1d       	adc	r24, r1
     fee:	91 1d       	adc	r25, r1
     ff0:	6b 83       	std	Y+3, r22	; 0x03
     ff2:	7c 83       	std	Y+4, r23	; 0x04
     ff4:	8d 83       	std	Y+5, r24	; 0x05
     ff6:	9e 83       	std	Y+6, r25	; 0x06
	data->mesurements[data->queuePointer] = time;
     ff8:	10 87       	std	Z+8, r17	; 0x08
     ffa:	07 83       	std	Z+7, r16	; 0x07
	data->queuePointer++;
     ffc:	4f 5f       	subi	r20, 0xFF	; 255
	if(data->queuePointer >= ECHO_averagingPeriod) data->queuePointer = 0;
     ffe:	43 30       	cpi	r20, 0x03	; 3
    1000:	10 f4       	brcc	.+4      	; 0x1006 <echo_update_ref+0xa0>

	
	data->sum -= data->mesurements[data->queuePointer];
	data->sum += time;
	data->mesurements[data->queuePointer] = time;
	data->queuePointer++;
    1002:	4a 83       	std	Y+2, r20	; 0x02
    1004:	01 c0       	rjmp	.+2      	; 0x1008 <echo_update_ref+0xa2>
	if(data->queuePointer >= ECHO_averagingPeriod) data->queuePointer = 0;
    1006:	1a 82       	std	Y+2, r1	; 0x02
	
	data->pos_ref = echo_time_to_encoder_val(data->sum/ECHO_averagingPeriod);
    1008:	23 e0       	ldi	r18, 0x03	; 3
    100a:	30 e0       	ldi	r19, 0x00	; 0
    100c:	40 e0       	ldi	r20, 0x00	; 0
    100e:	50 e0       	ldi	r21, 0x00	; 0
    1010:	ce d5       	rcall	.+2972   	; 0x1bae <__udivmodsi4>
    1012:	c9 01       	movw	r24, r18
    1014:	7e df       	rcall	.-260    	; 0xf12 <echo_time_to_encoder_val>
    1016:	79 83       	std	Y+1, r23	; 0x01
    1018:	68 83       	st	Y, r22
}
    101a:	df 91       	pop	r29
    101c:	cf 91       	pop	r28
    101e:	1f 91       	pop	r17
    1020:	0f 91       	pop	r16
    1022:	08 95       	ret

00001024 <__subsf3>:
    1024:	50 58       	subi	r21, 0x80	; 128

00001026 <__addsf3>:
    1026:	bb 27       	eor	r27, r27
    1028:	aa 27       	eor	r26, r26
    102a:	0e d0       	rcall	.+28     	; 0x1048 <__addsf3x>
    102c:	75 c1       	rjmp	.+746    	; 0x1318 <__fp_round>
    102e:	66 d1       	rcall	.+716    	; 0x12fc <__fp_pscA>
    1030:	30 f0       	brcs	.+12     	; 0x103e <__addsf3+0x18>
    1032:	6b d1       	rcall	.+726    	; 0x130a <__fp_pscB>
    1034:	20 f0       	brcs	.+8      	; 0x103e <__addsf3+0x18>
    1036:	31 f4       	brne	.+12     	; 0x1044 <__addsf3+0x1e>
    1038:	9f 3f       	cpi	r25, 0xFF	; 255
    103a:	11 f4       	brne	.+4      	; 0x1040 <__addsf3+0x1a>
    103c:	1e f4       	brtc	.+6      	; 0x1044 <__addsf3+0x1e>
    103e:	5b c1       	rjmp	.+694    	; 0x12f6 <__fp_nan>
    1040:	0e f4       	brtc	.+2      	; 0x1044 <__addsf3+0x1e>
    1042:	e0 95       	com	r30
    1044:	e7 fb       	bst	r30, 7
    1046:	51 c1       	rjmp	.+674    	; 0x12ea <__fp_inf>

00001048 <__addsf3x>:
    1048:	e9 2f       	mov	r30, r25
    104a:	77 d1       	rcall	.+750    	; 0x133a <__fp_split3>
    104c:	80 f3       	brcs	.-32     	; 0x102e <__addsf3+0x8>
    104e:	ba 17       	cp	r27, r26
    1050:	62 07       	cpc	r22, r18
    1052:	73 07       	cpc	r23, r19
    1054:	84 07       	cpc	r24, r20
    1056:	95 07       	cpc	r25, r21
    1058:	18 f0       	brcs	.+6      	; 0x1060 <__addsf3x+0x18>
    105a:	71 f4       	brne	.+28     	; 0x1078 <__addsf3x+0x30>
    105c:	9e f5       	brtc	.+102    	; 0x10c4 <__addsf3x+0x7c>
    105e:	8f c1       	rjmp	.+798    	; 0x137e <__fp_zero>
    1060:	0e f4       	brtc	.+2      	; 0x1064 <__addsf3x+0x1c>
    1062:	e0 95       	com	r30
    1064:	0b 2e       	mov	r0, r27
    1066:	ba 2f       	mov	r27, r26
    1068:	a0 2d       	mov	r26, r0
    106a:	0b 01       	movw	r0, r22
    106c:	b9 01       	movw	r22, r18
    106e:	90 01       	movw	r18, r0
    1070:	0c 01       	movw	r0, r24
    1072:	ca 01       	movw	r24, r20
    1074:	a0 01       	movw	r20, r0
    1076:	11 24       	eor	r1, r1
    1078:	ff 27       	eor	r31, r31
    107a:	59 1b       	sub	r21, r25
    107c:	99 f0       	breq	.+38     	; 0x10a4 <__addsf3x+0x5c>
    107e:	59 3f       	cpi	r21, 0xF9	; 249
    1080:	50 f4       	brcc	.+20     	; 0x1096 <__addsf3x+0x4e>
    1082:	50 3e       	cpi	r21, 0xE0	; 224
    1084:	68 f1       	brcs	.+90     	; 0x10e0 <__addsf3x+0x98>
    1086:	1a 16       	cp	r1, r26
    1088:	f0 40       	sbci	r31, 0x00	; 0
    108a:	a2 2f       	mov	r26, r18
    108c:	23 2f       	mov	r18, r19
    108e:	34 2f       	mov	r19, r20
    1090:	44 27       	eor	r20, r20
    1092:	58 5f       	subi	r21, 0xF8	; 248
    1094:	f3 cf       	rjmp	.-26     	; 0x107c <__addsf3x+0x34>
    1096:	46 95       	lsr	r20
    1098:	37 95       	ror	r19
    109a:	27 95       	ror	r18
    109c:	a7 95       	ror	r26
    109e:	f0 40       	sbci	r31, 0x00	; 0
    10a0:	53 95       	inc	r21
    10a2:	c9 f7       	brne	.-14     	; 0x1096 <__addsf3x+0x4e>
    10a4:	7e f4       	brtc	.+30     	; 0x10c4 <__addsf3x+0x7c>
    10a6:	1f 16       	cp	r1, r31
    10a8:	ba 0b       	sbc	r27, r26
    10aa:	62 0b       	sbc	r22, r18
    10ac:	73 0b       	sbc	r23, r19
    10ae:	84 0b       	sbc	r24, r20
    10b0:	ba f0       	brmi	.+46     	; 0x10e0 <__addsf3x+0x98>
    10b2:	91 50       	subi	r25, 0x01	; 1
    10b4:	a1 f0       	breq	.+40     	; 0x10de <__addsf3x+0x96>
    10b6:	ff 0f       	add	r31, r31
    10b8:	bb 1f       	adc	r27, r27
    10ba:	66 1f       	adc	r22, r22
    10bc:	77 1f       	adc	r23, r23
    10be:	88 1f       	adc	r24, r24
    10c0:	c2 f7       	brpl	.-16     	; 0x10b2 <__addsf3x+0x6a>
    10c2:	0e c0       	rjmp	.+28     	; 0x10e0 <__addsf3x+0x98>
    10c4:	ba 0f       	add	r27, r26
    10c6:	62 1f       	adc	r22, r18
    10c8:	73 1f       	adc	r23, r19
    10ca:	84 1f       	adc	r24, r20
    10cc:	48 f4       	brcc	.+18     	; 0x10e0 <__addsf3x+0x98>
    10ce:	87 95       	ror	r24
    10d0:	77 95       	ror	r23
    10d2:	67 95       	ror	r22
    10d4:	b7 95       	ror	r27
    10d6:	f7 95       	ror	r31
    10d8:	9e 3f       	cpi	r25, 0xFE	; 254
    10da:	08 f0       	brcs	.+2      	; 0x10de <__addsf3x+0x96>
    10dc:	b3 cf       	rjmp	.-154    	; 0x1044 <__addsf3+0x1e>
    10de:	93 95       	inc	r25
    10e0:	88 0f       	add	r24, r24
    10e2:	08 f0       	brcs	.+2      	; 0x10e6 <__addsf3x+0x9e>
    10e4:	99 27       	eor	r25, r25
    10e6:	ee 0f       	add	r30, r30
    10e8:	97 95       	ror	r25
    10ea:	87 95       	ror	r24
    10ec:	08 95       	ret

000010ee <__cmpsf2>:
    10ee:	d9 d0       	rcall	.+434    	; 0x12a2 <__fp_cmp>
    10f0:	08 f4       	brcc	.+2      	; 0x10f4 <__cmpsf2+0x6>
    10f2:	81 e0       	ldi	r24, 0x01	; 1
    10f4:	08 95       	ret

000010f6 <__divsf3>:
    10f6:	0c d0       	rcall	.+24     	; 0x1110 <__divsf3x>
    10f8:	0f c1       	rjmp	.+542    	; 0x1318 <__fp_round>
    10fa:	07 d1       	rcall	.+526    	; 0x130a <__fp_pscB>
    10fc:	40 f0       	brcs	.+16     	; 0x110e <__divsf3+0x18>
    10fe:	fe d0       	rcall	.+508    	; 0x12fc <__fp_pscA>
    1100:	30 f0       	brcs	.+12     	; 0x110e <__divsf3+0x18>
    1102:	21 f4       	brne	.+8      	; 0x110c <__divsf3+0x16>
    1104:	5f 3f       	cpi	r21, 0xFF	; 255
    1106:	19 f0       	breq	.+6      	; 0x110e <__divsf3+0x18>
    1108:	f0 c0       	rjmp	.+480    	; 0x12ea <__fp_inf>
    110a:	51 11       	cpse	r21, r1
    110c:	39 c1       	rjmp	.+626    	; 0x1380 <__fp_szero>
    110e:	f3 c0       	rjmp	.+486    	; 0x12f6 <__fp_nan>

00001110 <__divsf3x>:
    1110:	14 d1       	rcall	.+552    	; 0x133a <__fp_split3>
    1112:	98 f3       	brcs	.-26     	; 0x10fa <__divsf3+0x4>

00001114 <__divsf3_pse>:
    1114:	99 23       	and	r25, r25
    1116:	c9 f3       	breq	.-14     	; 0x110a <__divsf3+0x14>
    1118:	55 23       	and	r21, r21
    111a:	b1 f3       	breq	.-20     	; 0x1108 <__divsf3+0x12>
    111c:	95 1b       	sub	r25, r21
    111e:	55 0b       	sbc	r21, r21
    1120:	bb 27       	eor	r27, r27
    1122:	aa 27       	eor	r26, r26
    1124:	62 17       	cp	r22, r18
    1126:	73 07       	cpc	r23, r19
    1128:	84 07       	cpc	r24, r20
    112a:	38 f0       	brcs	.+14     	; 0x113a <__divsf3_pse+0x26>
    112c:	9f 5f       	subi	r25, 0xFF	; 255
    112e:	5f 4f       	sbci	r21, 0xFF	; 255
    1130:	22 0f       	add	r18, r18
    1132:	33 1f       	adc	r19, r19
    1134:	44 1f       	adc	r20, r20
    1136:	aa 1f       	adc	r26, r26
    1138:	a9 f3       	breq	.-22     	; 0x1124 <__divsf3_pse+0x10>
    113a:	33 d0       	rcall	.+102    	; 0x11a2 <__divsf3_pse+0x8e>
    113c:	0e 2e       	mov	r0, r30
    113e:	3a f0       	brmi	.+14     	; 0x114e <__divsf3_pse+0x3a>
    1140:	e0 e8       	ldi	r30, 0x80	; 128
    1142:	30 d0       	rcall	.+96     	; 0x11a4 <__divsf3_pse+0x90>
    1144:	91 50       	subi	r25, 0x01	; 1
    1146:	50 40       	sbci	r21, 0x00	; 0
    1148:	e6 95       	lsr	r30
    114a:	00 1c       	adc	r0, r0
    114c:	ca f7       	brpl	.-14     	; 0x1140 <__divsf3_pse+0x2c>
    114e:	29 d0       	rcall	.+82     	; 0x11a2 <__divsf3_pse+0x8e>
    1150:	fe 2f       	mov	r31, r30
    1152:	27 d0       	rcall	.+78     	; 0x11a2 <__divsf3_pse+0x8e>
    1154:	66 0f       	add	r22, r22
    1156:	77 1f       	adc	r23, r23
    1158:	88 1f       	adc	r24, r24
    115a:	bb 1f       	adc	r27, r27
    115c:	26 17       	cp	r18, r22
    115e:	37 07       	cpc	r19, r23
    1160:	48 07       	cpc	r20, r24
    1162:	ab 07       	cpc	r26, r27
    1164:	b0 e8       	ldi	r27, 0x80	; 128
    1166:	09 f0       	breq	.+2      	; 0x116a <__divsf3_pse+0x56>
    1168:	bb 0b       	sbc	r27, r27
    116a:	80 2d       	mov	r24, r0
    116c:	bf 01       	movw	r22, r30
    116e:	ff 27       	eor	r31, r31
    1170:	93 58       	subi	r25, 0x83	; 131
    1172:	5f 4f       	sbci	r21, 0xFF	; 255
    1174:	2a f0       	brmi	.+10     	; 0x1180 <__divsf3_pse+0x6c>
    1176:	9e 3f       	cpi	r25, 0xFE	; 254
    1178:	51 05       	cpc	r21, r1
    117a:	68 f0       	brcs	.+26     	; 0x1196 <__divsf3_pse+0x82>
    117c:	b6 c0       	rjmp	.+364    	; 0x12ea <__fp_inf>
    117e:	00 c1       	rjmp	.+512    	; 0x1380 <__fp_szero>
    1180:	5f 3f       	cpi	r21, 0xFF	; 255
    1182:	ec f3       	brlt	.-6      	; 0x117e <__divsf3_pse+0x6a>
    1184:	98 3e       	cpi	r25, 0xE8	; 232
    1186:	dc f3       	brlt	.-10     	; 0x117e <__divsf3_pse+0x6a>
    1188:	86 95       	lsr	r24
    118a:	77 95       	ror	r23
    118c:	67 95       	ror	r22
    118e:	b7 95       	ror	r27
    1190:	f7 95       	ror	r31
    1192:	9f 5f       	subi	r25, 0xFF	; 255
    1194:	c9 f7       	brne	.-14     	; 0x1188 <__divsf3_pse+0x74>
    1196:	88 0f       	add	r24, r24
    1198:	91 1d       	adc	r25, r1
    119a:	96 95       	lsr	r25
    119c:	87 95       	ror	r24
    119e:	97 f9       	bld	r25, 7
    11a0:	08 95       	ret
    11a2:	e1 e0       	ldi	r30, 0x01	; 1
    11a4:	66 0f       	add	r22, r22
    11a6:	77 1f       	adc	r23, r23
    11a8:	88 1f       	adc	r24, r24
    11aa:	bb 1f       	adc	r27, r27
    11ac:	62 17       	cp	r22, r18
    11ae:	73 07       	cpc	r23, r19
    11b0:	84 07       	cpc	r24, r20
    11b2:	ba 07       	cpc	r27, r26
    11b4:	20 f0       	brcs	.+8      	; 0x11be <__divsf3_pse+0xaa>
    11b6:	62 1b       	sub	r22, r18
    11b8:	73 0b       	sbc	r23, r19
    11ba:	84 0b       	sbc	r24, r20
    11bc:	ba 0b       	sbc	r27, r26
    11be:	ee 1f       	adc	r30, r30
    11c0:	88 f7       	brcc	.-30     	; 0x11a4 <__divsf3_pse+0x90>
    11c2:	e0 95       	com	r30
    11c4:	08 95       	ret

000011c6 <__fixsfsi>:
    11c6:	04 d0       	rcall	.+8      	; 0x11d0 <__fixunssfsi>
    11c8:	68 94       	set
    11ca:	b1 11       	cpse	r27, r1
    11cc:	d9 c0       	rjmp	.+434    	; 0x1380 <__fp_szero>
    11ce:	08 95       	ret

000011d0 <__fixunssfsi>:
    11d0:	bc d0       	rcall	.+376    	; 0x134a <__fp_splitA>
    11d2:	88 f0       	brcs	.+34     	; 0x11f6 <__fixunssfsi+0x26>
    11d4:	9f 57       	subi	r25, 0x7F	; 127
    11d6:	90 f0       	brcs	.+36     	; 0x11fc <__fixunssfsi+0x2c>
    11d8:	b9 2f       	mov	r27, r25
    11da:	99 27       	eor	r25, r25
    11dc:	b7 51       	subi	r27, 0x17	; 23
    11de:	a0 f0       	brcs	.+40     	; 0x1208 <__fixunssfsi+0x38>
    11e0:	d1 f0       	breq	.+52     	; 0x1216 <__fixunssfsi+0x46>
    11e2:	66 0f       	add	r22, r22
    11e4:	77 1f       	adc	r23, r23
    11e6:	88 1f       	adc	r24, r24
    11e8:	99 1f       	adc	r25, r25
    11ea:	1a f0       	brmi	.+6      	; 0x11f2 <__fixunssfsi+0x22>
    11ec:	ba 95       	dec	r27
    11ee:	c9 f7       	brne	.-14     	; 0x11e2 <__fixunssfsi+0x12>
    11f0:	12 c0       	rjmp	.+36     	; 0x1216 <__fixunssfsi+0x46>
    11f2:	b1 30       	cpi	r27, 0x01	; 1
    11f4:	81 f0       	breq	.+32     	; 0x1216 <__fixunssfsi+0x46>
    11f6:	c3 d0       	rcall	.+390    	; 0x137e <__fp_zero>
    11f8:	b1 e0       	ldi	r27, 0x01	; 1
    11fa:	08 95       	ret
    11fc:	c0 c0       	rjmp	.+384    	; 0x137e <__fp_zero>
    11fe:	67 2f       	mov	r22, r23
    1200:	78 2f       	mov	r23, r24
    1202:	88 27       	eor	r24, r24
    1204:	b8 5f       	subi	r27, 0xF8	; 248
    1206:	39 f0       	breq	.+14     	; 0x1216 <__fixunssfsi+0x46>
    1208:	b9 3f       	cpi	r27, 0xF9	; 249
    120a:	cc f3       	brlt	.-14     	; 0x11fe <__fixunssfsi+0x2e>
    120c:	86 95       	lsr	r24
    120e:	77 95       	ror	r23
    1210:	67 95       	ror	r22
    1212:	b3 95       	inc	r27
    1214:	d9 f7       	brne	.-10     	; 0x120c <__fixunssfsi+0x3c>
    1216:	3e f4       	brtc	.+14     	; 0x1226 <__fixunssfsi+0x56>
    1218:	90 95       	com	r25
    121a:	80 95       	com	r24
    121c:	70 95       	com	r23
    121e:	61 95       	neg	r22
    1220:	7f 4f       	sbci	r23, 0xFF	; 255
    1222:	8f 4f       	sbci	r24, 0xFF	; 255
    1224:	9f 4f       	sbci	r25, 0xFF	; 255
    1226:	08 95       	ret

00001228 <__floatunsisf>:
    1228:	e8 94       	clt
    122a:	09 c0       	rjmp	.+18     	; 0x123e <__floatsisf+0x12>

0000122c <__floatsisf>:
    122c:	97 fb       	bst	r25, 7
    122e:	3e f4       	brtc	.+14     	; 0x123e <__floatsisf+0x12>
    1230:	90 95       	com	r25
    1232:	80 95       	com	r24
    1234:	70 95       	com	r23
    1236:	61 95       	neg	r22
    1238:	7f 4f       	sbci	r23, 0xFF	; 255
    123a:	8f 4f       	sbci	r24, 0xFF	; 255
    123c:	9f 4f       	sbci	r25, 0xFF	; 255
    123e:	99 23       	and	r25, r25
    1240:	a9 f0       	breq	.+42     	; 0x126c <__floatsisf+0x40>
    1242:	f9 2f       	mov	r31, r25
    1244:	96 e9       	ldi	r25, 0x96	; 150
    1246:	bb 27       	eor	r27, r27
    1248:	93 95       	inc	r25
    124a:	f6 95       	lsr	r31
    124c:	87 95       	ror	r24
    124e:	77 95       	ror	r23
    1250:	67 95       	ror	r22
    1252:	b7 95       	ror	r27
    1254:	f1 11       	cpse	r31, r1
    1256:	f8 cf       	rjmp	.-16     	; 0x1248 <__floatsisf+0x1c>
    1258:	fa f4       	brpl	.+62     	; 0x1298 <__floatsisf+0x6c>
    125a:	bb 0f       	add	r27, r27
    125c:	11 f4       	brne	.+4      	; 0x1262 <__floatsisf+0x36>
    125e:	60 ff       	sbrs	r22, 0
    1260:	1b c0       	rjmp	.+54     	; 0x1298 <__floatsisf+0x6c>
    1262:	6f 5f       	subi	r22, 0xFF	; 255
    1264:	7f 4f       	sbci	r23, 0xFF	; 255
    1266:	8f 4f       	sbci	r24, 0xFF	; 255
    1268:	9f 4f       	sbci	r25, 0xFF	; 255
    126a:	16 c0       	rjmp	.+44     	; 0x1298 <__floatsisf+0x6c>
    126c:	88 23       	and	r24, r24
    126e:	11 f0       	breq	.+4      	; 0x1274 <__floatsisf+0x48>
    1270:	96 e9       	ldi	r25, 0x96	; 150
    1272:	11 c0       	rjmp	.+34     	; 0x1296 <__floatsisf+0x6a>
    1274:	77 23       	and	r23, r23
    1276:	21 f0       	breq	.+8      	; 0x1280 <__floatsisf+0x54>
    1278:	9e e8       	ldi	r25, 0x8E	; 142
    127a:	87 2f       	mov	r24, r23
    127c:	76 2f       	mov	r23, r22
    127e:	05 c0       	rjmp	.+10     	; 0x128a <__floatsisf+0x5e>
    1280:	66 23       	and	r22, r22
    1282:	71 f0       	breq	.+28     	; 0x12a0 <__floatsisf+0x74>
    1284:	96 e8       	ldi	r25, 0x86	; 134
    1286:	86 2f       	mov	r24, r22
    1288:	70 e0       	ldi	r23, 0x00	; 0
    128a:	60 e0       	ldi	r22, 0x00	; 0
    128c:	2a f0       	brmi	.+10     	; 0x1298 <__floatsisf+0x6c>
    128e:	9a 95       	dec	r25
    1290:	66 0f       	add	r22, r22
    1292:	77 1f       	adc	r23, r23
    1294:	88 1f       	adc	r24, r24
    1296:	da f7       	brpl	.-10     	; 0x128e <__floatsisf+0x62>
    1298:	88 0f       	add	r24, r24
    129a:	96 95       	lsr	r25
    129c:	87 95       	ror	r24
    129e:	97 f9       	bld	r25, 7
    12a0:	08 95       	ret

000012a2 <__fp_cmp>:
    12a2:	99 0f       	add	r25, r25
    12a4:	00 08       	sbc	r0, r0
    12a6:	55 0f       	add	r21, r21
    12a8:	aa 0b       	sbc	r26, r26
    12aa:	e0 e8       	ldi	r30, 0x80	; 128
    12ac:	fe ef       	ldi	r31, 0xFE	; 254
    12ae:	16 16       	cp	r1, r22
    12b0:	17 06       	cpc	r1, r23
    12b2:	e8 07       	cpc	r30, r24
    12b4:	f9 07       	cpc	r31, r25
    12b6:	c0 f0       	brcs	.+48     	; 0x12e8 <__fp_cmp+0x46>
    12b8:	12 16       	cp	r1, r18
    12ba:	13 06       	cpc	r1, r19
    12bc:	e4 07       	cpc	r30, r20
    12be:	f5 07       	cpc	r31, r21
    12c0:	98 f0       	brcs	.+38     	; 0x12e8 <__fp_cmp+0x46>
    12c2:	62 1b       	sub	r22, r18
    12c4:	73 0b       	sbc	r23, r19
    12c6:	84 0b       	sbc	r24, r20
    12c8:	95 0b       	sbc	r25, r21
    12ca:	39 f4       	brne	.+14     	; 0x12da <__fp_cmp+0x38>
    12cc:	0a 26       	eor	r0, r26
    12ce:	61 f0       	breq	.+24     	; 0x12e8 <__fp_cmp+0x46>
    12d0:	23 2b       	or	r18, r19
    12d2:	24 2b       	or	r18, r20
    12d4:	25 2b       	or	r18, r21
    12d6:	21 f4       	brne	.+8      	; 0x12e0 <__fp_cmp+0x3e>
    12d8:	08 95       	ret
    12da:	0a 26       	eor	r0, r26
    12dc:	09 f4       	brne	.+2      	; 0x12e0 <__fp_cmp+0x3e>
    12de:	a1 40       	sbci	r26, 0x01	; 1
    12e0:	a6 95       	lsr	r26
    12e2:	8f ef       	ldi	r24, 0xFF	; 255
    12e4:	81 1d       	adc	r24, r1
    12e6:	81 1d       	adc	r24, r1
    12e8:	08 95       	ret

000012ea <__fp_inf>:
    12ea:	97 f9       	bld	r25, 7
    12ec:	9f 67       	ori	r25, 0x7F	; 127
    12ee:	80 e8       	ldi	r24, 0x80	; 128
    12f0:	70 e0       	ldi	r23, 0x00	; 0
    12f2:	60 e0       	ldi	r22, 0x00	; 0
    12f4:	08 95       	ret

000012f6 <__fp_nan>:
    12f6:	9f ef       	ldi	r25, 0xFF	; 255
    12f8:	80 ec       	ldi	r24, 0xC0	; 192
    12fa:	08 95       	ret

000012fc <__fp_pscA>:
    12fc:	00 24       	eor	r0, r0
    12fe:	0a 94       	dec	r0
    1300:	16 16       	cp	r1, r22
    1302:	17 06       	cpc	r1, r23
    1304:	18 06       	cpc	r1, r24
    1306:	09 06       	cpc	r0, r25
    1308:	08 95       	ret

0000130a <__fp_pscB>:
    130a:	00 24       	eor	r0, r0
    130c:	0a 94       	dec	r0
    130e:	12 16       	cp	r1, r18
    1310:	13 06       	cpc	r1, r19
    1312:	14 06       	cpc	r1, r20
    1314:	05 06       	cpc	r0, r21
    1316:	08 95       	ret

00001318 <__fp_round>:
    1318:	09 2e       	mov	r0, r25
    131a:	03 94       	inc	r0
    131c:	00 0c       	add	r0, r0
    131e:	11 f4       	brne	.+4      	; 0x1324 <__fp_round+0xc>
    1320:	88 23       	and	r24, r24
    1322:	52 f0       	brmi	.+20     	; 0x1338 <__fp_round+0x20>
    1324:	bb 0f       	add	r27, r27
    1326:	40 f4       	brcc	.+16     	; 0x1338 <__fp_round+0x20>
    1328:	bf 2b       	or	r27, r31
    132a:	11 f4       	brne	.+4      	; 0x1330 <__fp_round+0x18>
    132c:	60 ff       	sbrs	r22, 0
    132e:	04 c0       	rjmp	.+8      	; 0x1338 <__fp_round+0x20>
    1330:	6f 5f       	subi	r22, 0xFF	; 255
    1332:	7f 4f       	sbci	r23, 0xFF	; 255
    1334:	8f 4f       	sbci	r24, 0xFF	; 255
    1336:	9f 4f       	sbci	r25, 0xFF	; 255
    1338:	08 95       	ret

0000133a <__fp_split3>:
    133a:	57 fd       	sbrc	r21, 7
    133c:	90 58       	subi	r25, 0x80	; 128
    133e:	44 0f       	add	r20, r20
    1340:	55 1f       	adc	r21, r21
    1342:	59 f0       	breq	.+22     	; 0x135a <__fp_splitA+0x10>
    1344:	5f 3f       	cpi	r21, 0xFF	; 255
    1346:	71 f0       	breq	.+28     	; 0x1364 <__fp_splitA+0x1a>
    1348:	47 95       	ror	r20

0000134a <__fp_splitA>:
    134a:	88 0f       	add	r24, r24
    134c:	97 fb       	bst	r25, 7
    134e:	99 1f       	adc	r25, r25
    1350:	61 f0       	breq	.+24     	; 0x136a <__fp_splitA+0x20>
    1352:	9f 3f       	cpi	r25, 0xFF	; 255
    1354:	79 f0       	breq	.+30     	; 0x1374 <__fp_splitA+0x2a>
    1356:	87 95       	ror	r24
    1358:	08 95       	ret
    135a:	12 16       	cp	r1, r18
    135c:	13 06       	cpc	r1, r19
    135e:	14 06       	cpc	r1, r20
    1360:	55 1f       	adc	r21, r21
    1362:	f2 cf       	rjmp	.-28     	; 0x1348 <__fp_split3+0xe>
    1364:	46 95       	lsr	r20
    1366:	f1 df       	rcall	.-30     	; 0x134a <__fp_splitA>
    1368:	08 c0       	rjmp	.+16     	; 0x137a <__fp_splitA+0x30>
    136a:	16 16       	cp	r1, r22
    136c:	17 06       	cpc	r1, r23
    136e:	18 06       	cpc	r1, r24
    1370:	99 1f       	adc	r25, r25
    1372:	f1 cf       	rjmp	.-30     	; 0x1356 <__fp_splitA+0xc>
    1374:	86 95       	lsr	r24
    1376:	71 05       	cpc	r23, r1
    1378:	61 05       	cpc	r22, r1
    137a:	08 94       	sec
    137c:	08 95       	ret

0000137e <__fp_zero>:
    137e:	e8 94       	clt

00001380 <__fp_szero>:
    1380:	bb 27       	eor	r27, r27
    1382:	66 27       	eor	r22, r22
    1384:	77 27       	eor	r23, r23
    1386:	cb 01       	movw	r24, r22
    1388:	97 f9       	bld	r25, 7
    138a:	08 95       	ret

0000138c <__mulsf3>:
    138c:	0b d0       	rcall	.+22     	; 0x13a4 <__mulsf3x>
    138e:	c4 cf       	rjmp	.-120    	; 0x1318 <__fp_round>
    1390:	b5 df       	rcall	.-150    	; 0x12fc <__fp_pscA>
    1392:	28 f0       	brcs	.+10     	; 0x139e <__mulsf3+0x12>
    1394:	ba df       	rcall	.-140    	; 0x130a <__fp_pscB>
    1396:	18 f0       	brcs	.+6      	; 0x139e <__mulsf3+0x12>
    1398:	95 23       	and	r25, r21
    139a:	09 f0       	breq	.+2      	; 0x139e <__mulsf3+0x12>
    139c:	a6 cf       	rjmp	.-180    	; 0x12ea <__fp_inf>
    139e:	ab cf       	rjmp	.-170    	; 0x12f6 <__fp_nan>
    13a0:	11 24       	eor	r1, r1
    13a2:	ee cf       	rjmp	.-36     	; 0x1380 <__fp_szero>

000013a4 <__mulsf3x>:
    13a4:	ca df       	rcall	.-108    	; 0x133a <__fp_split3>
    13a6:	a0 f3       	brcs	.-24     	; 0x1390 <__mulsf3+0x4>

000013a8 <__mulsf3_pse>:
    13a8:	95 9f       	mul	r25, r21
    13aa:	d1 f3       	breq	.-12     	; 0x13a0 <__mulsf3+0x14>
    13ac:	95 0f       	add	r25, r21
    13ae:	50 e0       	ldi	r21, 0x00	; 0
    13b0:	55 1f       	adc	r21, r21
    13b2:	62 9f       	mul	r22, r18
    13b4:	f0 01       	movw	r30, r0
    13b6:	72 9f       	mul	r23, r18
    13b8:	bb 27       	eor	r27, r27
    13ba:	f0 0d       	add	r31, r0
    13bc:	b1 1d       	adc	r27, r1
    13be:	63 9f       	mul	r22, r19
    13c0:	aa 27       	eor	r26, r26
    13c2:	f0 0d       	add	r31, r0
    13c4:	b1 1d       	adc	r27, r1
    13c6:	aa 1f       	adc	r26, r26
    13c8:	64 9f       	mul	r22, r20
    13ca:	66 27       	eor	r22, r22
    13cc:	b0 0d       	add	r27, r0
    13ce:	a1 1d       	adc	r26, r1
    13d0:	66 1f       	adc	r22, r22
    13d2:	82 9f       	mul	r24, r18
    13d4:	22 27       	eor	r18, r18
    13d6:	b0 0d       	add	r27, r0
    13d8:	a1 1d       	adc	r26, r1
    13da:	62 1f       	adc	r22, r18
    13dc:	73 9f       	mul	r23, r19
    13de:	b0 0d       	add	r27, r0
    13e0:	a1 1d       	adc	r26, r1
    13e2:	62 1f       	adc	r22, r18
    13e4:	83 9f       	mul	r24, r19
    13e6:	a0 0d       	add	r26, r0
    13e8:	61 1d       	adc	r22, r1
    13ea:	22 1f       	adc	r18, r18
    13ec:	74 9f       	mul	r23, r20
    13ee:	33 27       	eor	r19, r19
    13f0:	a0 0d       	add	r26, r0
    13f2:	61 1d       	adc	r22, r1
    13f4:	23 1f       	adc	r18, r19
    13f6:	84 9f       	mul	r24, r20
    13f8:	60 0d       	add	r22, r0
    13fa:	21 1d       	adc	r18, r1
    13fc:	82 2f       	mov	r24, r18
    13fe:	76 2f       	mov	r23, r22
    1400:	6a 2f       	mov	r22, r26
    1402:	11 24       	eor	r1, r1
    1404:	9f 57       	subi	r25, 0x7F	; 127
    1406:	50 40       	sbci	r21, 0x00	; 0
    1408:	8a f0       	brmi	.+34     	; 0x142c <__mulsf3_pse+0x84>
    140a:	e1 f0       	breq	.+56     	; 0x1444 <__mulsf3_pse+0x9c>
    140c:	88 23       	and	r24, r24
    140e:	4a f0       	brmi	.+18     	; 0x1422 <__mulsf3_pse+0x7a>
    1410:	ee 0f       	add	r30, r30
    1412:	ff 1f       	adc	r31, r31
    1414:	bb 1f       	adc	r27, r27
    1416:	66 1f       	adc	r22, r22
    1418:	77 1f       	adc	r23, r23
    141a:	88 1f       	adc	r24, r24
    141c:	91 50       	subi	r25, 0x01	; 1
    141e:	50 40       	sbci	r21, 0x00	; 0
    1420:	a9 f7       	brne	.-22     	; 0x140c <__mulsf3_pse+0x64>
    1422:	9e 3f       	cpi	r25, 0xFE	; 254
    1424:	51 05       	cpc	r21, r1
    1426:	70 f0       	brcs	.+28     	; 0x1444 <__mulsf3_pse+0x9c>
    1428:	60 cf       	rjmp	.-320    	; 0x12ea <__fp_inf>
    142a:	aa cf       	rjmp	.-172    	; 0x1380 <__fp_szero>
    142c:	5f 3f       	cpi	r21, 0xFF	; 255
    142e:	ec f3       	brlt	.-6      	; 0x142a <__mulsf3_pse+0x82>
    1430:	98 3e       	cpi	r25, 0xE8	; 232
    1432:	dc f3       	brlt	.-10     	; 0x142a <__mulsf3_pse+0x82>
    1434:	86 95       	lsr	r24
    1436:	77 95       	ror	r23
    1438:	67 95       	ror	r22
    143a:	b7 95       	ror	r27
    143c:	f7 95       	ror	r31
    143e:	e7 95       	ror	r30
    1440:	9f 5f       	subi	r25, 0xFF	; 255
    1442:	c1 f7       	brne	.-16     	; 0x1434 <__mulsf3_pse+0x8c>
    1444:	fe 2b       	or	r31, r30
    1446:	88 0f       	add	r24, r24
    1448:	91 1d       	adc	r25, r1
    144a:	96 95       	lsr	r25
    144c:	87 95       	ror	r24
    144e:	97 f9       	bld	r25, 7
    1450:	08 95       	ret

00001452 <vfprintf>:
    1452:	2f 92       	push	r2
    1454:	3f 92       	push	r3
    1456:	4f 92       	push	r4
    1458:	5f 92       	push	r5
    145a:	6f 92       	push	r6
    145c:	7f 92       	push	r7
    145e:	8f 92       	push	r8
    1460:	9f 92       	push	r9
    1462:	af 92       	push	r10
    1464:	bf 92       	push	r11
    1466:	cf 92       	push	r12
    1468:	df 92       	push	r13
    146a:	ef 92       	push	r14
    146c:	ff 92       	push	r15
    146e:	0f 93       	push	r16
    1470:	1f 93       	push	r17
    1472:	cf 93       	push	r28
    1474:	df 93       	push	r29
    1476:	cd b7       	in	r28, 0x3d	; 61
    1478:	de b7       	in	r29, 0x3e	; 62
    147a:	63 97       	sbiw	r28, 0x13	; 19
    147c:	0f b6       	in	r0, 0x3f	; 63
    147e:	f8 94       	cli
    1480:	de bf       	out	0x3e, r29	; 62
    1482:	0f be       	out	0x3f, r0	; 63
    1484:	cd bf       	out	0x3d, r28	; 61
    1486:	7c 01       	movw	r14, r24
    1488:	1b 01       	movw	r2, r22
    148a:	6a 01       	movw	r12, r20
    148c:	fc 01       	movw	r30, r24
    148e:	17 82       	std	Z+7, r1	; 0x07
    1490:	16 82       	std	Z+6, r1	; 0x06
    1492:	83 81       	ldd	r24, Z+3	; 0x03
    1494:	81 ff       	sbrs	r24, 1
    1496:	49 c3       	rjmp	.+1682   	; 0x1b2a <vfprintf+0x6d8>
    1498:	be 01       	movw	r22, r28
    149a:	6f 5f       	subi	r22, 0xFF	; 255
    149c:	7f 4f       	sbci	r23, 0xFF	; 255
    149e:	4b 01       	movw	r8, r22
    14a0:	f7 01       	movw	r30, r14
    14a2:	93 81       	ldd	r25, Z+3	; 0x03
    14a4:	f1 01       	movw	r30, r2
    14a6:	93 fd       	sbrc	r25, 3
    14a8:	85 91       	lpm	r24, Z+
    14aa:	93 ff       	sbrs	r25, 3
    14ac:	81 91       	ld	r24, Z+
    14ae:	1f 01       	movw	r2, r30
    14b0:	88 23       	and	r24, r24
    14b2:	09 f4       	brne	.+2      	; 0x14b6 <vfprintf+0x64>
    14b4:	36 c3       	rjmp	.+1644   	; 0x1b22 <vfprintf+0x6d0>
    14b6:	85 32       	cpi	r24, 0x25	; 37
    14b8:	39 f4       	brne	.+14     	; 0x14c8 <vfprintf+0x76>
    14ba:	93 fd       	sbrc	r25, 3
    14bc:	85 91       	lpm	r24, Z+
    14be:	93 ff       	sbrs	r25, 3
    14c0:	81 91       	ld	r24, Z+
    14c2:	1f 01       	movw	r2, r30
    14c4:	85 32       	cpi	r24, 0x25	; 37
    14c6:	31 f4       	brne	.+12     	; 0x14d4 <vfprintf+0x82>
    14c8:	b7 01       	movw	r22, r14
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	ca d4       	rcall	.+2452   	; 0x1e62 <fputc>
    14ce:	56 01       	movw	r10, r12
    14d0:	65 01       	movw	r12, r10
    14d2:	e6 cf       	rjmp	.-52     	; 0x14a0 <vfprintf+0x4e>
    14d4:	10 e0       	ldi	r17, 0x00	; 0
    14d6:	51 2c       	mov	r5, r1
    14d8:	20 e0       	ldi	r18, 0x00	; 0
    14da:	20 32       	cpi	r18, 0x20	; 32
    14dc:	a0 f4       	brcc	.+40     	; 0x1506 <vfprintf+0xb4>
    14de:	8b 32       	cpi	r24, 0x2B	; 43
    14e0:	69 f0       	breq	.+26     	; 0x14fc <vfprintf+0xaa>
    14e2:	30 f4       	brcc	.+12     	; 0x14f0 <vfprintf+0x9e>
    14e4:	80 32       	cpi	r24, 0x20	; 32
    14e6:	59 f0       	breq	.+22     	; 0x14fe <vfprintf+0xac>
    14e8:	83 32       	cpi	r24, 0x23	; 35
    14ea:	69 f4       	brne	.+26     	; 0x1506 <vfprintf+0xb4>
    14ec:	20 61       	ori	r18, 0x10	; 16
    14ee:	2c c0       	rjmp	.+88     	; 0x1548 <vfprintf+0xf6>
    14f0:	8d 32       	cpi	r24, 0x2D	; 45
    14f2:	39 f0       	breq	.+14     	; 0x1502 <vfprintf+0xb0>
    14f4:	80 33       	cpi	r24, 0x30	; 48
    14f6:	39 f4       	brne	.+14     	; 0x1506 <vfprintf+0xb4>
    14f8:	21 60       	ori	r18, 0x01	; 1
    14fa:	26 c0       	rjmp	.+76     	; 0x1548 <vfprintf+0xf6>
    14fc:	22 60       	ori	r18, 0x02	; 2
    14fe:	24 60       	ori	r18, 0x04	; 4
    1500:	23 c0       	rjmp	.+70     	; 0x1548 <vfprintf+0xf6>
    1502:	28 60       	ori	r18, 0x08	; 8
    1504:	21 c0       	rjmp	.+66     	; 0x1548 <vfprintf+0xf6>
    1506:	27 fd       	sbrc	r18, 7
    1508:	27 c0       	rjmp	.+78     	; 0x1558 <vfprintf+0x106>
    150a:	30 ed       	ldi	r19, 0xD0	; 208
    150c:	38 0f       	add	r19, r24
    150e:	3a 30       	cpi	r19, 0x0A	; 10
    1510:	78 f4       	brcc	.+30     	; 0x1530 <vfprintf+0xde>
    1512:	26 ff       	sbrs	r18, 6
    1514:	06 c0       	rjmp	.+12     	; 0x1522 <vfprintf+0xd0>
    1516:	fa e0       	ldi	r31, 0x0A	; 10
    1518:	1f 9f       	mul	r17, r31
    151a:	30 0d       	add	r19, r0
    151c:	11 24       	eor	r1, r1
    151e:	13 2f       	mov	r17, r19
    1520:	13 c0       	rjmp	.+38     	; 0x1548 <vfprintf+0xf6>
    1522:	6a e0       	ldi	r22, 0x0A	; 10
    1524:	56 9e       	mul	r5, r22
    1526:	30 0d       	add	r19, r0
    1528:	11 24       	eor	r1, r1
    152a:	53 2e       	mov	r5, r19
    152c:	20 62       	ori	r18, 0x20	; 32
    152e:	0c c0       	rjmp	.+24     	; 0x1548 <vfprintf+0xf6>
    1530:	8e 32       	cpi	r24, 0x2E	; 46
    1532:	21 f4       	brne	.+8      	; 0x153c <vfprintf+0xea>
    1534:	26 fd       	sbrc	r18, 6
    1536:	f5 c2       	rjmp	.+1514   	; 0x1b22 <vfprintf+0x6d0>
    1538:	20 64       	ori	r18, 0x40	; 64
    153a:	06 c0       	rjmp	.+12     	; 0x1548 <vfprintf+0xf6>
    153c:	8c 36       	cpi	r24, 0x6C	; 108
    153e:	11 f4       	brne	.+4      	; 0x1544 <vfprintf+0xf2>
    1540:	20 68       	ori	r18, 0x80	; 128
    1542:	02 c0       	rjmp	.+4      	; 0x1548 <vfprintf+0xf6>
    1544:	88 36       	cpi	r24, 0x68	; 104
    1546:	41 f4       	brne	.+16     	; 0x1558 <vfprintf+0x106>
    1548:	f1 01       	movw	r30, r2
    154a:	93 fd       	sbrc	r25, 3
    154c:	85 91       	lpm	r24, Z+
    154e:	93 ff       	sbrs	r25, 3
    1550:	81 91       	ld	r24, Z+
    1552:	1f 01       	movw	r2, r30
    1554:	81 11       	cpse	r24, r1
    1556:	c1 cf       	rjmp	.-126    	; 0x14da <vfprintf+0x88>
    1558:	9b eb       	ldi	r25, 0xBB	; 187
    155a:	98 0f       	add	r25, r24
    155c:	93 30       	cpi	r25, 0x03	; 3
    155e:	18 f4       	brcc	.+6      	; 0x1566 <vfprintf+0x114>
    1560:	20 61       	ori	r18, 0x10	; 16
    1562:	80 5e       	subi	r24, 0xE0	; 224
    1564:	06 c0       	rjmp	.+12     	; 0x1572 <vfprintf+0x120>
    1566:	9b e9       	ldi	r25, 0x9B	; 155
    1568:	98 0f       	add	r25, r24
    156a:	93 30       	cpi	r25, 0x03	; 3
    156c:	08 f0       	brcs	.+2      	; 0x1570 <vfprintf+0x11e>
    156e:	9a c1       	rjmp	.+820    	; 0x18a4 <vfprintf+0x452>
    1570:	2f 7e       	andi	r18, 0xEF	; 239
    1572:	26 ff       	sbrs	r18, 6
    1574:	16 e0       	ldi	r17, 0x06	; 6
    1576:	2f 73       	andi	r18, 0x3F	; 63
    1578:	72 2e       	mov	r7, r18
    157a:	85 36       	cpi	r24, 0x65	; 101
    157c:	21 f4       	brne	.+8      	; 0x1586 <vfprintf+0x134>
    157e:	f2 2f       	mov	r31, r18
    1580:	f0 64       	ori	r31, 0x40	; 64
    1582:	7f 2e       	mov	r7, r31
    1584:	08 c0       	rjmp	.+16     	; 0x1596 <vfprintf+0x144>
    1586:	86 36       	cpi	r24, 0x66	; 102
    1588:	21 f4       	brne	.+8      	; 0x1592 <vfprintf+0x140>
    158a:	62 2f       	mov	r22, r18
    158c:	60 68       	ori	r22, 0x80	; 128
    158e:	76 2e       	mov	r7, r22
    1590:	02 c0       	rjmp	.+4      	; 0x1596 <vfprintf+0x144>
    1592:	11 11       	cpse	r17, r1
    1594:	11 50       	subi	r17, 0x01	; 1
    1596:	77 fe       	sbrs	r7, 7
    1598:	07 c0       	rjmp	.+14     	; 0x15a8 <vfprintf+0x156>
    159a:	1c 33       	cpi	r17, 0x3C	; 60
    159c:	48 f4       	brcc	.+18     	; 0x15b0 <vfprintf+0x15e>
    159e:	44 24       	eor	r4, r4
    15a0:	43 94       	inc	r4
    15a2:	41 0e       	add	r4, r17
    15a4:	27 e0       	ldi	r18, 0x07	; 7
    15a6:	0b c0       	rjmp	.+22     	; 0x15be <vfprintf+0x16c>
    15a8:	18 30       	cpi	r17, 0x08	; 8
    15aa:	30 f4       	brcc	.+12     	; 0x15b8 <vfprintf+0x166>
    15ac:	21 2f       	mov	r18, r17
    15ae:	06 c0       	rjmp	.+12     	; 0x15bc <vfprintf+0x16a>
    15b0:	27 e0       	ldi	r18, 0x07	; 7
    15b2:	4c e3       	ldi	r20, 0x3C	; 60
    15b4:	44 2e       	mov	r4, r20
    15b6:	03 c0       	rjmp	.+6      	; 0x15be <vfprintf+0x16c>
    15b8:	27 e0       	ldi	r18, 0x07	; 7
    15ba:	17 e0       	ldi	r17, 0x07	; 7
    15bc:	41 2c       	mov	r4, r1
    15be:	56 01       	movw	r10, r12
    15c0:	74 e0       	ldi	r23, 0x04	; 4
    15c2:	a7 0e       	add	r10, r23
    15c4:	b1 1c       	adc	r11, r1
    15c6:	f6 01       	movw	r30, r12
    15c8:	60 81       	ld	r22, Z
    15ca:	71 81       	ldd	r23, Z+1	; 0x01
    15cc:	82 81       	ldd	r24, Z+2	; 0x02
    15ce:	93 81       	ldd	r25, Z+3	; 0x03
    15d0:	04 2d       	mov	r16, r4
    15d2:	a4 01       	movw	r20, r8
    15d4:	0e d3       	rcall	.+1564   	; 0x1bf2 <__ftoa_engine>
    15d6:	6c 01       	movw	r12, r24
    15d8:	09 81       	ldd	r16, Y+1	; 0x01
    15da:	00 ff       	sbrs	r16, 0
    15dc:	02 c0       	rjmp	.+4      	; 0x15e2 <vfprintf+0x190>
    15de:	03 ff       	sbrs	r16, 3
    15e0:	06 c0       	rjmp	.+12     	; 0x15ee <vfprintf+0x19c>
    15e2:	71 fc       	sbrc	r7, 1
    15e4:	07 c0       	rjmp	.+14     	; 0x15f4 <vfprintf+0x1a2>
    15e6:	72 fc       	sbrc	r7, 2
    15e8:	08 c0       	rjmp	.+16     	; 0x15fa <vfprintf+0x1a8>
    15ea:	61 2c       	mov	r6, r1
    15ec:	08 c0       	rjmp	.+16     	; 0x15fe <vfprintf+0x1ac>
    15ee:	3d e2       	ldi	r19, 0x2D	; 45
    15f0:	63 2e       	mov	r6, r19
    15f2:	05 c0       	rjmp	.+10     	; 0x15fe <vfprintf+0x1ac>
    15f4:	2b e2       	ldi	r18, 0x2B	; 43
    15f6:	62 2e       	mov	r6, r18
    15f8:	02 c0       	rjmp	.+4      	; 0x15fe <vfprintf+0x1ac>
    15fa:	90 e2       	ldi	r25, 0x20	; 32
    15fc:	69 2e       	mov	r6, r25
    15fe:	80 2f       	mov	r24, r16
    1600:	8c 70       	andi	r24, 0x0C	; 12
    1602:	81 f1       	breq	.+96     	; 0x1664 <vfprintf+0x212>
    1604:	66 20       	and	r6, r6
    1606:	11 f0       	breq	.+4      	; 0x160c <vfprintf+0x1ba>
    1608:	84 e0       	ldi	r24, 0x04	; 4
    160a:	01 c0       	rjmp	.+2      	; 0x160e <vfprintf+0x1bc>
    160c:	83 e0       	ldi	r24, 0x03	; 3
    160e:	85 15       	cp	r24, r5
    1610:	10 f0       	brcs	.+4      	; 0x1616 <vfprintf+0x1c4>
    1612:	51 2c       	mov	r5, r1
    1614:	0a c0       	rjmp	.+20     	; 0x162a <vfprintf+0x1d8>
    1616:	58 1a       	sub	r5, r24
    1618:	73 fc       	sbrc	r7, 3
    161a:	07 c0       	rjmp	.+14     	; 0x162a <vfprintf+0x1d8>
    161c:	b7 01       	movw	r22, r14
    161e:	80 e2       	ldi	r24, 0x20	; 32
    1620:	90 e0       	ldi	r25, 0x00	; 0
    1622:	1f d4       	rcall	.+2110   	; 0x1e62 <fputc>
    1624:	5a 94       	dec	r5
    1626:	d1 f7       	brne	.-12     	; 0x161c <vfprintf+0x1ca>
    1628:	f4 cf       	rjmp	.-24     	; 0x1612 <vfprintf+0x1c0>
    162a:	66 20       	and	r6, r6
    162c:	21 f0       	breq	.+8      	; 0x1636 <vfprintf+0x1e4>
    162e:	b7 01       	movw	r22, r14
    1630:	86 2d       	mov	r24, r6
    1632:	90 e0       	ldi	r25, 0x00	; 0
    1634:	16 d4       	rcall	.+2092   	; 0x1e62 <fputc>
    1636:	03 fd       	sbrc	r16, 3
    1638:	03 c0       	rjmp	.+6      	; 0x1640 <vfprintf+0x1ee>
    163a:	08 ee       	ldi	r16, 0xE8	; 232
    163c:	10 e0       	ldi	r17, 0x00	; 0
    163e:	02 c0       	rjmp	.+4      	; 0x1644 <vfprintf+0x1f2>
    1640:	04 ee       	ldi	r16, 0xE4	; 228
    1642:	10 e0       	ldi	r17, 0x00	; 0
    1644:	f7 2d       	mov	r31, r7
    1646:	f0 71       	andi	r31, 0x10	; 16
    1648:	7f 2e       	mov	r7, r31
    164a:	f8 01       	movw	r30, r16
    164c:	84 91       	lpm	r24, Z
    164e:	88 23       	and	r24, r24
    1650:	09 f4       	brne	.+2      	; 0x1654 <vfprintf+0x202>
    1652:	5e c2       	rjmp	.+1212   	; 0x1b10 <vfprintf+0x6be>
    1654:	71 10       	cpse	r7, r1
    1656:	80 52       	subi	r24, 0x20	; 32
    1658:	b7 01       	movw	r22, r14
    165a:	90 e0       	ldi	r25, 0x00	; 0
    165c:	02 d4       	rcall	.+2052   	; 0x1e62 <fputc>
    165e:	0f 5f       	subi	r16, 0xFF	; 255
    1660:	1f 4f       	sbci	r17, 0xFF	; 255
    1662:	f3 cf       	rjmp	.-26     	; 0x164a <vfprintf+0x1f8>
    1664:	77 fe       	sbrs	r7, 7
    1666:	0f c0       	rjmp	.+30     	; 0x1686 <vfprintf+0x234>
    1668:	4c 0c       	add	r4, r12
    166a:	04 ff       	sbrs	r16, 4
    166c:	04 c0       	rjmp	.+8      	; 0x1676 <vfprintf+0x224>
    166e:	8a 81       	ldd	r24, Y+2	; 0x02
    1670:	81 33       	cpi	r24, 0x31	; 49
    1672:	09 f4       	brne	.+2      	; 0x1676 <vfprintf+0x224>
    1674:	4a 94       	dec	r4
    1676:	14 14       	cp	r1, r4
    1678:	74 f5       	brge	.+92     	; 0x16d6 <vfprintf+0x284>
    167a:	f8 e0       	ldi	r31, 0x08	; 8
    167c:	f4 15       	cp	r31, r4
    167e:	78 f5       	brcc	.+94     	; 0x16de <vfprintf+0x28c>
    1680:	88 e0       	ldi	r24, 0x08	; 8
    1682:	48 2e       	mov	r4, r24
    1684:	2c c0       	rjmp	.+88     	; 0x16de <vfprintf+0x28c>
    1686:	76 fc       	sbrc	r7, 6
    1688:	2a c0       	rjmp	.+84     	; 0x16de <vfprintf+0x28c>
    168a:	81 2f       	mov	r24, r17
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	8c 15       	cp	r24, r12
    1690:	9d 05       	cpc	r25, r13
    1692:	9c f0       	brlt	.+38     	; 0x16ba <vfprintf+0x268>
    1694:	6c ef       	ldi	r22, 0xFC	; 252
    1696:	c6 16       	cp	r12, r22
    1698:	6f ef       	ldi	r22, 0xFF	; 255
    169a:	d6 06       	cpc	r13, r22
    169c:	74 f0       	brlt	.+28     	; 0x16ba <vfprintf+0x268>
    169e:	77 2d       	mov	r23, r7
    16a0:	70 68       	ori	r23, 0x80	; 128
    16a2:	77 2e       	mov	r7, r23
    16a4:	0a c0       	rjmp	.+20     	; 0x16ba <vfprintf+0x268>
    16a6:	e2 e0       	ldi	r30, 0x02	; 2
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	ec 0f       	add	r30, r28
    16ac:	fd 1f       	adc	r31, r29
    16ae:	e1 0f       	add	r30, r17
    16b0:	f1 1d       	adc	r31, r1
    16b2:	80 81       	ld	r24, Z
    16b4:	80 33       	cpi	r24, 0x30	; 48
    16b6:	19 f4       	brne	.+6      	; 0x16be <vfprintf+0x26c>
    16b8:	11 50       	subi	r17, 0x01	; 1
    16ba:	11 11       	cpse	r17, r1
    16bc:	f4 cf       	rjmp	.-24     	; 0x16a6 <vfprintf+0x254>
    16be:	77 fe       	sbrs	r7, 7
    16c0:	0e c0       	rjmp	.+28     	; 0x16de <vfprintf+0x28c>
    16c2:	44 24       	eor	r4, r4
    16c4:	43 94       	inc	r4
    16c6:	41 0e       	add	r4, r17
    16c8:	81 2f       	mov	r24, r17
    16ca:	90 e0       	ldi	r25, 0x00	; 0
    16cc:	c8 16       	cp	r12, r24
    16ce:	d9 06       	cpc	r13, r25
    16d0:	2c f4       	brge	.+10     	; 0x16dc <vfprintf+0x28a>
    16d2:	1c 19       	sub	r17, r12
    16d4:	04 c0       	rjmp	.+8      	; 0x16de <vfprintf+0x28c>
    16d6:	44 24       	eor	r4, r4
    16d8:	43 94       	inc	r4
    16da:	01 c0       	rjmp	.+2      	; 0x16de <vfprintf+0x28c>
    16dc:	10 e0       	ldi	r17, 0x00	; 0
    16de:	77 fe       	sbrs	r7, 7
    16e0:	07 c0       	rjmp	.+14     	; 0x16f0 <vfprintf+0x29e>
    16e2:	1c 14       	cp	r1, r12
    16e4:	1d 04       	cpc	r1, r13
    16e6:	3c f4       	brge	.+14     	; 0x16f6 <vfprintf+0x2a4>
    16e8:	96 01       	movw	r18, r12
    16ea:	2f 5f       	subi	r18, 0xFF	; 255
    16ec:	3f 4f       	sbci	r19, 0xFF	; 255
    16ee:	05 c0       	rjmp	.+10     	; 0x16fa <vfprintf+0x2a8>
    16f0:	25 e0       	ldi	r18, 0x05	; 5
    16f2:	30 e0       	ldi	r19, 0x00	; 0
    16f4:	02 c0       	rjmp	.+4      	; 0x16fa <vfprintf+0x2a8>
    16f6:	21 e0       	ldi	r18, 0x01	; 1
    16f8:	30 e0       	ldi	r19, 0x00	; 0
    16fa:	66 20       	and	r6, r6
    16fc:	11 f0       	breq	.+4      	; 0x1702 <vfprintf+0x2b0>
    16fe:	2f 5f       	subi	r18, 0xFF	; 255
    1700:	3f 4f       	sbci	r19, 0xFF	; 255
    1702:	11 23       	and	r17, r17
    1704:	31 f0       	breq	.+12     	; 0x1712 <vfprintf+0x2c0>
    1706:	41 2f       	mov	r20, r17
    1708:	50 e0       	ldi	r21, 0x00	; 0
    170a:	4f 5f       	subi	r20, 0xFF	; 255
    170c:	5f 4f       	sbci	r21, 0xFF	; 255
    170e:	24 0f       	add	r18, r20
    1710:	35 1f       	adc	r19, r21
    1712:	45 2d       	mov	r20, r5
    1714:	50 e0       	ldi	r21, 0x00	; 0
    1716:	24 17       	cp	r18, r20
    1718:	35 07       	cpc	r19, r21
    171a:	14 f4       	brge	.+4      	; 0x1720 <vfprintf+0x2ce>
    171c:	52 1a       	sub	r5, r18
    171e:	01 c0       	rjmp	.+2      	; 0x1722 <vfprintf+0x2d0>
    1720:	51 2c       	mov	r5, r1
    1722:	87 2d       	mov	r24, r7
    1724:	89 70       	andi	r24, 0x09	; 9
    1726:	41 f4       	brne	.+16     	; 0x1738 <vfprintf+0x2e6>
    1728:	55 20       	and	r5, r5
    172a:	31 f0       	breq	.+12     	; 0x1738 <vfprintf+0x2e6>
    172c:	b7 01       	movw	r22, r14
    172e:	80 e2       	ldi	r24, 0x20	; 32
    1730:	90 e0       	ldi	r25, 0x00	; 0
    1732:	97 d3       	rcall	.+1838   	; 0x1e62 <fputc>
    1734:	5a 94       	dec	r5
    1736:	f8 cf       	rjmp	.-16     	; 0x1728 <vfprintf+0x2d6>
    1738:	66 20       	and	r6, r6
    173a:	21 f0       	breq	.+8      	; 0x1744 <vfprintf+0x2f2>
    173c:	b7 01       	movw	r22, r14
    173e:	86 2d       	mov	r24, r6
    1740:	90 e0       	ldi	r25, 0x00	; 0
    1742:	8f d3       	rcall	.+1822   	; 0x1e62 <fputc>
    1744:	73 fc       	sbrc	r7, 3
    1746:	08 c0       	rjmp	.+16     	; 0x1758 <vfprintf+0x306>
    1748:	55 20       	and	r5, r5
    174a:	31 f0       	breq	.+12     	; 0x1758 <vfprintf+0x306>
    174c:	b7 01       	movw	r22, r14
    174e:	80 e3       	ldi	r24, 0x30	; 48
    1750:	90 e0       	ldi	r25, 0x00	; 0
    1752:	87 d3       	rcall	.+1806   	; 0x1e62 <fputc>
    1754:	5a 94       	dec	r5
    1756:	f8 cf       	rjmp	.-16     	; 0x1748 <vfprintf+0x2f6>
    1758:	77 fe       	sbrs	r7, 7
    175a:	5d c0       	rjmp	.+186    	; 0x1816 <vfprintf+0x3c4>
    175c:	9c 2d       	mov	r25, r12
    175e:	8d 2d       	mov	r24, r13
    1760:	d7 fe       	sbrs	r13, 7
    1762:	02 c0       	rjmp	.+4      	; 0x1768 <vfprintf+0x316>
    1764:	90 e0       	ldi	r25, 0x00	; 0
    1766:	80 e0       	ldi	r24, 0x00	; 0
    1768:	69 2e       	mov	r6, r25
    176a:	78 2e       	mov	r7, r24
    176c:	40 e0       	ldi	r20, 0x00	; 0
    176e:	50 e0       	ldi	r21, 0x00	; 0
    1770:	c6 01       	movw	r24, r12
    1772:	84 19       	sub	r24, r4
    1774:	91 09       	sbc	r25, r1
    1776:	9d 87       	std	Y+13, r25	; 0x0d
    1778:	8c 87       	std	Y+12, r24	; 0x0c
    177a:	96 01       	movw	r18, r12
    177c:	26 19       	sub	r18, r6
    177e:	37 09       	sbc	r19, r7
    1780:	28 0d       	add	r18, r8
    1782:	39 1d       	adc	r19, r9
    1784:	81 2f       	mov	r24, r17
    1786:	90 e0       	ldi	r25, 0x00	; 0
    1788:	ee 27       	eor	r30, r30
    178a:	ff 27       	eor	r31, r31
    178c:	e8 1b       	sub	r30, r24
    178e:	f9 0b       	sbc	r31, r25
    1790:	ff 87       	std	Y+15, r31	; 0x0f
    1792:	ee 87       	std	Y+14, r30	; 0x0e
    1794:	ff ef       	ldi	r31, 0xFF	; 255
    1796:	6f 16       	cp	r6, r31
    1798:	7f 06       	cpc	r7, r31
    179a:	61 f4       	brne	.+24     	; 0x17b4 <vfprintf+0x362>
    179c:	b7 01       	movw	r22, r14
    179e:	8e e2       	ldi	r24, 0x2E	; 46
    17a0:	90 e0       	ldi	r25, 0x00	; 0
    17a2:	2b 8b       	std	Y+19, r18	; 0x13
    17a4:	3a 8b       	std	Y+18, r19	; 0x12
    17a6:	48 8b       	std	Y+16, r20	; 0x10
    17a8:	59 8b       	std	Y+17, r21	; 0x11
    17aa:	5b d3       	rcall	.+1718   	; 0x1e62 <fputc>
    17ac:	59 89       	ldd	r21, Y+17	; 0x11
    17ae:	48 89       	ldd	r20, Y+16	; 0x10
    17b0:	3a 89       	ldd	r19, Y+18	; 0x12
    17b2:	2b 89       	ldd	r18, Y+19	; 0x13
    17b4:	c6 14       	cp	r12, r6
    17b6:	d7 04       	cpc	r13, r7
    17b8:	54 f0       	brlt	.+20     	; 0x17ce <vfprintf+0x37c>
    17ba:	6c 85       	ldd	r22, Y+12	; 0x0c
    17bc:	7d 85       	ldd	r23, Y+13	; 0x0d
    17be:	66 15       	cp	r22, r6
    17c0:	77 05       	cpc	r23, r7
    17c2:	2c f4       	brge	.+10     	; 0x17ce <vfprintf+0x37c>
    17c4:	f9 01       	movw	r30, r18
    17c6:	e4 0f       	add	r30, r20
    17c8:	f5 1f       	adc	r31, r21
    17ca:	81 81       	ldd	r24, Z+1	; 0x01
    17cc:	01 c0       	rjmp	.+2      	; 0x17d0 <vfprintf+0x37e>
    17ce:	80 e3       	ldi	r24, 0x30	; 48
    17d0:	71 e0       	ldi	r23, 0x01	; 1
    17d2:	67 1a       	sub	r6, r23
    17d4:	71 08       	sbc	r7, r1
    17d6:	4f 5f       	subi	r20, 0xFF	; 255
    17d8:	5f 4f       	sbci	r21, 0xFF	; 255
    17da:	ee 85       	ldd	r30, Y+14	; 0x0e
    17dc:	ff 85       	ldd	r31, Y+15	; 0x0f
    17de:	6e 16       	cp	r6, r30
    17e0:	7f 06       	cpc	r7, r31
    17e2:	64 f0       	brlt	.+24     	; 0x17fc <vfprintf+0x3aa>
    17e4:	b7 01       	movw	r22, r14
    17e6:	90 e0       	ldi	r25, 0x00	; 0
    17e8:	2b 8b       	std	Y+19, r18	; 0x13
    17ea:	3a 8b       	std	Y+18, r19	; 0x12
    17ec:	48 8b       	std	Y+16, r20	; 0x10
    17ee:	59 8b       	std	Y+17, r21	; 0x11
    17f0:	38 d3       	rcall	.+1648   	; 0x1e62 <fputc>
    17f2:	2b 89       	ldd	r18, Y+19	; 0x13
    17f4:	3a 89       	ldd	r19, Y+18	; 0x12
    17f6:	48 89       	ldd	r20, Y+16	; 0x10
    17f8:	59 89       	ldd	r21, Y+17	; 0x11
    17fa:	cc cf       	rjmp	.-104    	; 0x1794 <vfprintf+0x342>
    17fc:	6c 14       	cp	r6, r12
    17fe:	7d 04       	cpc	r7, r13
    1800:	39 f4       	brne	.+14     	; 0x1810 <vfprintf+0x3be>
    1802:	9a 81       	ldd	r25, Y+2	; 0x02
    1804:	96 33       	cpi	r25, 0x36	; 54
    1806:	18 f4       	brcc	.+6      	; 0x180e <vfprintf+0x3bc>
    1808:	95 33       	cpi	r25, 0x35	; 53
    180a:	11 f4       	brne	.+4      	; 0x1810 <vfprintf+0x3be>
    180c:	04 ff       	sbrs	r16, 4
    180e:	81 e3       	ldi	r24, 0x31	; 49
    1810:	b7 01       	movw	r22, r14
    1812:	90 e0       	ldi	r25, 0x00	; 0
    1814:	45 c0       	rjmp	.+138    	; 0x18a0 <vfprintf+0x44e>
    1816:	8a 81       	ldd	r24, Y+2	; 0x02
    1818:	81 33       	cpi	r24, 0x31	; 49
    181a:	09 f0       	breq	.+2      	; 0x181e <vfprintf+0x3cc>
    181c:	0f 7e       	andi	r16, 0xEF	; 239
    181e:	b7 01       	movw	r22, r14
    1820:	90 e0       	ldi	r25, 0x00	; 0
    1822:	1f d3       	rcall	.+1598   	; 0x1e62 <fputc>
    1824:	11 11       	cpse	r17, r1
    1826:	05 c0       	rjmp	.+10     	; 0x1832 <vfprintf+0x3e0>
    1828:	74 fe       	sbrs	r7, 4
    182a:	16 c0       	rjmp	.+44     	; 0x1858 <vfprintf+0x406>
    182c:	85 e4       	ldi	r24, 0x45	; 69
    182e:	90 e0       	ldi	r25, 0x00	; 0
    1830:	15 c0       	rjmp	.+42     	; 0x185c <vfprintf+0x40a>
    1832:	b7 01       	movw	r22, r14
    1834:	8e e2       	ldi	r24, 0x2E	; 46
    1836:	90 e0       	ldi	r25, 0x00	; 0
    1838:	14 d3       	rcall	.+1576   	; 0x1e62 <fputc>
    183a:	82 e0       	ldi	r24, 0x02	; 2
    183c:	66 24       	eor	r6, r6
    183e:	63 94       	inc	r6
    1840:	68 0e       	add	r6, r24
    1842:	f4 01       	movw	r30, r8
    1844:	e8 0f       	add	r30, r24
    1846:	f1 1d       	adc	r31, r1
    1848:	80 81       	ld	r24, Z
    184a:	b7 01       	movw	r22, r14
    184c:	90 e0       	ldi	r25, 0x00	; 0
    184e:	09 d3       	rcall	.+1554   	; 0x1e62 <fputc>
    1850:	11 50       	subi	r17, 0x01	; 1
    1852:	51 f3       	breq	.-44     	; 0x1828 <vfprintf+0x3d6>
    1854:	86 2d       	mov	r24, r6
    1856:	f2 cf       	rjmp	.-28     	; 0x183c <vfprintf+0x3ea>
    1858:	85 e6       	ldi	r24, 0x65	; 101
    185a:	90 e0       	ldi	r25, 0x00	; 0
    185c:	b7 01       	movw	r22, r14
    185e:	01 d3       	rcall	.+1538   	; 0x1e62 <fputc>
    1860:	d7 fc       	sbrc	r13, 7
    1862:	05 c0       	rjmp	.+10     	; 0x186e <vfprintf+0x41c>
    1864:	c1 14       	cp	r12, r1
    1866:	d1 04       	cpc	r13, r1
    1868:	39 f4       	brne	.+14     	; 0x1878 <vfprintf+0x426>
    186a:	04 ff       	sbrs	r16, 4
    186c:	05 c0       	rjmp	.+10     	; 0x1878 <vfprintf+0x426>
    186e:	d1 94       	neg	r13
    1870:	c1 94       	neg	r12
    1872:	d1 08       	sbc	r13, r1
    1874:	8d e2       	ldi	r24, 0x2D	; 45
    1876:	01 c0       	rjmp	.+2      	; 0x187a <vfprintf+0x428>
    1878:	8b e2       	ldi	r24, 0x2B	; 43
    187a:	b7 01       	movw	r22, r14
    187c:	90 e0       	ldi	r25, 0x00	; 0
    187e:	f1 d2       	rcall	.+1506   	; 0x1e62 <fputc>
    1880:	80 e3       	ldi	r24, 0x30	; 48
    1882:	6a e0       	ldi	r22, 0x0A	; 10
    1884:	c6 16       	cp	r12, r22
    1886:	d1 04       	cpc	r13, r1
    1888:	2c f0       	brlt	.+10     	; 0x1894 <vfprintf+0x442>
    188a:	8f 5f       	subi	r24, 0xFF	; 255
    188c:	fa e0       	ldi	r31, 0x0A	; 10
    188e:	cf 1a       	sub	r12, r31
    1890:	d1 08       	sbc	r13, r1
    1892:	f7 cf       	rjmp	.-18     	; 0x1882 <vfprintf+0x430>
    1894:	b7 01       	movw	r22, r14
    1896:	90 e0       	ldi	r25, 0x00	; 0
    1898:	e4 d2       	rcall	.+1480   	; 0x1e62 <fputc>
    189a:	b7 01       	movw	r22, r14
    189c:	c6 01       	movw	r24, r12
    189e:	c0 96       	adiw	r24, 0x30	; 48
    18a0:	e0 d2       	rcall	.+1472   	; 0x1e62 <fputc>
    18a2:	36 c1       	rjmp	.+620    	; 0x1b10 <vfprintf+0x6be>
    18a4:	83 36       	cpi	r24, 0x63	; 99
    18a6:	31 f0       	breq	.+12     	; 0x18b4 <vfprintf+0x462>
    18a8:	83 37       	cpi	r24, 0x73	; 115
    18aa:	79 f0       	breq	.+30     	; 0x18ca <vfprintf+0x478>
    18ac:	83 35       	cpi	r24, 0x53	; 83
    18ae:	09 f0       	breq	.+2      	; 0x18b2 <vfprintf+0x460>
    18b0:	54 c0       	rjmp	.+168    	; 0x195a <vfprintf+0x508>
    18b2:	20 c0       	rjmp	.+64     	; 0x18f4 <vfprintf+0x4a2>
    18b4:	56 01       	movw	r10, r12
    18b6:	72 e0       	ldi	r23, 0x02	; 2
    18b8:	a7 0e       	add	r10, r23
    18ba:	b1 1c       	adc	r11, r1
    18bc:	f6 01       	movw	r30, r12
    18be:	80 81       	ld	r24, Z
    18c0:	89 83       	std	Y+1, r24	; 0x01
    18c2:	01 e0       	ldi	r16, 0x01	; 1
    18c4:	10 e0       	ldi	r17, 0x00	; 0
    18c6:	64 01       	movw	r12, r8
    18c8:	13 c0       	rjmp	.+38     	; 0x18f0 <vfprintf+0x49e>
    18ca:	56 01       	movw	r10, r12
    18cc:	f2 e0       	ldi	r31, 0x02	; 2
    18ce:	af 0e       	add	r10, r31
    18d0:	b1 1c       	adc	r11, r1
    18d2:	f6 01       	movw	r30, r12
    18d4:	c0 80       	ld	r12, Z
    18d6:	d1 80       	ldd	r13, Z+1	; 0x01
    18d8:	26 ff       	sbrs	r18, 6
    18da:	03 c0       	rjmp	.+6      	; 0x18e2 <vfprintf+0x490>
    18dc:	61 2f       	mov	r22, r17
    18de:	70 e0       	ldi	r23, 0x00	; 0
    18e0:	02 c0       	rjmp	.+4      	; 0x18e6 <vfprintf+0x494>
    18e2:	6f ef       	ldi	r22, 0xFF	; 255
    18e4:	7f ef       	ldi	r23, 0xFF	; 255
    18e6:	c6 01       	movw	r24, r12
    18e8:	2b 8b       	std	Y+19, r18	; 0x13
    18ea:	66 d2       	rcall	.+1228   	; 0x1db8 <strnlen>
    18ec:	8c 01       	movw	r16, r24
    18ee:	2b 89       	ldd	r18, Y+19	; 0x13
    18f0:	2f 77       	andi	r18, 0x7F	; 127
    18f2:	14 c0       	rjmp	.+40     	; 0x191c <vfprintf+0x4ca>
    18f4:	56 01       	movw	r10, r12
    18f6:	f2 e0       	ldi	r31, 0x02	; 2
    18f8:	af 0e       	add	r10, r31
    18fa:	b1 1c       	adc	r11, r1
    18fc:	f6 01       	movw	r30, r12
    18fe:	c0 80       	ld	r12, Z
    1900:	d1 80       	ldd	r13, Z+1	; 0x01
    1902:	26 ff       	sbrs	r18, 6
    1904:	03 c0       	rjmp	.+6      	; 0x190c <vfprintf+0x4ba>
    1906:	61 2f       	mov	r22, r17
    1908:	70 e0       	ldi	r23, 0x00	; 0
    190a:	02 c0       	rjmp	.+4      	; 0x1910 <vfprintf+0x4be>
    190c:	6f ef       	ldi	r22, 0xFF	; 255
    190e:	7f ef       	ldi	r23, 0xFF	; 255
    1910:	c6 01       	movw	r24, r12
    1912:	2b 8b       	std	Y+19, r18	; 0x13
    1914:	46 d2       	rcall	.+1164   	; 0x1da2 <strnlen_P>
    1916:	8c 01       	movw	r16, r24
    1918:	2b 89       	ldd	r18, Y+19	; 0x13
    191a:	20 68       	ori	r18, 0x80	; 128
    191c:	72 2e       	mov	r7, r18
    191e:	23 fd       	sbrc	r18, 3
    1920:	18 c0       	rjmp	.+48     	; 0x1952 <vfprintf+0x500>
    1922:	85 2d       	mov	r24, r5
    1924:	90 e0       	ldi	r25, 0x00	; 0
    1926:	08 17       	cp	r16, r24
    1928:	19 07       	cpc	r17, r25
    192a:	98 f4       	brcc	.+38     	; 0x1952 <vfprintf+0x500>
    192c:	b7 01       	movw	r22, r14
    192e:	80 e2       	ldi	r24, 0x20	; 32
    1930:	90 e0       	ldi	r25, 0x00	; 0
    1932:	97 d2       	rcall	.+1326   	; 0x1e62 <fputc>
    1934:	5a 94       	dec	r5
    1936:	f5 cf       	rjmp	.-22     	; 0x1922 <vfprintf+0x4d0>
    1938:	f6 01       	movw	r30, r12
    193a:	77 fc       	sbrc	r7, 7
    193c:	85 91       	lpm	r24, Z+
    193e:	77 fe       	sbrs	r7, 7
    1940:	81 91       	ld	r24, Z+
    1942:	6f 01       	movw	r12, r30
    1944:	b7 01       	movw	r22, r14
    1946:	90 e0       	ldi	r25, 0x00	; 0
    1948:	8c d2       	rcall	.+1304   	; 0x1e62 <fputc>
    194a:	51 10       	cpse	r5, r1
    194c:	5a 94       	dec	r5
    194e:	01 50       	subi	r16, 0x01	; 1
    1950:	11 09       	sbc	r17, r1
    1952:	01 15       	cp	r16, r1
    1954:	11 05       	cpc	r17, r1
    1956:	81 f7       	brne	.-32     	; 0x1938 <vfprintf+0x4e6>
    1958:	db c0       	rjmp	.+438    	; 0x1b10 <vfprintf+0x6be>
    195a:	84 36       	cpi	r24, 0x64	; 100
    195c:	11 f0       	breq	.+4      	; 0x1962 <vfprintf+0x510>
    195e:	89 36       	cpi	r24, 0x69	; 105
    1960:	49 f5       	brne	.+82     	; 0x19b4 <vfprintf+0x562>
    1962:	56 01       	movw	r10, r12
    1964:	27 ff       	sbrs	r18, 7
    1966:	09 c0       	rjmp	.+18     	; 0x197a <vfprintf+0x528>
    1968:	f4 e0       	ldi	r31, 0x04	; 4
    196a:	af 0e       	add	r10, r31
    196c:	b1 1c       	adc	r11, r1
    196e:	f6 01       	movw	r30, r12
    1970:	60 81       	ld	r22, Z
    1972:	71 81       	ldd	r23, Z+1	; 0x01
    1974:	82 81       	ldd	r24, Z+2	; 0x02
    1976:	93 81       	ldd	r25, Z+3	; 0x03
    1978:	0a c0       	rjmp	.+20     	; 0x198e <vfprintf+0x53c>
    197a:	f2 e0       	ldi	r31, 0x02	; 2
    197c:	af 0e       	add	r10, r31
    197e:	b1 1c       	adc	r11, r1
    1980:	f6 01       	movw	r30, r12
    1982:	60 81       	ld	r22, Z
    1984:	71 81       	ldd	r23, Z+1	; 0x01
    1986:	88 27       	eor	r24, r24
    1988:	77 fd       	sbrc	r23, 7
    198a:	80 95       	com	r24
    198c:	98 2f       	mov	r25, r24
    198e:	02 2f       	mov	r16, r18
    1990:	0f 76       	andi	r16, 0x6F	; 111
    1992:	97 ff       	sbrs	r25, 7
    1994:	08 c0       	rjmp	.+16     	; 0x19a6 <vfprintf+0x554>
    1996:	90 95       	com	r25
    1998:	80 95       	com	r24
    199a:	70 95       	com	r23
    199c:	61 95       	neg	r22
    199e:	7f 4f       	sbci	r23, 0xFF	; 255
    19a0:	8f 4f       	sbci	r24, 0xFF	; 255
    19a2:	9f 4f       	sbci	r25, 0xFF	; 255
    19a4:	00 68       	ori	r16, 0x80	; 128
    19a6:	2a e0       	ldi	r18, 0x0A	; 10
    19a8:	30 e0       	ldi	r19, 0x00	; 0
    19aa:	a4 01       	movw	r20, r8
    19ac:	ca d2       	rcall	.+1428   	; 0x1f42 <__ultoa_invert>
    19ae:	c8 2e       	mov	r12, r24
    19b0:	c8 18       	sub	r12, r8
    19b2:	3d c0       	rjmp	.+122    	; 0x1a2e <vfprintf+0x5dc>
    19b4:	02 2f       	mov	r16, r18
    19b6:	85 37       	cpi	r24, 0x75	; 117
    19b8:	21 f4       	brne	.+8      	; 0x19c2 <vfprintf+0x570>
    19ba:	0f 7e       	andi	r16, 0xEF	; 239
    19bc:	2a e0       	ldi	r18, 0x0A	; 10
    19be:	30 e0       	ldi	r19, 0x00	; 0
    19c0:	1d c0       	rjmp	.+58     	; 0x19fc <vfprintf+0x5aa>
    19c2:	09 7f       	andi	r16, 0xF9	; 249
    19c4:	8f 36       	cpi	r24, 0x6F	; 111
    19c6:	91 f0       	breq	.+36     	; 0x19ec <vfprintf+0x59a>
    19c8:	18 f4       	brcc	.+6      	; 0x19d0 <vfprintf+0x57e>
    19ca:	88 35       	cpi	r24, 0x58	; 88
    19cc:	59 f0       	breq	.+22     	; 0x19e4 <vfprintf+0x592>
    19ce:	a9 c0       	rjmp	.+338    	; 0x1b22 <vfprintf+0x6d0>
    19d0:	80 37       	cpi	r24, 0x70	; 112
    19d2:	19 f0       	breq	.+6      	; 0x19da <vfprintf+0x588>
    19d4:	88 37       	cpi	r24, 0x78	; 120
    19d6:	11 f0       	breq	.+4      	; 0x19dc <vfprintf+0x58a>
    19d8:	a4 c0       	rjmp	.+328    	; 0x1b22 <vfprintf+0x6d0>
    19da:	00 61       	ori	r16, 0x10	; 16
    19dc:	04 ff       	sbrs	r16, 4
    19de:	09 c0       	rjmp	.+18     	; 0x19f2 <vfprintf+0x5a0>
    19e0:	04 60       	ori	r16, 0x04	; 4
    19e2:	07 c0       	rjmp	.+14     	; 0x19f2 <vfprintf+0x5a0>
    19e4:	24 ff       	sbrs	r18, 4
    19e6:	08 c0       	rjmp	.+16     	; 0x19f8 <vfprintf+0x5a6>
    19e8:	06 60       	ori	r16, 0x06	; 6
    19ea:	06 c0       	rjmp	.+12     	; 0x19f8 <vfprintf+0x5a6>
    19ec:	28 e0       	ldi	r18, 0x08	; 8
    19ee:	30 e0       	ldi	r19, 0x00	; 0
    19f0:	05 c0       	rjmp	.+10     	; 0x19fc <vfprintf+0x5aa>
    19f2:	20 e1       	ldi	r18, 0x10	; 16
    19f4:	30 e0       	ldi	r19, 0x00	; 0
    19f6:	02 c0       	rjmp	.+4      	; 0x19fc <vfprintf+0x5aa>
    19f8:	20 e1       	ldi	r18, 0x10	; 16
    19fa:	32 e0       	ldi	r19, 0x02	; 2
    19fc:	56 01       	movw	r10, r12
    19fe:	07 ff       	sbrs	r16, 7
    1a00:	09 c0       	rjmp	.+18     	; 0x1a14 <vfprintf+0x5c2>
    1a02:	f4 e0       	ldi	r31, 0x04	; 4
    1a04:	af 0e       	add	r10, r31
    1a06:	b1 1c       	adc	r11, r1
    1a08:	f6 01       	movw	r30, r12
    1a0a:	60 81       	ld	r22, Z
    1a0c:	71 81       	ldd	r23, Z+1	; 0x01
    1a0e:	82 81       	ldd	r24, Z+2	; 0x02
    1a10:	93 81       	ldd	r25, Z+3	; 0x03
    1a12:	08 c0       	rjmp	.+16     	; 0x1a24 <vfprintf+0x5d2>
    1a14:	f2 e0       	ldi	r31, 0x02	; 2
    1a16:	af 0e       	add	r10, r31
    1a18:	b1 1c       	adc	r11, r1
    1a1a:	f6 01       	movw	r30, r12
    1a1c:	60 81       	ld	r22, Z
    1a1e:	71 81       	ldd	r23, Z+1	; 0x01
    1a20:	80 e0       	ldi	r24, 0x00	; 0
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	a4 01       	movw	r20, r8
    1a26:	8d d2       	rcall	.+1306   	; 0x1f42 <__ultoa_invert>
    1a28:	c8 2e       	mov	r12, r24
    1a2a:	c8 18       	sub	r12, r8
    1a2c:	0f 77       	andi	r16, 0x7F	; 127
    1a2e:	06 ff       	sbrs	r16, 6
    1a30:	0b c0       	rjmp	.+22     	; 0x1a48 <vfprintf+0x5f6>
    1a32:	20 2f       	mov	r18, r16
    1a34:	2e 7f       	andi	r18, 0xFE	; 254
    1a36:	c1 16       	cp	r12, r17
    1a38:	50 f4       	brcc	.+20     	; 0x1a4e <vfprintf+0x5fc>
    1a3a:	04 ff       	sbrs	r16, 4
    1a3c:	0a c0       	rjmp	.+20     	; 0x1a52 <vfprintf+0x600>
    1a3e:	02 fd       	sbrc	r16, 2
    1a40:	08 c0       	rjmp	.+16     	; 0x1a52 <vfprintf+0x600>
    1a42:	20 2f       	mov	r18, r16
    1a44:	2e 7e       	andi	r18, 0xEE	; 238
    1a46:	05 c0       	rjmp	.+10     	; 0x1a52 <vfprintf+0x600>
    1a48:	dc 2c       	mov	r13, r12
    1a4a:	20 2f       	mov	r18, r16
    1a4c:	03 c0       	rjmp	.+6      	; 0x1a54 <vfprintf+0x602>
    1a4e:	dc 2c       	mov	r13, r12
    1a50:	01 c0       	rjmp	.+2      	; 0x1a54 <vfprintf+0x602>
    1a52:	d1 2e       	mov	r13, r17
    1a54:	24 ff       	sbrs	r18, 4
    1a56:	0d c0       	rjmp	.+26     	; 0x1a72 <vfprintf+0x620>
    1a58:	fe 01       	movw	r30, r28
    1a5a:	ec 0d       	add	r30, r12
    1a5c:	f1 1d       	adc	r31, r1
    1a5e:	80 81       	ld	r24, Z
    1a60:	80 33       	cpi	r24, 0x30	; 48
    1a62:	11 f4       	brne	.+4      	; 0x1a68 <vfprintf+0x616>
    1a64:	29 7e       	andi	r18, 0xE9	; 233
    1a66:	09 c0       	rjmp	.+18     	; 0x1a7a <vfprintf+0x628>
    1a68:	22 ff       	sbrs	r18, 2
    1a6a:	06 c0       	rjmp	.+12     	; 0x1a78 <vfprintf+0x626>
    1a6c:	d3 94       	inc	r13
    1a6e:	d3 94       	inc	r13
    1a70:	04 c0       	rjmp	.+8      	; 0x1a7a <vfprintf+0x628>
    1a72:	82 2f       	mov	r24, r18
    1a74:	86 78       	andi	r24, 0x86	; 134
    1a76:	09 f0       	breq	.+2      	; 0x1a7a <vfprintf+0x628>
    1a78:	d3 94       	inc	r13
    1a7a:	23 fd       	sbrc	r18, 3
    1a7c:	12 c0       	rjmp	.+36     	; 0x1aa2 <vfprintf+0x650>
    1a7e:	20 ff       	sbrs	r18, 0
    1a80:	06 c0       	rjmp	.+12     	; 0x1a8e <vfprintf+0x63c>
    1a82:	1c 2d       	mov	r17, r12
    1a84:	d5 14       	cp	r13, r5
    1a86:	18 f4       	brcc	.+6      	; 0x1a8e <vfprintf+0x63c>
    1a88:	15 0d       	add	r17, r5
    1a8a:	1d 19       	sub	r17, r13
    1a8c:	d5 2c       	mov	r13, r5
    1a8e:	d5 14       	cp	r13, r5
    1a90:	60 f4       	brcc	.+24     	; 0x1aaa <vfprintf+0x658>
    1a92:	b7 01       	movw	r22, r14
    1a94:	80 e2       	ldi	r24, 0x20	; 32
    1a96:	90 e0       	ldi	r25, 0x00	; 0
    1a98:	2b 8b       	std	Y+19, r18	; 0x13
    1a9a:	e3 d1       	rcall	.+966    	; 0x1e62 <fputc>
    1a9c:	d3 94       	inc	r13
    1a9e:	2b 89       	ldd	r18, Y+19	; 0x13
    1aa0:	f6 cf       	rjmp	.-20     	; 0x1a8e <vfprintf+0x63c>
    1aa2:	d5 14       	cp	r13, r5
    1aa4:	10 f4       	brcc	.+4      	; 0x1aaa <vfprintf+0x658>
    1aa6:	5d 18       	sub	r5, r13
    1aa8:	01 c0       	rjmp	.+2      	; 0x1aac <vfprintf+0x65a>
    1aaa:	51 2c       	mov	r5, r1
    1aac:	24 ff       	sbrs	r18, 4
    1aae:	11 c0       	rjmp	.+34     	; 0x1ad2 <vfprintf+0x680>
    1ab0:	b7 01       	movw	r22, r14
    1ab2:	80 e3       	ldi	r24, 0x30	; 48
    1ab4:	90 e0       	ldi	r25, 0x00	; 0
    1ab6:	2b 8b       	std	Y+19, r18	; 0x13
    1ab8:	d4 d1       	rcall	.+936    	; 0x1e62 <fputc>
    1aba:	2b 89       	ldd	r18, Y+19	; 0x13
    1abc:	22 ff       	sbrs	r18, 2
    1abe:	16 c0       	rjmp	.+44     	; 0x1aec <vfprintf+0x69a>
    1ac0:	21 ff       	sbrs	r18, 1
    1ac2:	03 c0       	rjmp	.+6      	; 0x1aca <vfprintf+0x678>
    1ac4:	88 e5       	ldi	r24, 0x58	; 88
    1ac6:	90 e0       	ldi	r25, 0x00	; 0
    1ac8:	02 c0       	rjmp	.+4      	; 0x1ace <vfprintf+0x67c>
    1aca:	88 e7       	ldi	r24, 0x78	; 120
    1acc:	90 e0       	ldi	r25, 0x00	; 0
    1ace:	b7 01       	movw	r22, r14
    1ad0:	0c c0       	rjmp	.+24     	; 0x1aea <vfprintf+0x698>
    1ad2:	82 2f       	mov	r24, r18
    1ad4:	86 78       	andi	r24, 0x86	; 134
    1ad6:	51 f0       	breq	.+20     	; 0x1aec <vfprintf+0x69a>
    1ad8:	21 fd       	sbrc	r18, 1
    1ada:	02 c0       	rjmp	.+4      	; 0x1ae0 <vfprintf+0x68e>
    1adc:	80 e2       	ldi	r24, 0x20	; 32
    1ade:	01 c0       	rjmp	.+2      	; 0x1ae2 <vfprintf+0x690>
    1ae0:	8b e2       	ldi	r24, 0x2B	; 43
    1ae2:	27 fd       	sbrc	r18, 7
    1ae4:	8d e2       	ldi	r24, 0x2D	; 45
    1ae6:	b7 01       	movw	r22, r14
    1ae8:	90 e0       	ldi	r25, 0x00	; 0
    1aea:	bb d1       	rcall	.+886    	; 0x1e62 <fputc>
    1aec:	c1 16       	cp	r12, r17
    1aee:	30 f4       	brcc	.+12     	; 0x1afc <vfprintf+0x6aa>
    1af0:	b7 01       	movw	r22, r14
    1af2:	80 e3       	ldi	r24, 0x30	; 48
    1af4:	90 e0       	ldi	r25, 0x00	; 0
    1af6:	b5 d1       	rcall	.+874    	; 0x1e62 <fputc>
    1af8:	11 50       	subi	r17, 0x01	; 1
    1afa:	f8 cf       	rjmp	.-16     	; 0x1aec <vfprintf+0x69a>
    1afc:	ca 94       	dec	r12
    1afe:	f4 01       	movw	r30, r8
    1b00:	ec 0d       	add	r30, r12
    1b02:	f1 1d       	adc	r31, r1
    1b04:	80 81       	ld	r24, Z
    1b06:	b7 01       	movw	r22, r14
    1b08:	90 e0       	ldi	r25, 0x00	; 0
    1b0a:	ab d1       	rcall	.+854    	; 0x1e62 <fputc>
    1b0c:	c1 10       	cpse	r12, r1
    1b0e:	f6 cf       	rjmp	.-20     	; 0x1afc <vfprintf+0x6aa>
    1b10:	55 20       	and	r5, r5
    1b12:	09 f4       	brne	.+2      	; 0x1b16 <vfprintf+0x6c4>
    1b14:	dd cc       	rjmp	.-1606   	; 0x14d0 <vfprintf+0x7e>
    1b16:	b7 01       	movw	r22, r14
    1b18:	80 e2       	ldi	r24, 0x20	; 32
    1b1a:	90 e0       	ldi	r25, 0x00	; 0
    1b1c:	a2 d1       	rcall	.+836    	; 0x1e62 <fputc>
    1b1e:	5a 94       	dec	r5
    1b20:	f7 cf       	rjmp	.-18     	; 0x1b10 <vfprintf+0x6be>
    1b22:	f7 01       	movw	r30, r14
    1b24:	86 81       	ldd	r24, Z+6	; 0x06
    1b26:	97 81       	ldd	r25, Z+7	; 0x07
    1b28:	02 c0       	rjmp	.+4      	; 0x1b2e <vfprintf+0x6dc>
    1b2a:	8f ef       	ldi	r24, 0xFF	; 255
    1b2c:	9f ef       	ldi	r25, 0xFF	; 255
    1b2e:	63 96       	adiw	r28, 0x13	; 19
    1b30:	0f b6       	in	r0, 0x3f	; 63
    1b32:	f8 94       	cli
    1b34:	de bf       	out	0x3e, r29	; 62
    1b36:	0f be       	out	0x3f, r0	; 63
    1b38:	cd bf       	out	0x3d, r28	; 61
    1b3a:	df 91       	pop	r29
    1b3c:	cf 91       	pop	r28
    1b3e:	1f 91       	pop	r17
    1b40:	0f 91       	pop	r16
    1b42:	ff 90       	pop	r15
    1b44:	ef 90       	pop	r14
    1b46:	df 90       	pop	r13
    1b48:	cf 90       	pop	r12
    1b4a:	bf 90       	pop	r11
    1b4c:	af 90       	pop	r10
    1b4e:	9f 90       	pop	r9
    1b50:	8f 90       	pop	r8
    1b52:	7f 90       	pop	r7
    1b54:	6f 90       	pop	r6
    1b56:	5f 90       	pop	r5
    1b58:	4f 90       	pop	r4
    1b5a:	3f 90       	pop	r3
    1b5c:	2f 90       	pop	r2
    1b5e:	08 95       	ret

00001b60 <__udivmodhi4>:
    1b60:	aa 1b       	sub	r26, r26
    1b62:	bb 1b       	sub	r27, r27
    1b64:	51 e1       	ldi	r21, 0x11	; 17
    1b66:	07 c0       	rjmp	.+14     	; 0x1b76 <__udivmodhi4_ep>

00001b68 <__udivmodhi4_loop>:
    1b68:	aa 1f       	adc	r26, r26
    1b6a:	bb 1f       	adc	r27, r27
    1b6c:	a6 17       	cp	r26, r22
    1b6e:	b7 07       	cpc	r27, r23
    1b70:	10 f0       	brcs	.+4      	; 0x1b76 <__udivmodhi4_ep>
    1b72:	a6 1b       	sub	r26, r22
    1b74:	b7 0b       	sbc	r27, r23

00001b76 <__udivmodhi4_ep>:
    1b76:	88 1f       	adc	r24, r24
    1b78:	99 1f       	adc	r25, r25
    1b7a:	5a 95       	dec	r21
    1b7c:	a9 f7       	brne	.-22     	; 0x1b68 <__udivmodhi4_loop>
    1b7e:	80 95       	com	r24
    1b80:	90 95       	com	r25
    1b82:	bc 01       	movw	r22, r24
    1b84:	cd 01       	movw	r24, r26
    1b86:	08 95       	ret

00001b88 <__divmodhi4>:
    1b88:	97 fb       	bst	r25, 7
    1b8a:	07 2e       	mov	r0, r23
    1b8c:	16 f4       	brtc	.+4      	; 0x1b92 <__divmodhi4+0xa>
    1b8e:	00 94       	com	r0
    1b90:	06 d0       	rcall	.+12     	; 0x1b9e <__divmodhi4_neg1>
    1b92:	77 fd       	sbrc	r23, 7
    1b94:	08 d0       	rcall	.+16     	; 0x1ba6 <__divmodhi4_neg2>
    1b96:	e4 df       	rcall	.-56     	; 0x1b60 <__udivmodhi4>
    1b98:	07 fc       	sbrc	r0, 7
    1b9a:	05 d0       	rcall	.+10     	; 0x1ba6 <__divmodhi4_neg2>
    1b9c:	3e f4       	brtc	.+14     	; 0x1bac <__divmodhi4_exit>

00001b9e <__divmodhi4_neg1>:
    1b9e:	90 95       	com	r25
    1ba0:	81 95       	neg	r24
    1ba2:	9f 4f       	sbci	r25, 0xFF	; 255
    1ba4:	08 95       	ret

00001ba6 <__divmodhi4_neg2>:
    1ba6:	70 95       	com	r23
    1ba8:	61 95       	neg	r22
    1baa:	7f 4f       	sbci	r23, 0xFF	; 255

00001bac <__divmodhi4_exit>:
    1bac:	08 95       	ret

00001bae <__udivmodsi4>:
    1bae:	a1 e2       	ldi	r26, 0x21	; 33
    1bb0:	1a 2e       	mov	r1, r26
    1bb2:	aa 1b       	sub	r26, r26
    1bb4:	bb 1b       	sub	r27, r27
    1bb6:	fd 01       	movw	r30, r26
    1bb8:	0d c0       	rjmp	.+26     	; 0x1bd4 <__udivmodsi4_ep>

00001bba <__udivmodsi4_loop>:
    1bba:	aa 1f       	adc	r26, r26
    1bbc:	bb 1f       	adc	r27, r27
    1bbe:	ee 1f       	adc	r30, r30
    1bc0:	ff 1f       	adc	r31, r31
    1bc2:	a2 17       	cp	r26, r18
    1bc4:	b3 07       	cpc	r27, r19
    1bc6:	e4 07       	cpc	r30, r20
    1bc8:	f5 07       	cpc	r31, r21
    1bca:	20 f0       	brcs	.+8      	; 0x1bd4 <__udivmodsi4_ep>
    1bcc:	a2 1b       	sub	r26, r18
    1bce:	b3 0b       	sbc	r27, r19
    1bd0:	e4 0b       	sbc	r30, r20
    1bd2:	f5 0b       	sbc	r31, r21

00001bd4 <__udivmodsi4_ep>:
    1bd4:	66 1f       	adc	r22, r22
    1bd6:	77 1f       	adc	r23, r23
    1bd8:	88 1f       	adc	r24, r24
    1bda:	99 1f       	adc	r25, r25
    1bdc:	1a 94       	dec	r1
    1bde:	69 f7       	brne	.-38     	; 0x1bba <__udivmodsi4_loop>
    1be0:	60 95       	com	r22
    1be2:	70 95       	com	r23
    1be4:	80 95       	com	r24
    1be6:	90 95       	com	r25
    1be8:	9b 01       	movw	r18, r22
    1bea:	ac 01       	movw	r20, r24
    1bec:	bd 01       	movw	r22, r26
    1bee:	cf 01       	movw	r24, r30
    1bf0:	08 95       	ret

00001bf2 <__ftoa_engine>:
    1bf2:	28 30       	cpi	r18, 0x08	; 8
    1bf4:	08 f0       	brcs	.+2      	; 0x1bf8 <__ftoa_engine+0x6>
    1bf6:	27 e0       	ldi	r18, 0x07	; 7
    1bf8:	33 27       	eor	r19, r19
    1bfa:	da 01       	movw	r26, r20
    1bfc:	99 0f       	add	r25, r25
    1bfe:	31 1d       	adc	r19, r1
    1c00:	87 fd       	sbrc	r24, 7
    1c02:	91 60       	ori	r25, 0x01	; 1
    1c04:	00 96       	adiw	r24, 0x00	; 0
    1c06:	61 05       	cpc	r22, r1
    1c08:	71 05       	cpc	r23, r1
    1c0a:	39 f4       	brne	.+14     	; 0x1c1a <__ftoa_engine+0x28>
    1c0c:	32 60       	ori	r19, 0x02	; 2
    1c0e:	2e 5f       	subi	r18, 0xFE	; 254
    1c10:	3d 93       	st	X+, r19
    1c12:	30 e3       	ldi	r19, 0x30	; 48
    1c14:	2a 95       	dec	r18
    1c16:	e1 f7       	brne	.-8      	; 0x1c10 <__ftoa_engine+0x1e>
    1c18:	08 95       	ret
    1c1a:	9f 3f       	cpi	r25, 0xFF	; 255
    1c1c:	30 f0       	brcs	.+12     	; 0x1c2a <__ftoa_engine+0x38>
    1c1e:	80 38       	cpi	r24, 0x80	; 128
    1c20:	71 05       	cpc	r23, r1
    1c22:	61 05       	cpc	r22, r1
    1c24:	09 f0       	breq	.+2      	; 0x1c28 <__ftoa_engine+0x36>
    1c26:	3c 5f       	subi	r19, 0xFC	; 252
    1c28:	3c 5f       	subi	r19, 0xFC	; 252
    1c2a:	3d 93       	st	X+, r19
    1c2c:	91 30       	cpi	r25, 0x01	; 1
    1c2e:	08 f0       	brcs	.+2      	; 0x1c32 <__ftoa_engine+0x40>
    1c30:	80 68       	ori	r24, 0x80	; 128
    1c32:	91 1d       	adc	r25, r1
    1c34:	df 93       	push	r29
    1c36:	cf 93       	push	r28
    1c38:	1f 93       	push	r17
    1c3a:	0f 93       	push	r16
    1c3c:	ff 92       	push	r15
    1c3e:	ef 92       	push	r14
    1c40:	19 2f       	mov	r17, r25
    1c42:	98 7f       	andi	r25, 0xF8	; 248
    1c44:	96 95       	lsr	r25
    1c46:	e9 2f       	mov	r30, r25
    1c48:	96 95       	lsr	r25
    1c4a:	96 95       	lsr	r25
    1c4c:	e9 0f       	add	r30, r25
    1c4e:	ff 27       	eor	r31, r31
    1c50:	ea 5b       	subi	r30, 0xBA	; 186
    1c52:	fe 4f       	sbci	r31, 0xFE	; 254
    1c54:	99 27       	eor	r25, r25
    1c56:	33 27       	eor	r19, r19
    1c58:	ee 24       	eor	r14, r14
    1c5a:	ff 24       	eor	r15, r15
    1c5c:	a7 01       	movw	r20, r14
    1c5e:	e7 01       	movw	r28, r14
    1c60:	05 90       	lpm	r0, Z+
    1c62:	08 94       	sec
    1c64:	07 94       	ror	r0
    1c66:	28 f4       	brcc	.+10     	; 0x1c72 <__ftoa_engine+0x80>
    1c68:	36 0f       	add	r19, r22
    1c6a:	e7 1e       	adc	r14, r23
    1c6c:	f8 1e       	adc	r15, r24
    1c6e:	49 1f       	adc	r20, r25
    1c70:	51 1d       	adc	r21, r1
    1c72:	66 0f       	add	r22, r22
    1c74:	77 1f       	adc	r23, r23
    1c76:	88 1f       	adc	r24, r24
    1c78:	99 1f       	adc	r25, r25
    1c7a:	06 94       	lsr	r0
    1c7c:	a1 f7       	brne	.-24     	; 0x1c66 <__ftoa_engine+0x74>
    1c7e:	05 90       	lpm	r0, Z+
    1c80:	07 94       	ror	r0
    1c82:	28 f4       	brcc	.+10     	; 0x1c8e <__ftoa_engine+0x9c>
    1c84:	e7 0e       	add	r14, r23
    1c86:	f8 1e       	adc	r15, r24
    1c88:	49 1f       	adc	r20, r25
    1c8a:	56 1f       	adc	r21, r22
    1c8c:	c1 1d       	adc	r28, r1
    1c8e:	77 0f       	add	r23, r23
    1c90:	88 1f       	adc	r24, r24
    1c92:	99 1f       	adc	r25, r25
    1c94:	66 1f       	adc	r22, r22
    1c96:	06 94       	lsr	r0
    1c98:	a1 f7       	brne	.-24     	; 0x1c82 <__ftoa_engine+0x90>
    1c9a:	05 90       	lpm	r0, Z+
    1c9c:	07 94       	ror	r0
    1c9e:	28 f4       	brcc	.+10     	; 0x1caa <__ftoa_engine+0xb8>
    1ca0:	f8 0e       	add	r15, r24
    1ca2:	49 1f       	adc	r20, r25
    1ca4:	56 1f       	adc	r21, r22
    1ca6:	c7 1f       	adc	r28, r23
    1ca8:	d1 1d       	adc	r29, r1
    1caa:	88 0f       	add	r24, r24
    1cac:	99 1f       	adc	r25, r25
    1cae:	66 1f       	adc	r22, r22
    1cb0:	77 1f       	adc	r23, r23
    1cb2:	06 94       	lsr	r0
    1cb4:	a1 f7       	brne	.-24     	; 0x1c9e <__ftoa_engine+0xac>
    1cb6:	05 90       	lpm	r0, Z+
    1cb8:	07 94       	ror	r0
    1cba:	20 f4       	brcc	.+8      	; 0x1cc4 <__ftoa_engine+0xd2>
    1cbc:	49 0f       	add	r20, r25
    1cbe:	56 1f       	adc	r21, r22
    1cc0:	c7 1f       	adc	r28, r23
    1cc2:	d8 1f       	adc	r29, r24
    1cc4:	99 0f       	add	r25, r25
    1cc6:	66 1f       	adc	r22, r22
    1cc8:	77 1f       	adc	r23, r23
    1cca:	88 1f       	adc	r24, r24
    1ccc:	06 94       	lsr	r0
    1cce:	a9 f7       	brne	.-22     	; 0x1cba <__ftoa_engine+0xc8>
    1cd0:	84 91       	lpm	r24, Z
    1cd2:	10 95       	com	r17
    1cd4:	17 70       	andi	r17, 0x07	; 7
    1cd6:	41 f0       	breq	.+16     	; 0x1ce8 <__ftoa_engine+0xf6>
    1cd8:	d6 95       	lsr	r29
    1cda:	c7 95       	ror	r28
    1cdc:	57 95       	ror	r21
    1cde:	47 95       	ror	r20
    1ce0:	f7 94       	ror	r15
    1ce2:	e7 94       	ror	r14
    1ce4:	1a 95       	dec	r17
    1ce6:	c1 f7       	brne	.-16     	; 0x1cd8 <__ftoa_engine+0xe6>
    1ce8:	ec ee       	ldi	r30, 0xEC	; 236
    1cea:	f0 e0       	ldi	r31, 0x00	; 0
    1cec:	68 94       	set
    1cee:	15 90       	lpm	r1, Z+
    1cf0:	15 91       	lpm	r17, Z+
    1cf2:	35 91       	lpm	r19, Z+
    1cf4:	65 91       	lpm	r22, Z+
    1cf6:	95 91       	lpm	r25, Z+
    1cf8:	05 90       	lpm	r0, Z+
    1cfa:	7f e2       	ldi	r23, 0x2F	; 47
    1cfc:	73 95       	inc	r23
    1cfe:	e1 18       	sub	r14, r1
    1d00:	f1 0a       	sbc	r15, r17
    1d02:	43 0b       	sbc	r20, r19
    1d04:	56 0b       	sbc	r21, r22
    1d06:	c9 0b       	sbc	r28, r25
    1d08:	d0 09       	sbc	r29, r0
    1d0a:	c0 f7       	brcc	.-16     	; 0x1cfc <__ftoa_engine+0x10a>
    1d0c:	e1 0c       	add	r14, r1
    1d0e:	f1 1e       	adc	r15, r17
    1d10:	43 1f       	adc	r20, r19
    1d12:	56 1f       	adc	r21, r22
    1d14:	c9 1f       	adc	r28, r25
    1d16:	d0 1d       	adc	r29, r0
    1d18:	7e f4       	brtc	.+30     	; 0x1d38 <__ftoa_engine+0x146>
    1d1a:	70 33       	cpi	r23, 0x30	; 48
    1d1c:	11 f4       	brne	.+4      	; 0x1d22 <__ftoa_engine+0x130>
    1d1e:	8a 95       	dec	r24
    1d20:	e6 cf       	rjmp	.-52     	; 0x1cee <__ftoa_engine+0xfc>
    1d22:	e8 94       	clt
    1d24:	01 50       	subi	r16, 0x01	; 1
    1d26:	30 f0       	brcs	.+12     	; 0x1d34 <__ftoa_engine+0x142>
    1d28:	08 0f       	add	r16, r24
    1d2a:	0a f4       	brpl	.+2      	; 0x1d2e <__ftoa_engine+0x13c>
    1d2c:	00 27       	eor	r16, r16
    1d2e:	02 17       	cp	r16, r18
    1d30:	08 f4       	brcc	.+2      	; 0x1d34 <__ftoa_engine+0x142>
    1d32:	20 2f       	mov	r18, r16
    1d34:	23 95       	inc	r18
    1d36:	02 2f       	mov	r16, r18
    1d38:	7a 33       	cpi	r23, 0x3A	; 58
    1d3a:	28 f0       	brcs	.+10     	; 0x1d46 <__ftoa_engine+0x154>
    1d3c:	79 e3       	ldi	r23, 0x39	; 57
    1d3e:	7d 93       	st	X+, r23
    1d40:	2a 95       	dec	r18
    1d42:	e9 f7       	brne	.-6      	; 0x1d3e <__ftoa_engine+0x14c>
    1d44:	10 c0       	rjmp	.+32     	; 0x1d66 <__ftoa_engine+0x174>
    1d46:	7d 93       	st	X+, r23
    1d48:	2a 95       	dec	r18
    1d4a:	89 f6       	brne	.-94     	; 0x1cee <__ftoa_engine+0xfc>
    1d4c:	06 94       	lsr	r0
    1d4e:	97 95       	ror	r25
    1d50:	67 95       	ror	r22
    1d52:	37 95       	ror	r19
    1d54:	17 95       	ror	r17
    1d56:	17 94       	ror	r1
    1d58:	e1 18       	sub	r14, r1
    1d5a:	f1 0a       	sbc	r15, r17
    1d5c:	43 0b       	sbc	r20, r19
    1d5e:	56 0b       	sbc	r21, r22
    1d60:	c9 0b       	sbc	r28, r25
    1d62:	d0 09       	sbc	r29, r0
    1d64:	98 f0       	brcs	.+38     	; 0x1d8c <__ftoa_engine+0x19a>
    1d66:	23 95       	inc	r18
    1d68:	7e 91       	ld	r23, -X
    1d6a:	73 95       	inc	r23
    1d6c:	7a 33       	cpi	r23, 0x3A	; 58
    1d6e:	08 f0       	brcs	.+2      	; 0x1d72 <__ftoa_engine+0x180>
    1d70:	70 e3       	ldi	r23, 0x30	; 48
    1d72:	7c 93       	st	X, r23
    1d74:	20 13       	cpse	r18, r16
    1d76:	b8 f7       	brcc	.-18     	; 0x1d66 <__ftoa_engine+0x174>
    1d78:	7e 91       	ld	r23, -X
    1d7a:	70 61       	ori	r23, 0x10	; 16
    1d7c:	7d 93       	st	X+, r23
    1d7e:	30 f0       	brcs	.+12     	; 0x1d8c <__ftoa_engine+0x19a>
    1d80:	83 95       	inc	r24
    1d82:	71 e3       	ldi	r23, 0x31	; 49
    1d84:	7d 93       	st	X+, r23
    1d86:	70 e3       	ldi	r23, 0x30	; 48
    1d88:	2a 95       	dec	r18
    1d8a:	e1 f7       	brne	.-8      	; 0x1d84 <__ftoa_engine+0x192>
    1d8c:	11 24       	eor	r1, r1
    1d8e:	ef 90       	pop	r14
    1d90:	ff 90       	pop	r15
    1d92:	0f 91       	pop	r16
    1d94:	1f 91       	pop	r17
    1d96:	cf 91       	pop	r28
    1d98:	df 91       	pop	r29
    1d9a:	99 27       	eor	r25, r25
    1d9c:	87 fd       	sbrc	r24, 7
    1d9e:	90 95       	com	r25
    1da0:	08 95       	ret

00001da2 <strnlen_P>:
    1da2:	fc 01       	movw	r30, r24
    1da4:	05 90       	lpm	r0, Z+
    1da6:	61 50       	subi	r22, 0x01	; 1
    1da8:	70 40       	sbci	r23, 0x00	; 0
    1daa:	01 10       	cpse	r0, r1
    1dac:	d8 f7       	brcc	.-10     	; 0x1da4 <strnlen_P+0x2>
    1dae:	80 95       	com	r24
    1db0:	90 95       	com	r25
    1db2:	8e 0f       	add	r24, r30
    1db4:	9f 1f       	adc	r25, r31
    1db6:	08 95       	ret

00001db8 <strnlen>:
    1db8:	fc 01       	movw	r30, r24
    1dba:	61 50       	subi	r22, 0x01	; 1
    1dbc:	70 40       	sbci	r23, 0x00	; 0
    1dbe:	01 90       	ld	r0, Z+
    1dc0:	01 10       	cpse	r0, r1
    1dc2:	d8 f7       	brcc	.-10     	; 0x1dba <strnlen+0x2>
    1dc4:	80 95       	com	r24
    1dc6:	90 95       	com	r25
    1dc8:	8e 0f       	add	r24, r30
    1dca:	9f 1f       	adc	r25, r31
    1dcc:	08 95       	ret

00001dce <fdevopen>:
    1dce:	0f 93       	push	r16
    1dd0:	1f 93       	push	r17
    1dd2:	cf 93       	push	r28
    1dd4:	df 93       	push	r29
    1dd6:	ec 01       	movw	r28, r24
    1dd8:	8b 01       	movw	r16, r22
    1dda:	00 97       	sbiw	r24, 0x00	; 0
    1ddc:	31 f4       	brne	.+12     	; 0x1dea <fdevopen+0x1c>
    1dde:	61 15       	cp	r22, r1
    1de0:	71 05       	cpc	r23, r1
    1de2:	19 f4       	brne	.+6      	; 0x1dea <fdevopen+0x1c>
    1de4:	80 e0       	ldi	r24, 0x00	; 0
    1de6:	90 e0       	ldi	r25, 0x00	; 0
    1de8:	37 c0       	rjmp	.+110    	; 0x1e58 <fdevopen+0x8a>
    1dea:	6e e0       	ldi	r22, 0x0E	; 14
    1dec:	70 e0       	ldi	r23, 0x00	; 0
    1dee:	81 e0       	ldi	r24, 0x01	; 1
    1df0:	90 e0       	ldi	r25, 0x00	; 0
    1df2:	05 d1       	rcall	.+522    	; 0x1ffe <calloc>
    1df4:	fc 01       	movw	r30, r24
    1df6:	00 97       	sbiw	r24, 0x00	; 0
    1df8:	a9 f3       	breq	.-22     	; 0x1de4 <fdevopen+0x16>
    1dfa:	80 e8       	ldi	r24, 0x80	; 128
    1dfc:	83 83       	std	Z+3, r24	; 0x03
    1dfe:	01 15       	cp	r16, r1
    1e00:	11 05       	cpc	r17, r1
    1e02:	71 f0       	breq	.+28     	; 0x1e20 <fdevopen+0x52>
    1e04:	13 87       	std	Z+11, r17	; 0x0b
    1e06:	02 87       	std	Z+10, r16	; 0x0a
    1e08:	81 e8       	ldi	r24, 0x81	; 129
    1e0a:	83 83       	std	Z+3, r24	; 0x03
    1e0c:	80 91 0b 03 	lds	r24, 0x030B
    1e10:	90 91 0c 03 	lds	r25, 0x030C
    1e14:	89 2b       	or	r24, r25
    1e16:	21 f4       	brne	.+8      	; 0x1e20 <fdevopen+0x52>
    1e18:	f0 93 0c 03 	sts	0x030C, r31
    1e1c:	e0 93 0b 03 	sts	0x030B, r30
    1e20:	20 97       	sbiw	r28, 0x00	; 0
    1e22:	c9 f0       	breq	.+50     	; 0x1e56 <fdevopen+0x88>
    1e24:	d1 87       	std	Z+9, r29	; 0x09
    1e26:	c0 87       	std	Z+8, r28	; 0x08
    1e28:	83 81       	ldd	r24, Z+3	; 0x03
    1e2a:	82 60       	ori	r24, 0x02	; 2
    1e2c:	83 83       	std	Z+3, r24	; 0x03
    1e2e:	80 91 0d 03 	lds	r24, 0x030D
    1e32:	90 91 0e 03 	lds	r25, 0x030E
    1e36:	89 2b       	or	r24, r25
    1e38:	71 f4       	brne	.+28     	; 0x1e56 <fdevopen+0x88>
    1e3a:	f0 93 0e 03 	sts	0x030E, r31
    1e3e:	e0 93 0d 03 	sts	0x030D, r30
    1e42:	80 91 0f 03 	lds	r24, 0x030F
    1e46:	90 91 10 03 	lds	r25, 0x0310
    1e4a:	89 2b       	or	r24, r25
    1e4c:	21 f4       	brne	.+8      	; 0x1e56 <fdevopen+0x88>
    1e4e:	f0 93 10 03 	sts	0x0310, r31
    1e52:	e0 93 0f 03 	sts	0x030F, r30
    1e56:	cf 01       	movw	r24, r30
    1e58:	df 91       	pop	r29
    1e5a:	cf 91       	pop	r28
    1e5c:	1f 91       	pop	r17
    1e5e:	0f 91       	pop	r16
    1e60:	08 95       	ret

00001e62 <fputc>:
    1e62:	0f 93       	push	r16
    1e64:	1f 93       	push	r17
    1e66:	cf 93       	push	r28
    1e68:	df 93       	push	r29
    1e6a:	18 2f       	mov	r17, r24
    1e6c:	09 2f       	mov	r16, r25
    1e6e:	eb 01       	movw	r28, r22
    1e70:	8b 81       	ldd	r24, Y+3	; 0x03
    1e72:	81 fd       	sbrc	r24, 1
    1e74:	03 c0       	rjmp	.+6      	; 0x1e7c <fputc+0x1a>
    1e76:	8f ef       	ldi	r24, 0xFF	; 255
    1e78:	9f ef       	ldi	r25, 0xFF	; 255
    1e7a:	20 c0       	rjmp	.+64     	; 0x1ebc <fputc+0x5a>
    1e7c:	82 ff       	sbrs	r24, 2
    1e7e:	10 c0       	rjmp	.+32     	; 0x1ea0 <fputc+0x3e>
    1e80:	4e 81       	ldd	r20, Y+6	; 0x06
    1e82:	5f 81       	ldd	r21, Y+7	; 0x07
    1e84:	2c 81       	ldd	r18, Y+4	; 0x04
    1e86:	3d 81       	ldd	r19, Y+5	; 0x05
    1e88:	42 17       	cp	r20, r18
    1e8a:	53 07       	cpc	r21, r19
    1e8c:	7c f4       	brge	.+30     	; 0x1eac <fputc+0x4a>
    1e8e:	e8 81       	ld	r30, Y
    1e90:	f9 81       	ldd	r31, Y+1	; 0x01
    1e92:	9f 01       	movw	r18, r30
    1e94:	2f 5f       	subi	r18, 0xFF	; 255
    1e96:	3f 4f       	sbci	r19, 0xFF	; 255
    1e98:	39 83       	std	Y+1, r19	; 0x01
    1e9a:	28 83       	st	Y, r18
    1e9c:	10 83       	st	Z, r17
    1e9e:	06 c0       	rjmp	.+12     	; 0x1eac <fputc+0x4a>
    1ea0:	e8 85       	ldd	r30, Y+8	; 0x08
    1ea2:	f9 85       	ldd	r31, Y+9	; 0x09
    1ea4:	81 2f       	mov	r24, r17
    1ea6:	19 95       	eicall
    1ea8:	89 2b       	or	r24, r25
    1eaa:	29 f7       	brne	.-54     	; 0x1e76 <fputc+0x14>
    1eac:	2e 81       	ldd	r18, Y+6	; 0x06
    1eae:	3f 81       	ldd	r19, Y+7	; 0x07
    1eb0:	2f 5f       	subi	r18, 0xFF	; 255
    1eb2:	3f 4f       	sbci	r19, 0xFF	; 255
    1eb4:	3f 83       	std	Y+7, r19	; 0x07
    1eb6:	2e 83       	std	Y+6, r18	; 0x06
    1eb8:	81 2f       	mov	r24, r17
    1eba:	90 2f       	mov	r25, r16
    1ebc:	df 91       	pop	r29
    1ebe:	cf 91       	pop	r28
    1ec0:	1f 91       	pop	r17
    1ec2:	0f 91       	pop	r16
    1ec4:	08 95       	ret

00001ec6 <printf>:
    1ec6:	cf 93       	push	r28
    1ec8:	df 93       	push	r29
    1eca:	cd b7       	in	r28, 0x3d	; 61
    1ecc:	de b7       	in	r29, 0x3e	; 62
    1ece:	fe 01       	movw	r30, r28
    1ed0:	36 96       	adiw	r30, 0x06	; 6
    1ed2:	61 91       	ld	r22, Z+
    1ed4:	71 91       	ld	r23, Z+
    1ed6:	af 01       	movw	r20, r30
    1ed8:	80 91 0d 03 	lds	r24, 0x030D
    1edc:	90 91 0e 03 	lds	r25, 0x030E
    1ee0:	b8 da       	rcall	.-2704   	; 0x1452 <vfprintf>
    1ee2:	df 91       	pop	r29
    1ee4:	cf 91       	pop	r28
    1ee6:	08 95       	ret

00001ee8 <puts>:
    1ee8:	0f 93       	push	r16
    1eea:	1f 93       	push	r17
    1eec:	cf 93       	push	r28
    1eee:	df 93       	push	r29
    1ef0:	e0 91 0d 03 	lds	r30, 0x030D
    1ef4:	f0 91 0e 03 	lds	r31, 0x030E
    1ef8:	23 81       	ldd	r18, Z+3	; 0x03
    1efa:	21 ff       	sbrs	r18, 1
    1efc:	1b c0       	rjmp	.+54     	; 0x1f34 <puts+0x4c>
    1efe:	ec 01       	movw	r28, r24
    1f00:	00 e0       	ldi	r16, 0x00	; 0
    1f02:	10 e0       	ldi	r17, 0x00	; 0
    1f04:	89 91       	ld	r24, Y+
    1f06:	60 91 0d 03 	lds	r22, 0x030D
    1f0a:	70 91 0e 03 	lds	r23, 0x030E
    1f0e:	db 01       	movw	r26, r22
    1f10:	18 96       	adiw	r26, 0x08	; 8
    1f12:	ed 91       	ld	r30, X+
    1f14:	fc 91       	ld	r31, X
    1f16:	19 97       	sbiw	r26, 0x09	; 9
    1f18:	88 23       	and	r24, r24
    1f1a:	31 f0       	breq	.+12     	; 0x1f28 <puts+0x40>
    1f1c:	19 95       	eicall
    1f1e:	89 2b       	or	r24, r25
    1f20:	89 f3       	breq	.-30     	; 0x1f04 <puts+0x1c>
    1f22:	0f ef       	ldi	r16, 0xFF	; 255
    1f24:	1f ef       	ldi	r17, 0xFF	; 255
    1f26:	ee cf       	rjmp	.-36     	; 0x1f04 <puts+0x1c>
    1f28:	8a e0       	ldi	r24, 0x0A	; 10
    1f2a:	19 95       	eicall
    1f2c:	89 2b       	or	r24, r25
    1f2e:	11 f4       	brne	.+4      	; 0x1f34 <puts+0x4c>
    1f30:	c8 01       	movw	r24, r16
    1f32:	02 c0       	rjmp	.+4      	; 0x1f38 <puts+0x50>
    1f34:	8f ef       	ldi	r24, 0xFF	; 255
    1f36:	9f ef       	ldi	r25, 0xFF	; 255
    1f38:	df 91       	pop	r29
    1f3a:	cf 91       	pop	r28
    1f3c:	1f 91       	pop	r17
    1f3e:	0f 91       	pop	r16
    1f40:	08 95       	ret

00001f42 <__ultoa_invert>:
    1f42:	fa 01       	movw	r30, r20
    1f44:	aa 27       	eor	r26, r26
    1f46:	28 30       	cpi	r18, 0x08	; 8
    1f48:	51 f1       	breq	.+84     	; 0x1f9e <__ultoa_invert+0x5c>
    1f4a:	20 31       	cpi	r18, 0x10	; 16
    1f4c:	81 f1       	breq	.+96     	; 0x1fae <__ultoa_invert+0x6c>
    1f4e:	e8 94       	clt
    1f50:	6f 93       	push	r22
    1f52:	6e 7f       	andi	r22, 0xFE	; 254
    1f54:	6e 5f       	subi	r22, 0xFE	; 254
    1f56:	7f 4f       	sbci	r23, 0xFF	; 255
    1f58:	8f 4f       	sbci	r24, 0xFF	; 255
    1f5a:	9f 4f       	sbci	r25, 0xFF	; 255
    1f5c:	af 4f       	sbci	r26, 0xFF	; 255
    1f5e:	b1 e0       	ldi	r27, 0x01	; 1
    1f60:	3e d0       	rcall	.+124    	; 0x1fde <__ultoa_invert+0x9c>
    1f62:	b4 e0       	ldi	r27, 0x04	; 4
    1f64:	3c d0       	rcall	.+120    	; 0x1fde <__ultoa_invert+0x9c>
    1f66:	67 0f       	add	r22, r23
    1f68:	78 1f       	adc	r23, r24
    1f6a:	89 1f       	adc	r24, r25
    1f6c:	9a 1f       	adc	r25, r26
    1f6e:	a1 1d       	adc	r26, r1
    1f70:	68 0f       	add	r22, r24
    1f72:	79 1f       	adc	r23, r25
    1f74:	8a 1f       	adc	r24, r26
    1f76:	91 1d       	adc	r25, r1
    1f78:	a1 1d       	adc	r26, r1
    1f7a:	6a 0f       	add	r22, r26
    1f7c:	71 1d       	adc	r23, r1
    1f7e:	81 1d       	adc	r24, r1
    1f80:	91 1d       	adc	r25, r1
    1f82:	a1 1d       	adc	r26, r1
    1f84:	20 d0       	rcall	.+64     	; 0x1fc6 <__ultoa_invert+0x84>
    1f86:	09 f4       	brne	.+2      	; 0x1f8a <__ultoa_invert+0x48>
    1f88:	68 94       	set
    1f8a:	3f 91       	pop	r19
    1f8c:	2a e0       	ldi	r18, 0x0A	; 10
    1f8e:	26 9f       	mul	r18, r22
    1f90:	11 24       	eor	r1, r1
    1f92:	30 19       	sub	r19, r0
    1f94:	30 5d       	subi	r19, 0xD0	; 208
    1f96:	31 93       	st	Z+, r19
    1f98:	de f6       	brtc	.-74     	; 0x1f50 <__ultoa_invert+0xe>
    1f9a:	cf 01       	movw	r24, r30
    1f9c:	08 95       	ret
    1f9e:	46 2f       	mov	r20, r22
    1fa0:	47 70       	andi	r20, 0x07	; 7
    1fa2:	40 5d       	subi	r20, 0xD0	; 208
    1fa4:	41 93       	st	Z+, r20
    1fa6:	b3 e0       	ldi	r27, 0x03	; 3
    1fa8:	0f d0       	rcall	.+30     	; 0x1fc8 <__ultoa_invert+0x86>
    1faa:	c9 f7       	brne	.-14     	; 0x1f9e <__ultoa_invert+0x5c>
    1fac:	f6 cf       	rjmp	.-20     	; 0x1f9a <__ultoa_invert+0x58>
    1fae:	46 2f       	mov	r20, r22
    1fb0:	4f 70       	andi	r20, 0x0F	; 15
    1fb2:	40 5d       	subi	r20, 0xD0	; 208
    1fb4:	4a 33       	cpi	r20, 0x3A	; 58
    1fb6:	18 f0       	brcs	.+6      	; 0x1fbe <__ultoa_invert+0x7c>
    1fb8:	49 5d       	subi	r20, 0xD9	; 217
    1fba:	31 fd       	sbrc	r19, 1
    1fbc:	40 52       	subi	r20, 0x20	; 32
    1fbe:	41 93       	st	Z+, r20
    1fc0:	02 d0       	rcall	.+4      	; 0x1fc6 <__ultoa_invert+0x84>
    1fc2:	a9 f7       	brne	.-22     	; 0x1fae <__ultoa_invert+0x6c>
    1fc4:	ea cf       	rjmp	.-44     	; 0x1f9a <__ultoa_invert+0x58>
    1fc6:	b4 e0       	ldi	r27, 0x04	; 4
    1fc8:	a6 95       	lsr	r26
    1fca:	97 95       	ror	r25
    1fcc:	87 95       	ror	r24
    1fce:	77 95       	ror	r23
    1fd0:	67 95       	ror	r22
    1fd2:	ba 95       	dec	r27
    1fd4:	c9 f7       	brne	.-14     	; 0x1fc8 <__ultoa_invert+0x86>
    1fd6:	00 97       	sbiw	r24, 0x00	; 0
    1fd8:	61 05       	cpc	r22, r1
    1fda:	71 05       	cpc	r23, r1
    1fdc:	08 95       	ret
    1fde:	9b 01       	movw	r18, r22
    1fe0:	ac 01       	movw	r20, r24
    1fe2:	0a 2e       	mov	r0, r26
    1fe4:	06 94       	lsr	r0
    1fe6:	57 95       	ror	r21
    1fe8:	47 95       	ror	r20
    1fea:	37 95       	ror	r19
    1fec:	27 95       	ror	r18
    1fee:	ba 95       	dec	r27
    1ff0:	c9 f7       	brne	.-14     	; 0x1fe4 <__ultoa_invert+0xa2>
    1ff2:	62 0f       	add	r22, r18
    1ff4:	73 1f       	adc	r23, r19
    1ff6:	84 1f       	adc	r24, r20
    1ff8:	95 1f       	adc	r25, r21
    1ffa:	a0 1d       	adc	r26, r0
    1ffc:	08 95       	ret

00001ffe <calloc>:
    1ffe:	0f 93       	push	r16
    2000:	1f 93       	push	r17
    2002:	cf 93       	push	r28
    2004:	df 93       	push	r29
    2006:	86 9f       	mul	r24, r22
    2008:	80 01       	movw	r16, r0
    200a:	87 9f       	mul	r24, r23
    200c:	10 0d       	add	r17, r0
    200e:	96 9f       	mul	r25, r22
    2010:	10 0d       	add	r17, r0
    2012:	11 24       	eor	r1, r1
    2014:	c8 01       	movw	r24, r16
    2016:	0d d0       	rcall	.+26     	; 0x2032 <malloc>
    2018:	ec 01       	movw	r28, r24
    201a:	00 97       	sbiw	r24, 0x00	; 0
    201c:	21 f0       	breq	.+8      	; 0x2026 <calloc+0x28>
    201e:	a8 01       	movw	r20, r16
    2020:	60 e0       	ldi	r22, 0x00	; 0
    2022:	70 e0       	ldi	r23, 0x00	; 0
    2024:	2d d1       	rcall	.+602    	; 0x2280 <memset>
    2026:	ce 01       	movw	r24, r28
    2028:	df 91       	pop	r29
    202a:	cf 91       	pop	r28
    202c:	1f 91       	pop	r17
    202e:	0f 91       	pop	r16
    2030:	08 95       	ret

00002032 <malloc>:
    2032:	cf 93       	push	r28
    2034:	df 93       	push	r29
    2036:	82 30       	cpi	r24, 0x02	; 2
    2038:	91 05       	cpc	r25, r1
    203a:	10 f4       	brcc	.+4      	; 0x2040 <malloc+0xe>
    203c:	82 e0       	ldi	r24, 0x02	; 2
    203e:	90 e0       	ldi	r25, 0x00	; 0
    2040:	e0 91 13 03 	lds	r30, 0x0313
    2044:	f0 91 14 03 	lds	r31, 0x0314
    2048:	20 e0       	ldi	r18, 0x00	; 0
    204a:	30 e0       	ldi	r19, 0x00	; 0
    204c:	a0 e0       	ldi	r26, 0x00	; 0
    204e:	b0 e0       	ldi	r27, 0x00	; 0
    2050:	30 97       	sbiw	r30, 0x00	; 0
    2052:	39 f1       	breq	.+78     	; 0x20a2 <malloc+0x70>
    2054:	40 81       	ld	r20, Z
    2056:	51 81       	ldd	r21, Z+1	; 0x01
    2058:	48 17       	cp	r20, r24
    205a:	59 07       	cpc	r21, r25
    205c:	b8 f0       	brcs	.+46     	; 0x208c <malloc+0x5a>
    205e:	48 17       	cp	r20, r24
    2060:	59 07       	cpc	r21, r25
    2062:	71 f4       	brne	.+28     	; 0x2080 <malloc+0x4e>
    2064:	82 81       	ldd	r24, Z+2	; 0x02
    2066:	93 81       	ldd	r25, Z+3	; 0x03
    2068:	10 97       	sbiw	r26, 0x00	; 0
    206a:	29 f0       	breq	.+10     	; 0x2076 <malloc+0x44>
    206c:	13 96       	adiw	r26, 0x03	; 3
    206e:	9c 93       	st	X, r25
    2070:	8e 93       	st	-X, r24
    2072:	12 97       	sbiw	r26, 0x02	; 2
    2074:	2c c0       	rjmp	.+88     	; 0x20ce <malloc+0x9c>
    2076:	90 93 14 03 	sts	0x0314, r25
    207a:	80 93 13 03 	sts	0x0313, r24
    207e:	27 c0       	rjmp	.+78     	; 0x20ce <malloc+0x9c>
    2080:	21 15       	cp	r18, r1
    2082:	31 05       	cpc	r19, r1
    2084:	31 f0       	breq	.+12     	; 0x2092 <malloc+0x60>
    2086:	42 17       	cp	r20, r18
    2088:	53 07       	cpc	r21, r19
    208a:	18 f0       	brcs	.+6      	; 0x2092 <malloc+0x60>
    208c:	a9 01       	movw	r20, r18
    208e:	db 01       	movw	r26, r22
    2090:	01 c0       	rjmp	.+2      	; 0x2094 <malloc+0x62>
    2092:	ef 01       	movw	r28, r30
    2094:	9a 01       	movw	r18, r20
    2096:	bd 01       	movw	r22, r26
    2098:	df 01       	movw	r26, r30
    209a:	02 80       	ldd	r0, Z+2	; 0x02
    209c:	f3 81       	ldd	r31, Z+3	; 0x03
    209e:	e0 2d       	mov	r30, r0
    20a0:	d7 cf       	rjmp	.-82     	; 0x2050 <malloc+0x1e>
    20a2:	21 15       	cp	r18, r1
    20a4:	31 05       	cpc	r19, r1
    20a6:	f9 f0       	breq	.+62     	; 0x20e6 <malloc+0xb4>
    20a8:	28 1b       	sub	r18, r24
    20aa:	39 0b       	sbc	r19, r25
    20ac:	24 30       	cpi	r18, 0x04	; 4
    20ae:	31 05       	cpc	r19, r1
    20b0:	80 f4       	brcc	.+32     	; 0x20d2 <malloc+0xa0>
    20b2:	8a 81       	ldd	r24, Y+2	; 0x02
    20b4:	9b 81       	ldd	r25, Y+3	; 0x03
    20b6:	61 15       	cp	r22, r1
    20b8:	71 05       	cpc	r23, r1
    20ba:	21 f0       	breq	.+8      	; 0x20c4 <malloc+0x92>
    20bc:	fb 01       	movw	r30, r22
    20be:	93 83       	std	Z+3, r25	; 0x03
    20c0:	82 83       	std	Z+2, r24	; 0x02
    20c2:	04 c0       	rjmp	.+8      	; 0x20cc <malloc+0x9a>
    20c4:	90 93 14 03 	sts	0x0314, r25
    20c8:	80 93 13 03 	sts	0x0313, r24
    20cc:	fe 01       	movw	r30, r28
    20ce:	32 96       	adiw	r30, 0x02	; 2
    20d0:	44 c0       	rjmp	.+136    	; 0x215a <malloc+0x128>
    20d2:	fe 01       	movw	r30, r28
    20d4:	e2 0f       	add	r30, r18
    20d6:	f3 1f       	adc	r31, r19
    20d8:	81 93       	st	Z+, r24
    20da:	91 93       	st	Z+, r25
    20dc:	22 50       	subi	r18, 0x02	; 2
    20de:	31 09       	sbc	r19, r1
    20e0:	39 83       	std	Y+1, r19	; 0x01
    20e2:	28 83       	st	Y, r18
    20e4:	3a c0       	rjmp	.+116    	; 0x215a <malloc+0x128>
    20e6:	20 91 11 03 	lds	r18, 0x0311
    20ea:	30 91 12 03 	lds	r19, 0x0312
    20ee:	23 2b       	or	r18, r19
    20f0:	41 f4       	brne	.+16     	; 0x2102 <malloc+0xd0>
    20f2:	20 91 02 02 	lds	r18, 0x0202
    20f6:	30 91 03 02 	lds	r19, 0x0203
    20fa:	30 93 12 03 	sts	0x0312, r19
    20fe:	20 93 11 03 	sts	0x0311, r18
    2102:	20 91 00 02 	lds	r18, 0x0200
    2106:	30 91 01 02 	lds	r19, 0x0201
    210a:	21 15       	cp	r18, r1
    210c:	31 05       	cpc	r19, r1
    210e:	41 f4       	brne	.+16     	; 0x2120 <malloc+0xee>
    2110:	2d b7       	in	r18, 0x3d	; 61
    2112:	3e b7       	in	r19, 0x3e	; 62
    2114:	40 91 04 02 	lds	r20, 0x0204
    2118:	50 91 05 02 	lds	r21, 0x0205
    211c:	24 1b       	sub	r18, r20
    211e:	35 0b       	sbc	r19, r21
    2120:	e0 91 11 03 	lds	r30, 0x0311
    2124:	f0 91 12 03 	lds	r31, 0x0312
    2128:	e2 17       	cp	r30, r18
    212a:	f3 07       	cpc	r31, r19
    212c:	a0 f4       	brcc	.+40     	; 0x2156 <malloc+0x124>
    212e:	2e 1b       	sub	r18, r30
    2130:	3f 0b       	sbc	r19, r31
    2132:	28 17       	cp	r18, r24
    2134:	39 07       	cpc	r19, r25
    2136:	78 f0       	brcs	.+30     	; 0x2156 <malloc+0x124>
    2138:	ac 01       	movw	r20, r24
    213a:	4e 5f       	subi	r20, 0xFE	; 254
    213c:	5f 4f       	sbci	r21, 0xFF	; 255
    213e:	24 17       	cp	r18, r20
    2140:	35 07       	cpc	r19, r21
    2142:	48 f0       	brcs	.+18     	; 0x2156 <malloc+0x124>
    2144:	4e 0f       	add	r20, r30
    2146:	5f 1f       	adc	r21, r31
    2148:	50 93 12 03 	sts	0x0312, r21
    214c:	40 93 11 03 	sts	0x0311, r20
    2150:	81 93       	st	Z+, r24
    2152:	91 93       	st	Z+, r25
    2154:	02 c0       	rjmp	.+4      	; 0x215a <malloc+0x128>
    2156:	e0 e0       	ldi	r30, 0x00	; 0
    2158:	f0 e0       	ldi	r31, 0x00	; 0
    215a:	cf 01       	movw	r24, r30
    215c:	df 91       	pop	r29
    215e:	cf 91       	pop	r28
    2160:	08 95       	ret

00002162 <free>:
    2162:	cf 93       	push	r28
    2164:	df 93       	push	r29
    2166:	00 97       	sbiw	r24, 0x00	; 0
    2168:	09 f4       	brne	.+2      	; 0x216c <free+0xa>
    216a:	87 c0       	rjmp	.+270    	; 0x227a <__stack+0x7b>
    216c:	fc 01       	movw	r30, r24
    216e:	32 97       	sbiw	r30, 0x02	; 2
    2170:	13 82       	std	Z+3, r1	; 0x03
    2172:	12 82       	std	Z+2, r1	; 0x02
    2174:	c0 91 13 03 	lds	r28, 0x0313
    2178:	d0 91 14 03 	lds	r29, 0x0314
    217c:	20 97       	sbiw	r28, 0x00	; 0
    217e:	81 f4       	brne	.+32     	; 0x21a0 <free+0x3e>
    2180:	20 81       	ld	r18, Z
    2182:	31 81       	ldd	r19, Z+1	; 0x01
    2184:	28 0f       	add	r18, r24
    2186:	39 1f       	adc	r19, r25
    2188:	80 91 11 03 	lds	r24, 0x0311
    218c:	90 91 12 03 	lds	r25, 0x0312
    2190:	82 17       	cp	r24, r18
    2192:	93 07       	cpc	r25, r19
    2194:	79 f5       	brne	.+94     	; 0x21f4 <free+0x92>
    2196:	f0 93 12 03 	sts	0x0312, r31
    219a:	e0 93 11 03 	sts	0x0311, r30
    219e:	6d c0       	rjmp	.+218    	; 0x227a <__stack+0x7b>
    21a0:	de 01       	movw	r26, r28
    21a2:	20 e0       	ldi	r18, 0x00	; 0
    21a4:	30 e0       	ldi	r19, 0x00	; 0
    21a6:	ae 17       	cp	r26, r30
    21a8:	bf 07       	cpc	r27, r31
    21aa:	50 f4       	brcc	.+20     	; 0x21c0 <free+0x5e>
    21ac:	12 96       	adiw	r26, 0x02	; 2
    21ae:	4d 91       	ld	r20, X+
    21b0:	5c 91       	ld	r21, X
    21b2:	13 97       	sbiw	r26, 0x03	; 3
    21b4:	9d 01       	movw	r18, r26
    21b6:	41 15       	cp	r20, r1
    21b8:	51 05       	cpc	r21, r1
    21ba:	09 f1       	breq	.+66     	; 0x21fe <free+0x9c>
    21bc:	da 01       	movw	r26, r20
    21be:	f3 cf       	rjmp	.-26     	; 0x21a6 <free+0x44>
    21c0:	b3 83       	std	Z+3, r27	; 0x03
    21c2:	a2 83       	std	Z+2, r26	; 0x02
    21c4:	40 81       	ld	r20, Z
    21c6:	51 81       	ldd	r21, Z+1	; 0x01
    21c8:	84 0f       	add	r24, r20
    21ca:	95 1f       	adc	r25, r21
    21cc:	8a 17       	cp	r24, r26
    21ce:	9b 07       	cpc	r25, r27
    21d0:	71 f4       	brne	.+28     	; 0x21ee <free+0x8c>
    21d2:	8d 91       	ld	r24, X+
    21d4:	9c 91       	ld	r25, X
    21d6:	11 97       	sbiw	r26, 0x01	; 1
    21d8:	84 0f       	add	r24, r20
    21da:	95 1f       	adc	r25, r21
    21dc:	02 96       	adiw	r24, 0x02	; 2
    21de:	91 83       	std	Z+1, r25	; 0x01
    21e0:	80 83       	st	Z, r24
    21e2:	12 96       	adiw	r26, 0x02	; 2
    21e4:	8d 91       	ld	r24, X+
    21e6:	9c 91       	ld	r25, X
    21e8:	13 97       	sbiw	r26, 0x03	; 3
    21ea:	93 83       	std	Z+3, r25	; 0x03
    21ec:	82 83       	std	Z+2, r24	; 0x02
    21ee:	21 15       	cp	r18, r1
    21f0:	31 05       	cpc	r19, r1
    21f2:	29 f4       	brne	.+10     	; 0x21fe <free+0x9c>
    21f4:	f0 93 14 03 	sts	0x0314, r31
    21f8:	e0 93 13 03 	sts	0x0313, r30
    21fc:	3e c0       	rjmp	.+124    	; 0x227a <__stack+0x7b>
    21fe:	d9 01       	movw	r26, r18
    2200:	13 96       	adiw	r26, 0x03	; 3
    2202:	fc 93       	st	X, r31
    2204:	ee 93       	st	-X, r30
    2206:	12 97       	sbiw	r26, 0x02	; 2
    2208:	4d 91       	ld	r20, X+
    220a:	5d 91       	ld	r21, X+
    220c:	a4 0f       	add	r26, r20
    220e:	b5 1f       	adc	r27, r21
    2210:	ea 17       	cp	r30, r26
    2212:	fb 07       	cpc	r31, r27
    2214:	79 f4       	brne	.+30     	; 0x2234 <__stack+0x35>
    2216:	80 81       	ld	r24, Z
    2218:	91 81       	ldd	r25, Z+1	; 0x01
    221a:	84 0f       	add	r24, r20
    221c:	95 1f       	adc	r25, r21
    221e:	02 96       	adiw	r24, 0x02	; 2
    2220:	d9 01       	movw	r26, r18
    2222:	11 96       	adiw	r26, 0x01	; 1
    2224:	9c 93       	st	X, r25
    2226:	8e 93       	st	-X, r24
    2228:	82 81       	ldd	r24, Z+2	; 0x02
    222a:	93 81       	ldd	r25, Z+3	; 0x03
    222c:	13 96       	adiw	r26, 0x03	; 3
    222e:	9c 93       	st	X, r25
    2230:	8e 93       	st	-X, r24
    2232:	12 97       	sbiw	r26, 0x02	; 2
    2234:	e0 e0       	ldi	r30, 0x00	; 0
    2236:	f0 e0       	ldi	r31, 0x00	; 0
    2238:	8a 81       	ldd	r24, Y+2	; 0x02
    223a:	9b 81       	ldd	r25, Y+3	; 0x03
    223c:	00 97       	sbiw	r24, 0x00	; 0
    223e:	19 f0       	breq	.+6      	; 0x2246 <__stack+0x47>
    2240:	fe 01       	movw	r30, r28
    2242:	ec 01       	movw	r28, r24
    2244:	f9 cf       	rjmp	.-14     	; 0x2238 <__stack+0x39>
    2246:	ce 01       	movw	r24, r28
    2248:	02 96       	adiw	r24, 0x02	; 2
    224a:	28 81       	ld	r18, Y
    224c:	39 81       	ldd	r19, Y+1	; 0x01
    224e:	82 0f       	add	r24, r18
    2250:	93 1f       	adc	r25, r19
    2252:	20 91 11 03 	lds	r18, 0x0311
    2256:	30 91 12 03 	lds	r19, 0x0312
    225a:	28 17       	cp	r18, r24
    225c:	39 07       	cpc	r19, r25
    225e:	69 f4       	brne	.+26     	; 0x227a <__stack+0x7b>
    2260:	30 97       	sbiw	r30, 0x00	; 0
    2262:	29 f4       	brne	.+10     	; 0x226e <__stack+0x6f>
    2264:	10 92 14 03 	sts	0x0314, r1
    2268:	10 92 13 03 	sts	0x0313, r1
    226c:	02 c0       	rjmp	.+4      	; 0x2272 <__stack+0x73>
    226e:	13 82       	std	Z+3, r1	; 0x03
    2270:	12 82       	std	Z+2, r1	; 0x02
    2272:	d0 93 12 03 	sts	0x0312, r29
    2276:	c0 93 11 03 	sts	0x0311, r28
    227a:	df 91       	pop	r29
    227c:	cf 91       	pop	r28
    227e:	08 95       	ret

00002280 <memset>:
    2280:	dc 01       	movw	r26, r24
    2282:	01 c0       	rjmp	.+2      	; 0x2286 <memset+0x6>
    2284:	6d 93       	st	X+, r22
    2286:	41 50       	subi	r20, 0x01	; 1
    2288:	50 40       	sbci	r21, 0x00	; 0
    228a:	e0 f7       	brcc	.-8      	; 0x2284 <memset+0x4>
    228c:	08 95       	ret

0000228e <_exit>:
    228e:	f8 94       	cli

00002290 <__stop_program>:
    2290:	ff cf       	rjmp	.-2      	; 0x2290 <__stop_program>
