$date
	Thu Nov 16 22:47:31 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module openmips_min_sopc_tb $end
$scope module openmips_min_sopc0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # rom_ce $end
$var wire 32 $ inst_addr [31:0] $end
$var wire 32 % inst [31:0] $end
$scope module cpu0 $end
$var wire 1 ! clk $end
$var wire 32 & rom_addr_o [31:0] $end
$var wire 1 " rst $end
$var wire 1 ' wb_wreg_i $end
$var wire 32 ( wb_wdata_i [31:0] $end
$var wire 5 ) wb_wd_i [4:0] $end
$var wire 32 * rom_data_i [31:0] $end
$var wire 1 # rom_ce_o $end
$var wire 1 + reg2_read $end
$var wire 32 , reg2_data [31:0] $end
$var wire 5 - reg2_addr [4:0] $end
$var wire 1 . reg1_read $end
$var wire 32 / reg1_data [31:0] $end
$var wire 5 0 reg1_addr [4:0] $end
$var wire 32 1 pc [31:0] $end
$var wire 1 2 mem_wreg_o $end
$var wire 1 3 mem_wreg_i $end
$var wire 32 4 mem_wdata_o [31:0] $end
$var wire 32 5 mem_wdata_i [31:0] $end
$var wire 5 6 mem_wd_o [4:0] $end
$var wire 5 7 mem_wd_i [4:0] $end
$var wire 1 8 id_wreg_o $end
$var wire 5 9 id_wd_o [4:0] $end
$var wire 32 : id_reg2_o [31:0] $end
$var wire 32 ; id_reg1_o [31:0] $end
$var wire 32 < id_pc_i [31:0] $end
$var wire 32 = id_inst_i [31:0] $end
$var wire 3 > id_alusel_o [2:0] $end
$var wire 8 ? id_aluop_o [7:0] $end
$var wire 1 @ ex_wreg_o $end
$var wire 1 A ex_wreg_i $end
$var wire 32 B ex_wdata_o [31:0] $end
$var wire 5 C ex_wd_o [4:0] $end
$var wire 5 D ex_wd_i [4:0] $end
$var wire 32 E ex_reg2_i [31:0] $end
$var wire 32 F ex_reg1_i [31:0] $end
$var wire 3 G ex_alusel_i [2:0] $end
$var wire 8 H ex_aluop_i [7:0] $end
$scope module ex0 $end
$var wire 1 " rst $end
$var wire 1 A wreg_i $end
$var wire 5 I wd_i [4:0] $end
$var wire 32 J reg2_i [31:0] $end
$var wire 32 K reg1_i [31:0] $end
$var wire 3 L alusel_i [2:0] $end
$var wire 8 M aluop_i [7:0] $end
$var reg 32 N logicres [31:0] $end
$var reg 32 O shiftres [31:0] $end
$var reg 5 P wd_o [4:0] $end
$var reg 32 Q wdata_o [31:0] $end
$var reg 1 @ wreg_o $end
$upscope $end
$scope module ex_mem0 $end
$var wire 1 ! clk $end
$var wire 5 R ex_wd [4:0] $end
$var wire 32 S ex_wdata [31:0] $end
$var wire 1 @ ex_wreg $end
$var wire 1 " rst $end
$var reg 5 T mem_wd [4:0] $end
$var reg 32 U mem_wdata [31:0] $end
$var reg 1 3 mem_wreg $end
$upscope $end
$scope module id0 $end
$var wire 5 V ex_wd_i [4:0] $end
$var wire 32 W ex_wdata_i [31:0] $end
$var wire 1 @ ex_wreg_i $end
$var wire 1 " rst $end
$var wire 32 X reg2_data_i [31:0] $end
$var wire 32 Y reg1_data_i [31:0] $end
$var wire 32 Z pc_i [31:0] $end
$var wire 5 [ op4 [4:0] $end
$var wire 6 \ op3 [5:0] $end
$var wire 5 ] op2 [4:0] $end
$var wire 6 ^ op1 [5:0] $end
$var wire 1 2 mem_wreg_i $end
$var wire 32 _ mem_wdata_i [31:0] $end
$var wire 5 ` mem_wd_i [4:0] $end
$var wire 32 a inst_i [31:0] $end
$var reg 8 b aluop_o [7:0] $end
$var reg 3 c alusel_o [2:0] $end
$var reg 32 d immi [31:0] $end
$var reg 5 e reg1_addr_o [4:0] $end
$var reg 32 f reg1_o [31:0] $end
$var reg 1 . reg1_read_o $end
$var reg 5 g reg2_addr_o [4:0] $end
$var reg 32 h reg2_o [31:0] $end
$var reg 1 + reg2_read_o $end
$var reg 5 i wd_o [4:0] $end
$var reg 1 8 wreg_o $end
$upscope $end
$scope module id_ex0 $end
$var wire 1 ! clk $end
$var wire 8 j id_aluop [7:0] $end
$var wire 3 k id_alusel [2:0] $end
$var wire 32 l id_reg1 [31:0] $end
$var wire 32 m id_reg2 [31:0] $end
$var wire 5 n id_wd [4:0] $end
$var wire 1 8 id_wreg $end
$var wire 1 " rst $end
$var reg 8 o ex_aluop [7:0] $end
$var reg 3 p ex_alusel [2:0] $end
$var reg 32 q ex_reg1 [31:0] $end
$var reg 32 r ex_reg2 [31:0] $end
$var reg 5 s ex_wd [4:0] $end
$var reg 1 A ex_wreg $end
$upscope $end
$scope module if_id0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 t if_pc [31:0] $end
$var wire 32 u if_inst [31:0] $end
$var reg 32 v id_inst [31:0] $end
$var reg 32 w id_pc [31:0] $end
$upscope $end
$scope module mem0 $end
$var wire 1 " rst $end
$var wire 5 x wd_i [4:0] $end
$var wire 32 y wdata_i [31:0] $end
$var wire 1 3 wreg_i $end
$var reg 5 z wd_o [4:0] $end
$var reg 32 { wdata_o [31:0] $end
$var reg 1 2 wreg_o $end
$upscope $end
$scope module mem_wb0 $end
$var wire 1 ! clk $end
$var wire 5 | mem_wd [4:0] $end
$var wire 32 } mem_wdata [31:0] $end
$var wire 1 2 mem_wreg $end
$var wire 1 " rst $end
$var reg 5 ~ wb_wd [4:0] $end
$var reg 32 !" wb_wdata [31:0] $end
$var reg 1 ' wb_wreg $end
$upscope $end
$scope module pc_rom0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 1 # ce $end
$var reg 32 "" pc [31:0] $end
$upscope $end
$scope module regfile0 $end
$var wire 1 ! clk $end
$var wire 5 #" raddr1 [4:0] $end
$var wire 5 $" raddr2 [4:0] $end
$var wire 1 . re1 $end
$var wire 1 + re2 $end
$var wire 1 " rst $end
$var wire 5 %" waddr [4:0] $end
$var wire 32 &" wdata [31:0] $end
$var wire 1 ' we $end
$var reg 32 '" rdata1 [31:0] $end
$var reg 32 (" rdata2 [31:0] $end
$upscope $end
$upscope $end
$scope module inst_rom0 $end
$var wire 32 )" addr [31:0] $end
$var wire 1 # ce $end
$var reg 32 *" inst [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *"
bx )"
b0 ("
b0 '"
bx &"
bx %"
b0 $"
b0 #"
bx ""
bx !"
bx ~
b0 }
b0 |
b0 {
b0 z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
bx a
b0 `
b0 _
bx ^
bx ]
bx \
bx [
bx Z
b0 Y
b0 X
b0 W
b0 V
bx U
bx T
b0 S
b0 R
b0 Q
b0 P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
b0 C
b0 B
xA
0@
b0 ?
b0 >
bx =
bx <
b0 ;
b0 :
b0 9
x8
bx 7
b0 6
bx 5
b0 4
x3
02
bx 1
b0 0
b0 /
x.
b0 -
b0 ,
x+
bx *
bx )
bx (
x'
bx &
bx %
bx $
x#
1"
0!
$end
#10000
b110100000000010001000100000000 %
b110100000000010001000100000000 *
b110100000000010001000100000000 u
b110100000000010001000100000000 *"
b0 [
b0 \
b0 ]
b0 ^
b0 $
b0 &
b0 )"
b0 1
b0 t
b0 ""
b0 =
b0 a
b0 v
b0 <
b0 Z
b0 w
0A
b0 D
b0 I
b0 s
b0 E
b0 J
b0 r
b0 F
b0 K
b0 q
b0 H
b0 M
b0 o
b0 G
b0 L
b0 p
03
b0 7
b0 T
b0 x
b0 5
b0 U
b0 y
0'
b0 )
b0 ~
b0 %"
b0 (
b0 !"
b0 &"
1!
#20000
0!
#30000
1!
#40000
0!
#50000
1!
#60000
0!
#70000
1!
#80000
0!
#90000
1!
#100000
0!
#110000
1!
#120000
0!
#130000
1!
#140000
0!
#150000
1!
#160000
0!
#170000
1!
#180000
0!
#190000
1!
#195000
b0 O
18
1+
0.
b10 >
b10 c
b10 k
0"
#200000
0!
#210000
b1000100000000 :
b1000100000000 h
b1000100000000 m
b1000100000000 d
0+
1.
b1 >
b1 c
b1 k
b100101 ?
b100101 b
b100101 j
b110100000000100000000000100000 %
b110100000000100000000000100000 *
b110100000000100000000000100000 u
b110100000000100000000000100000 *"
b1 -
b1 g
b1 $"
b1 9
b1 i
b1 n
1@
b1 [
b100 ]
b1101 ^
b100 $
b100 &
b100 )"
b100 1
b100 t
b100 ""
b110100000000010001000100000000 =
b110100000000010001000100000000 a
b110100000000010001000100000000 v
1A
b10 G
b10 L
b10 p
1!
#220000
0!
#230000
b100000 :
b100000 h
b100000 m
12
b1000100000000 N
b1 C
b1 P
b1 R
b1 V
b1000100000000 B
b1000100000000 Q
b1000100000000 S
b1000100000000 W
b100000 d
b10 9
b10 i
b10 n
b110100000000111111111100000000 %
b110100000000111111111100000000 *
b110100000000111111111100000000 u
b110100000000111111111100000000 *"
b10 [
b100000 \
b0 ]
13
b1 D
b1 I
b1 s
b1000100000000 E
b1000100000000 J
b1000100000000 r
b100101 H
b100101 M
b100101 o
b1 G
b1 L
b1 p
b110100000000100000000000100000 =
b110100000000100000000000100000 a
b110100000000100000000000100000 v
b100 <
b100 Z
b100 w
b1000 $
b1000 &
b1000 )"
b1000 1
b1000 t
b1000 ""
1!
#240000
0!
#250000
b100000 B
b100000 Q
b100000 S
b100000 W
b1111111100000000 :
b1111111100000000 h
b1111111100000000 m
b110100000001001111111111111111 %
b110100000001001111111111111111 *
b110100000001001111111111111111 u
b110100000001001111111111111111 *"
b1111111100000000 d
b11 9
b11 i
b11 n
b100000 N
b10 C
b10 P
b10 R
b10 V
b1000100000000 4
b1000100000000 _
b1000100000000 {
b1000100000000 }
b1 6
b1 `
b1 z
b1 |
b11 [
b0 \
b11100 ]
b1100 $
b1100 &
b1100 )"
b1100 1
b1100 t
b1100 ""
b110100000000111111111100000000 =
b110100000000111111111100000000 a
b110100000000111111111100000000 v
b1000 <
b1000 Z
b1000 w
b10 D
b10 I
b10 s
b100000 E
b100000 J
b100000 r
b1 7
b1 T
b1 x
b1000100000000 5
b1000100000000 U
b1000100000000 y
1'
1!
#260000
0!
#270000
b1111111100000000 B
b1111111100000000 Q
b1111111100000000 S
b1111111100000000 W
b1111111111111111 :
b1111111111111111 h
b1111111111111111 m
b100000 4
b100000 _
b100000 {
b100000 }
b10 6
b10 `
b10 z
b10 |
b1111111100000000 N
b11 C
b11 P
b11 R
b11 V
b1111111111111111 d
b100 9
b100 i
b100 n
bx %
bx *
bx u
bx *"
b100 [
b111111 \
b11111 ]
b1 )
b1 ~
b1 %"
b1000100000000 (
b1000100000000 !"
b1000100000000 &"
b10 7
b10 T
b10 x
b100000 5
b100000 U
b100000 y
b11 D
b11 I
b11 s
b1111111100000000 E
b1111111100000000 J
b1111111100000000 r
b110100000001001111111111111111 =
b110100000001001111111111111111 a
b110100000001001111111111111111 v
b1100 <
b1100 Z
b1100 w
b10000 $
b10000 &
b10000 )"
b10000 1
b10000 t
b10000 ""
1!
#280000
0!
#290000
b1111111111111111 B
b1111111111111111 Q
b1111111111111111 S
b1111111111111111 W
b0 :
b0 h
b0 m
08
0.
b0 ?
b0 b
b0 j
b0 d
b0 9
b0 i
b0 n
bx 0
bx e
bx #"
b1111111111111111 N
b100 C
b100 P
b100 R
b100 V
b1111111100000000 4
b1111111100000000 _
b1111111100000000 {
b1111111100000000 }
b11 6
b11 `
b11 z
b11 |
bx [
bx \
bx ]
bx ^
b10100 $
b10100 &
b10100 )"
b10100 1
b10100 t
b10100 ""
bx =
bx a
bx v
b10000 <
b10000 Z
b10000 w
b100 D
b100 I
b100 s
b1111111111111111 E
b1111111111111111 J
b1111111111111111 r
b11 7
b11 T
b11 x
b1111111100000000 5
b1111111100000000 U
b1111111100000000 y
b10 )
b10 ~
b10 %"
b100000 (
b100000 !"
b100000 &"
1!
#300000
0!
#310000
b1111111111111111 4
b1111111111111111 _
b1111111111111111 {
b1111111111111111 }
b100 6
b100 `
b100 z
b100 |
0@
b0 C
b0 P
b0 R
b0 V
b11 )
b11 ~
b11 %"
b1111111100000000 (
b1111111100000000 !"
b1111111100000000 &"
b100 7
b100 T
b100 x
b1111111111111111 5
b1111111111111111 U
b1111111111111111 y
0A
b0 D
b0 I
b0 s
b0 E
b0 J
b0 r
b0 H
b0 M
b0 o
b10100 <
b10100 Z
b10100 w
b11000 $
b11000 &
b11000 )"
b11000 1
b11000 t
b11000 ""
1!
#320000
0!
#330000
02
b0 6
b0 `
b0 z
b0 |
b11100 $
b11100 &
b11100 )"
b11100 1
b11100 t
b11100 ""
b11000 <
b11000 Z
b11000 w
03
b0 7
b0 T
b0 x
b100 )
b100 ~
b100 %"
b1111111111111111 (
b1111111111111111 !"
b1111111111111111 &"
1!
#340000
0!
#350000
0'
b0 )
b0 ~
b0 %"
b11100 <
b11100 Z
b11100 w
b100000 $
b100000 &
b100000 )"
b100000 1
b100000 t
b100000 ""
1!
#360000
0!
#370000
b100100 $
b100100 &
b100100 )"
b100100 1
b100100 t
b100100 ""
b100000 <
b100000 Z
b100000 w
1!
#380000
0!
#390000
b100100 <
b100100 Z
b100100 w
b101000 $
b101000 &
b101000 )"
b101000 1
b101000 t
b101000 ""
1!
#400000
0!
#410000
b101100 $
b101100 &
b101100 )"
b101100 1
b101100 t
b101100 ""
b101000 <
b101000 Z
b101000 w
1!
#420000
0!
#430000
b101100 <
b101100 Z
b101100 w
b110000 $
b110000 &
b110000 )"
b110000 1
b110000 t
b110000 ""
1!
#440000
0!
#450000
b110100 $
b110100 &
b110100 )"
b110100 1
b110100 t
b110100 ""
b110000 <
b110000 Z
b110000 w
1!
#460000
0!
#470000
b110100 <
b110100 Z
b110100 w
b111000 $
b111000 &
b111000 )"
b111000 1
b111000 t
b111000 ""
1!
#480000
0!
#490000
b111100 $
b111100 &
b111100 )"
b111100 1
b111100 t
b111100 ""
b111000 <
b111000 Z
b111000 w
1!
#500000
0!
#510000
b111100 <
b111100 Z
b111100 w
b1000000 $
b1000000 &
b1000000 )"
b1000000 1
b1000000 t
b1000000 ""
1!
#520000
0!
#530000
b1000100 $
b1000100 &
b1000100 )"
b1000100 1
b1000100 t
b1000100 ""
b1000000 <
b1000000 Z
b1000000 w
1!
#540000
0!
#550000
b1000100 <
b1000100 Z
b1000100 w
b1001000 $
b1001000 &
b1001000 )"
b1001000 1
b1001000 t
b1001000 ""
1!
#560000
0!
#570000
b1001100 $
b1001100 &
b1001100 )"
b1001100 1
b1001100 t
b1001100 ""
b1001000 <
b1001000 Z
b1001000 w
1!
#580000
0!
#590000
b1001100 <
b1001100 Z
b1001100 w
b1010000 $
b1010000 &
b1010000 )"
b1010000 1
b1010000 t
b1010000 ""
1!
#600000
0!
#610000
b1010100 $
b1010100 &
b1010100 )"
b1010100 1
b1010100 t
b1010100 ""
b1010000 <
b1010000 Z
b1010000 w
1!
#620000
0!
#630000
b1010100 <
b1010100 Z
b1010100 w
b1011000 $
b1011000 &
b1011000 )"
b1011000 1
b1011000 t
b1011000 ""
1!
#640000
0!
#650000
b1011100 $
b1011100 &
b1011100 )"
b1011100 1
b1011100 t
b1011100 ""
b1011000 <
b1011000 Z
b1011000 w
1!
#660000
0!
#670000
b1011100 <
b1011100 Z
b1011100 w
b1100000 $
b1100000 &
b1100000 )"
b1100000 1
b1100000 t
b1100000 ""
1!
#680000
0!
#690000
b1100100 $
b1100100 &
b1100100 )"
b1100100 1
b1100100 t
b1100100 ""
b1100000 <
b1100000 Z
b1100000 w
1!
#700000
0!
#710000
b1100100 <
b1100100 Z
b1100100 w
b1101000 $
b1101000 &
b1101000 )"
b1101000 1
b1101000 t
b1101000 ""
1!
#720000
0!
#730000
b1101100 $
b1101100 &
b1101100 )"
b1101100 1
b1101100 t
b1101100 ""
b1101000 <
b1101000 Z
b1101000 w
1!
#740000
0!
#750000
b1101100 <
b1101100 Z
b1101100 w
b1110000 $
b1110000 &
b1110000 )"
b1110000 1
b1110000 t
b1110000 ""
1!
#760000
0!
#770000
b1110100 $
b1110100 &
b1110100 )"
b1110100 1
b1110100 t
b1110100 ""
b1110000 <
b1110000 Z
b1110000 w
1!
#780000
0!
#790000
b1110100 <
b1110100 Z
b1110100 w
b1111000 $
b1111000 &
b1111000 )"
b1111000 1
b1111000 t
b1111000 ""
1!
#800000
0!
