
Tandem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000037ec  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000008c  20000000  000037ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000ac  2000008c  00003878  0002008c  2**2
                  ALLOC
  3 .stack        00002000  20000138  00003924  0002008c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002f84e  00000000  00000000  0002010d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004359  00000000  00000000  0004f95b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00004a20  00000000  00000000  00053cb4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000568  00000000  00000000  000586d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000548  00000000  00000000  00058c3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001b868  00000000  00000000  00059184  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f54e  00000000  00000000  000749ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00089898  00000000  00000000  00083f3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000f34  00000000  00000000  0010d7d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	38 21 00 20 19 01 00 00 15 01 00 00 15 01 00 00     8!. ............
	...
      2c:	15 01 00 00 00 00 00 00 00 00 00 00 15 01 00 00     ................
      3c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      4c:	15 01 00 00 61 03 00 00 15 01 00 00 15 01 00 00     ....a...........
      5c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      6c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      7c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      8c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
      9c:	15 01 00 00 15 01 00 00 15 01 00 00 15 01 00 00     ................
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000008c 	.word	0x2000008c
      d4:	00000000 	.word	0x00000000
      d8:	000037ec 	.word	0x000037ec

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000090 	.word	0x20000090
     108:	000037ec 	.word	0x000037ec
     10c:	000037ec 	.word	0x000037ec
     110:	00000000 	.word	0x00000000

00000114 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     114:	e7fe      	b.n	114 <Dummy_Handler>
	...

00000118 <Reset_Handler>:
{
     118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     11a:	4a2a      	ldr	r2, [pc, #168]	; (1c4 <Reset_Handler+0xac>)
     11c:	4b2a      	ldr	r3, [pc, #168]	; (1c8 <Reset_Handler+0xb0>)
     11e:	429a      	cmp	r2, r3
     120:	d011      	beq.n	146 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     122:	001a      	movs	r2, r3
     124:	4b29      	ldr	r3, [pc, #164]	; (1cc <Reset_Handler+0xb4>)
     126:	429a      	cmp	r2, r3
     128:	d20d      	bcs.n	146 <Reset_Handler+0x2e>
     12a:	4a29      	ldr	r2, [pc, #164]	; (1d0 <Reset_Handler+0xb8>)
     12c:	3303      	adds	r3, #3
     12e:	1a9b      	subs	r3, r3, r2
     130:	089b      	lsrs	r3, r3, #2
     132:	3301      	adds	r3, #1
     134:	009b      	lsls	r3, r3, #2
     136:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     138:	4823      	ldr	r0, [pc, #140]	; (1c8 <Reset_Handler+0xb0>)
     13a:	4922      	ldr	r1, [pc, #136]	; (1c4 <Reset_Handler+0xac>)
     13c:	588c      	ldr	r4, [r1, r2]
     13e:	5084      	str	r4, [r0, r2]
     140:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     142:	429a      	cmp	r2, r3
     144:	d1fa      	bne.n	13c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     146:	4a23      	ldr	r2, [pc, #140]	; (1d4 <Reset_Handler+0xbc>)
     148:	4b23      	ldr	r3, [pc, #140]	; (1d8 <Reset_Handler+0xc0>)
     14a:	429a      	cmp	r2, r3
     14c:	d20a      	bcs.n	164 <Reset_Handler+0x4c>
     14e:	43d3      	mvns	r3, r2
     150:	4921      	ldr	r1, [pc, #132]	; (1d8 <Reset_Handler+0xc0>)
     152:	185b      	adds	r3, r3, r1
     154:	2103      	movs	r1, #3
     156:	438b      	bics	r3, r1
     158:	3304      	adds	r3, #4
     15a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     15c:	2100      	movs	r1, #0
     15e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     160:	4293      	cmp	r3, r2
     162:	d1fc      	bne.n	15e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     164:	4a1d      	ldr	r2, [pc, #116]	; (1dc <Reset_Handler+0xc4>)
     166:	21ff      	movs	r1, #255	; 0xff
     168:	4b1d      	ldr	r3, [pc, #116]	; (1e0 <Reset_Handler+0xc8>)
     16a:	438b      	bics	r3, r1
     16c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     16e:	39fd      	subs	r1, #253	; 0xfd
     170:	2390      	movs	r3, #144	; 0x90
     172:	005b      	lsls	r3, r3, #1
     174:	4a1b      	ldr	r2, [pc, #108]	; (1e4 <Reset_Handler+0xcc>)
     176:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     178:	4a1b      	ldr	r2, [pc, #108]	; (1e8 <Reset_Handler+0xd0>)
     17a:	78d3      	ldrb	r3, [r2, #3]
     17c:	2503      	movs	r5, #3
     17e:	43ab      	bics	r3, r5
     180:	2402      	movs	r4, #2
     182:	4323      	orrs	r3, r4
     184:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     186:	78d3      	ldrb	r3, [r2, #3]
     188:	270c      	movs	r7, #12
     18a:	43bb      	bics	r3, r7
     18c:	2608      	movs	r6, #8
     18e:	4333      	orrs	r3, r6
     190:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     192:	4b16      	ldr	r3, [pc, #88]	; (1ec <Reset_Handler+0xd4>)
     194:	7b98      	ldrb	r0, [r3, #14]
     196:	2230      	movs	r2, #48	; 0x30
     198:	4390      	bics	r0, r2
     19a:	2220      	movs	r2, #32
     19c:	4310      	orrs	r0, r2
     19e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     1a0:	7b99      	ldrb	r1, [r3, #14]
     1a2:	43b9      	bics	r1, r7
     1a4:	4331      	orrs	r1, r6
     1a6:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     1a8:	7b9a      	ldrb	r2, [r3, #14]
     1aa:	43aa      	bics	r2, r5
     1ac:	4322      	orrs	r2, r4
     1ae:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     1b0:	4a0f      	ldr	r2, [pc, #60]	; (1f0 <Reset_Handler+0xd8>)
     1b2:	6853      	ldr	r3, [r2, #4]
     1b4:	2180      	movs	r1, #128	; 0x80
     1b6:	430b      	orrs	r3, r1
     1b8:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     1ba:	4b0e      	ldr	r3, [pc, #56]	; (1f4 <Reset_Handler+0xdc>)
     1bc:	4798      	blx	r3
        main();
     1be:	4b0e      	ldr	r3, [pc, #56]	; (1f8 <Reset_Handler+0xe0>)
     1c0:	4798      	blx	r3
     1c2:	e7fe      	b.n	1c2 <Reset_Handler+0xaa>
     1c4:	000037ec 	.word	0x000037ec
     1c8:	20000000 	.word	0x20000000
     1cc:	2000008c 	.word	0x2000008c
     1d0:	20000004 	.word	0x20000004
     1d4:	2000008c 	.word	0x2000008c
     1d8:	20000138 	.word	0x20000138
     1dc:	e000ed00 	.word	0xe000ed00
     1e0:	00000000 	.word	0x00000000
     1e4:	41007000 	.word	0x41007000
     1e8:	41005000 	.word	0x41005000
     1ec:	41004800 	.word	0x41004800
     1f0:	41004000 	.word	0x41004000
     1f4:	000034c5 	.word	0x000034c5
     1f8:	00001765 	.word	0x00001765

000001fc <_i2c_slave_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     1fc:	6801      	ldr	r1, [r0, #0]

	/* Return sync status */
#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
     1fe:	2203      	movs	r2, #3
     200:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_slave_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_slave_is_syncing(module)) {
     202:	421a      	tst	r2, r3
     204:	d1fc      	bne.n	200 <_i2c_slave_wait_for_sync+0x4>
		/* Wait for I<SUP>2</SUP>C module to sync */
	}
}
     206:	4770      	bx	lr

00000208 <master_election>:
#include "interrupt.h"
#include <stdbool.h>

// Election du maitre
bool master_election()
{
     208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     20a:	4c14      	ldr	r4, [pc, #80]	; (25c <master_election+0x54>)
     20c:	6825      	ldr	r5, [r4, #0]
	/* Disable global interrupt for module */
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
#endif

	/* Wait for module to sync */
	_i2c_slave_wait_for_sync(module);
     20e:	0020      	movs	r0, r4
     210:	4f13      	ldr	r7, [pc, #76]	; (260 <master_election+0x58>)
     212:	47b8      	blx	r7

	/* Disable module */
	i2c_hw->CTRLA.reg &= ~SERCOM_I2CS_CTRLA_ENABLE;
     214:	682b      	ldr	r3, [r5, #0]
     216:	2602      	movs	r6, #2
     218:	43b3      	bics	r3, r6
     21a:	602b      	str	r3, [r5, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     21c:	6825      	ldr	r5, [r4, #0]
	_i2c_slave_wait_for_sync(module);
     21e:	0020      	movs	r0, r4
     220:	47b8      	blx	r7
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
     222:	682b      	ldr	r3, [r5, #0]
     224:	4333      	orrs	r3, r6
     226:	602b      	str	r3, [r5, #0]
	i2c_slave_disable(&i2c_slave_instance);
	i2c_slave_enable(&i2c_slave_instance);
	configure_i2c_slave();	
     228:	4b0e      	ldr	r3, [pc, #56]	; (264 <master_election+0x5c>)
     22a:	4798      	blx	r3
	bool i_am_master = false;
	enum i2c_slave_direction dir = i2c_slave_get_direction_wait(&i2c_slave_instance);
     22c:	0020      	movs	r0, r4
     22e:	4b0e      	ldr	r3, [pc, #56]	; (268 <master_election+0x60>)
     230:	4798      	blx	r3
	
	if(dir == I2C_SLAVE_DIRECTION_NONE)
     232:	2802      	cmp	r0, #2
     234:	d003      	beq.n	23e <master_election+0x36>
		configure_i2c_master();
		i_am_master = true;
	}	
	else
	{
		init_irq_pin();
     236:	4b0d      	ldr	r3, [pc, #52]	; (26c <master_election+0x64>)
     238:	4798      	blx	r3
	bool i_am_master = false;
     23a:	2000      	movs	r0, #0
	}
	return i_am_master;
}
     23c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		init_irq_interrupt();
     23e:	4b0c      	ldr	r3, [pc, #48]	; (270 <master_election+0x68>)
     240:	4798      	blx	r3
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     242:	4806      	ldr	r0, [pc, #24]	; (25c <master_election+0x54>)
     244:	6804      	ldr	r4, [r0, #0]
	_i2c_slave_wait_for_sync(module);
     246:	4b06      	ldr	r3, [pc, #24]	; (260 <master_election+0x58>)
     248:	4798      	blx	r3
	i2c_hw->CTRLA.reg &= ~SERCOM_I2CS_CTRLA_ENABLE;
     24a:	6823      	ldr	r3, [r4, #0]
     24c:	2202      	movs	r2, #2
     24e:	4393      	bics	r3, r2
     250:	6023      	str	r3, [r4, #0]
		configure_i2c_master();
     252:	4b08      	ldr	r3, [pc, #32]	; (274 <master_election+0x6c>)
     254:	4798      	blx	r3
		i_am_master = true;
     256:	2001      	movs	r0, #1
     258:	e7f0      	b.n	23c <master_election+0x34>
     25a:	46c0      	nop			; (mov r8, r8)
     25c:	20000128 	.word	0x20000128
     260:	000001fd 	.word	0x000001fd
     264:	000015a5 	.word	0x000015a5
     268:	00000bc9 	.word	0x00000bc9
     26c:	00001689 	.word	0x00001689
     270:	00001639 	.word	0x00001639
     274:	00001511 	.word	0x00001511

00000278 <send_master>:

// Envoi du maitre a l'esclave
void send_master(enum messages msg_type, uint8_t data)
{
     278:	b570      	push	{r4, r5, r6, lr}
	write_buffer_master[MSG_TYPE] = msg_type;
     27a:	4b07      	ldr	r3, [pc, #28]	; (298 <send_master+0x20>)
     27c:	7018      	strb	r0, [r3, #0]
	write_buffer_master[DATA] = data;
     27e:	7059      	strb	r1, [r3, #1]
	packet_master.data = write_buffer_master;
     280:	4a06      	ldr	r2, [pc, #24]	; (29c <send_master+0x24>)
     282:	6053      	str	r3, [r2, #4]
	enum status_code status = STATUS_BUSY;
	while (status != STATUS_OK)
	{
		status = i2c_master_write_packet_wait(&i2c_master_instance, &packet_master);
     284:	0016      	movs	r6, r2
     286:	4d06      	ldr	r5, [pc, #24]	; (2a0 <send_master+0x28>)
     288:	4c06      	ldr	r4, [pc, #24]	; (2a4 <send_master+0x2c>)
     28a:	0031      	movs	r1, r6
     28c:	0028      	movs	r0, r5
     28e:	47a0      	blx	r4
	while (status != STATUS_OK)
     290:	2800      	cmp	r0, #0
     292:	d1fa      	bne.n	28a <send_master+0x12>
	}
}
     294:	bd70      	pop	{r4, r5, r6, pc}
     296:	46c0      	nop			; (mov r8, r8)
     298:	20000024 	.word	0x20000024
     29c:	2000000c 	.word	0x2000000c
     2a0:	2000011c 	.word	0x2000011c
     2a4:	00000909 	.word	0x00000909

000002a8 <unique_id>:
#include "Slave.h"

// Recuperation d'un identifiant unique par carte
unsigned int unique_id(void)
{
	uint32_t word0 = *(volatile uint32_t *)WORD0_ADDRESS;
     2a8:	4b04      	ldr	r3, [pc, #16]	; (2bc <unique_id+0x14>)
     2aa:	681b      	ldr	r3, [r3, #0]
	uint32_t word1 = *(volatile uint32_t *)WORD1_ADDRESS;
     2ac:	4b04      	ldr	r3, [pc, #16]	; (2c0 <unique_id+0x18>)
     2ae:	6818      	ldr	r0, [r3, #0]
	uint32_t word2 = *(volatile uint32_t *)WORD2_ADDRESS;
     2b0:	4b04      	ldr	r3, [pc, #16]	; (2c4 <unique_id+0x1c>)
     2b2:	681b      	ldr	r3, [r3, #0]
	uint32_t word3 = *(volatile uint32_t *)WORD3_ADDRESS;
     2b4:	4b04      	ldr	r3, [pc, #16]	; (2c8 <unique_id+0x20>)
     2b6:	681b      	ldr	r3, [r3, #0]

	uint64_t high_part = ((uint64_t)word0 << 32) | word1;
	uint64_t low_part = ((uint64_t)word2 << 32) | word3;

	unsigned int id = (unsigned int)high_part ^ (unsigned int)low_part;
     2b8:	4058      	eors	r0, r3
	
	return id;
}
     2ba:	4770      	bx	lr
     2bc:	0080a00c 	.word	0x0080a00c
     2c0:	0080a040 	.word	0x0080a040
     2c4:	0080a044 	.word	0x0080a044
     2c8:	0080a048 	.word	0x0080a048

000002cc <read_slave>:

// Lecture de la part de l'esclave
void read_slave(enum messages msg_type)
{
     2cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     2ce:	0005      	movs	r5, r0
	packet_slave.data = read_buffer_slave;
     2d0:	4b08      	ldr	r3, [pc, #32]	; (2f4 <read_slave+0x28>)
     2d2:	4a09      	ldr	r2, [pc, #36]	; (2f8 <read_slave+0x2c>)
     2d4:	6053      	str	r3, [r2, #4]
	while (packet_slave.data[MSG_TYPE] != msg_type)
     2d6:	781b      	ldrb	r3, [r3, #0]
     2d8:	4283      	cmp	r3, r0
     2da:	d009      	beq.n	2f0 <read_slave+0x24>
	{
		i2c_slave_read_packet_wait(&i2c_slave_instance, &packet_slave);
     2dc:	0014      	movs	r4, r2
     2de:	4e07      	ldr	r6, [pc, #28]	; (2fc <read_slave+0x30>)
     2e0:	4f07      	ldr	r7, [pc, #28]	; (300 <read_slave+0x34>)
     2e2:	0021      	movs	r1, r4
     2e4:	0030      	movs	r0, r6
     2e6:	47b8      	blx	r7
	while (packet_slave.data[MSG_TYPE] != msg_type)
     2e8:	6863      	ldr	r3, [r4, #4]
     2ea:	781b      	ldrb	r3, [r3, #0]
     2ec:	42ab      	cmp	r3, r5
     2ee:	d1f8      	bne.n	2e2 <read_slave+0x16>
	}
}
     2f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	20000020 	.word	0x20000020
     2f8:	20000018 	.word	0x20000018
     2fc:	20000128 	.word	0x20000128
     300:	00000ab1 	.word	0x00000ab1

00000304 <empty_read_buffer_slave>:

// Vidage du buffer de lecture de l'esclave
void empty_read_buffer_slave(void)
{
	read_buffer_slave[DATA] = NO_DATA;
     304:	4b02      	ldr	r3, [pc, #8]	; (310 <empty_read_buffer_slave+0xc>)
     306:	22ff      	movs	r2, #255	; 0xff
     308:	705a      	strb	r2, [r3, #1]
	read_buffer_slave[MSG_TYPE] = NO_DATA;
     30a:	701a      	strb	r2, [r3, #0]
}
     30c:	4770      	bx	lr
     30e:	46c0      	nop			; (mov r8, r8)
     310:	20000020 	.word	0x20000020

00000314 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     314:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     316:	2a00      	cmp	r2, #0
     318:	d001      	beq.n	31e <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     31a:	0018      	movs	r0, r3
     31c:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     31e:	008b      	lsls	r3, r1, #2
     320:	4a06      	ldr	r2, [pc, #24]	; (33c <extint_register_callback+0x28>)
     322:	589b      	ldr	r3, [r3, r2]
     324:	2b00      	cmp	r3, #0
     326:	d003      	beq.n	330 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     328:	4283      	cmp	r3, r0
     32a:	d005      	beq.n	338 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     32c:	231d      	movs	r3, #29
     32e:	e7f4      	b.n	31a <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     330:	0089      	lsls	r1, r1, #2
     332:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     334:	2300      	movs	r3, #0
     336:	e7f0      	b.n	31a <extint_register_callback+0x6>
		return STATUS_OK;
     338:	2300      	movs	r3, #0
     33a:	e7ee      	b.n	31a <extint_register_callback+0x6>
     33c:	200000dc 	.word	0x200000dc

00000340 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     340:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     342:	2900      	cmp	r1, #0
     344:	d001      	beq.n	34a <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     346:	0018      	movs	r0, r3
     348:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     34a:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     34c:	281f      	cmp	r0, #31
     34e:	d800      	bhi.n	352 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     350:	4a02      	ldr	r2, [pc, #8]	; (35c <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     352:	2301      	movs	r3, #1
     354:	4083      	lsls	r3, r0
     356:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     358:	2300      	movs	r3, #0
     35a:	e7f4      	b.n	346 <extint_chan_enable_callback+0x6>
     35c:	40001800 	.word	0x40001800

00000360 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     360:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     362:	2200      	movs	r2, #0
     364:	4b10      	ldr	r3, [pc, #64]	; (3a8 <EIC_Handler+0x48>)
     366:	701a      	strb	r2, [r3, #0]
     368:	2300      	movs	r3, #0
     36a:	4910      	ldr	r1, [pc, #64]	; (3ac <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     36c:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     36e:	4e10      	ldr	r6, [pc, #64]	; (3b0 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     370:	4c0d      	ldr	r4, [pc, #52]	; (3a8 <EIC_Handler+0x48>)
     372:	e00a      	b.n	38a <EIC_Handler+0x2a>
		return eics[eic_index];
     374:	490d      	ldr	r1, [pc, #52]	; (3ac <EIC_Handler+0x4c>)
     376:	e008      	b.n	38a <EIC_Handler+0x2a>
     378:	7823      	ldrb	r3, [r4, #0]
     37a:	3301      	adds	r3, #1
     37c:	b2db      	uxtb	r3, r3
     37e:	7023      	strb	r3, [r4, #0]
     380:	2b0f      	cmp	r3, #15
     382:	d810      	bhi.n	3a6 <EIC_Handler+0x46>
		return NULL;
     384:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     386:	2b1f      	cmp	r3, #31
     388:	d9f4      	bls.n	374 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     38a:	0028      	movs	r0, r5
     38c:	4018      	ands	r0, r3
     38e:	2201      	movs	r2, #1
     390:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     392:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     394:	4210      	tst	r0, r2
     396:	d0ef      	beq.n	378 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     398:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     39a:	009b      	lsls	r3, r3, #2
     39c:	599b      	ldr	r3, [r3, r6]
     39e:	2b00      	cmp	r3, #0
     3a0:	d0ea      	beq.n	378 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     3a2:	4798      	blx	r3
     3a4:	e7e8      	b.n	378 <EIC_Handler+0x18>
			}
		}
	}
}
     3a6:	bd70      	pop	{r4, r5, r6, pc}
     3a8:	200000d8 	.word	0x200000d8
     3ac:	40001800 	.word	0x40001800
     3b0:	200000dc 	.word	0x200000dc

000003b4 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     3b4:	4a04      	ldr	r2, [pc, #16]	; (3c8 <_extint_enable+0x14>)
     3b6:	7813      	ldrb	r3, [r2, #0]
     3b8:	2102      	movs	r1, #2
     3ba:	430b      	orrs	r3, r1
     3bc:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     3be:	7853      	ldrb	r3, [r2, #1]
     3c0:	b25b      	sxtb	r3, r3
     3c2:	2b00      	cmp	r3, #0
     3c4:	dbfb      	blt.n	3be <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     3c6:	4770      	bx	lr
     3c8:	40001800 	.word	0x40001800

000003cc <_system_extint_init>:
{
     3cc:	b500      	push	{lr}
     3ce:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     3d0:	4a12      	ldr	r2, [pc, #72]	; (41c <_system_extint_init+0x50>)
     3d2:	6993      	ldr	r3, [r2, #24]
     3d4:	2140      	movs	r1, #64	; 0x40
     3d6:	430b      	orrs	r3, r1
     3d8:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     3da:	a901      	add	r1, sp, #4
     3dc:	2300      	movs	r3, #0
     3de:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     3e0:	2005      	movs	r0, #5
     3e2:	4b0f      	ldr	r3, [pc, #60]	; (420 <_system_extint_init+0x54>)
     3e4:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     3e6:	2005      	movs	r0, #5
     3e8:	4b0e      	ldr	r3, [pc, #56]	; (424 <_system_extint_init+0x58>)
     3ea:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     3ec:	4a0e      	ldr	r2, [pc, #56]	; (428 <_system_extint_init+0x5c>)
     3ee:	7813      	ldrb	r3, [r2, #0]
     3f0:	2101      	movs	r1, #1
     3f2:	430b      	orrs	r3, r1
     3f4:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     3f6:	7853      	ldrb	r3, [r2, #1]
     3f8:	b25b      	sxtb	r3, r3
     3fa:	2b00      	cmp	r3, #0
     3fc:	dbfb      	blt.n	3f6 <_system_extint_init+0x2a>
     3fe:	4b0b      	ldr	r3, [pc, #44]	; (42c <_system_extint_init+0x60>)
     400:	0019      	movs	r1, r3
     402:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     404:	2200      	movs	r2, #0
     406:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     408:	4299      	cmp	r1, r3
     40a:	d1fc      	bne.n	406 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     40c:	2210      	movs	r2, #16
     40e:	4b08      	ldr	r3, [pc, #32]	; (430 <_system_extint_init+0x64>)
     410:	601a      	str	r2, [r3, #0]
	_extint_enable();
     412:	4b08      	ldr	r3, [pc, #32]	; (434 <_system_extint_init+0x68>)
     414:	4798      	blx	r3
}
     416:	b003      	add	sp, #12
     418:	bd00      	pop	{pc}
     41a:	46c0      	nop			; (mov r8, r8)
     41c:	40000400 	.word	0x40000400
     420:	00001395 	.word	0x00001395
     424:	00001309 	.word	0x00001309
     428:	40001800 	.word	0x40001800
     42c:	200000dc 	.word	0x200000dc
     430:	e000e100 	.word	0xe000e100
     434:	000003b5 	.word	0x000003b5

00000438 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     438:	2300      	movs	r3, #0
     43a:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     43c:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     43e:	2201      	movs	r2, #1
     440:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     442:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     444:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     446:	3302      	adds	r3, #2
     448:	72c3      	strb	r3, [r0, #11]
}
     44a:	4770      	bx	lr

0000044c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     44c:	b5f0      	push	{r4, r5, r6, r7, lr}
     44e:	b083      	sub	sp, #12
     450:	0005      	movs	r5, r0
     452:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     454:	a901      	add	r1, sp, #4
     456:	2300      	movs	r3, #0
     458:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     45a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     45c:	7923      	ldrb	r3, [r4, #4]
     45e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     460:	7a23      	ldrb	r3, [r4, #8]
     462:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     464:	7820      	ldrb	r0, [r4, #0]
     466:	4b15      	ldr	r3, [pc, #84]	; (4bc <extint_chan_set_config+0x70>)
     468:	4798      	blx	r3
		return NULL;
     46a:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     46c:	2d1f      	cmp	r5, #31
     46e:	d800      	bhi.n	472 <extint_chan_set_config+0x26>
		return eics[eic_index];
     470:	4813      	ldr	r0, [pc, #76]	; (4c0 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     472:	2207      	movs	r2, #7
     474:	402a      	ands	r2, r5
     476:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     478:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     47a:	7aa3      	ldrb	r3, [r4, #10]
     47c:	2b00      	cmp	r3, #0
     47e:	d001      	beq.n	484 <extint_chan_set_config+0x38>
     480:	2308      	movs	r3, #8
     482:	431f      	orrs	r7, r3
     484:	08eb      	lsrs	r3, r5, #3
     486:	009b      	lsls	r3, r3, #2
     488:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     48a:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     48c:	260f      	movs	r6, #15
     48e:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     490:	43b1      	bics	r1, r6
			(new_config << config_pos);
     492:	4097      	lsls	r7, r2
     494:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     496:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     498:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     49a:	7a63      	ldrb	r3, [r4, #9]
     49c:	2b00      	cmp	r3, #0
     49e:	d106      	bne.n	4ae <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     4a0:	6943      	ldr	r3, [r0, #20]
     4a2:	2201      	movs	r2, #1
     4a4:	40aa      	lsls	r2, r5
     4a6:	4393      	bics	r3, r2
     4a8:	6143      	str	r3, [r0, #20]
	}
}
     4aa:	b003      	add	sp, #12
     4ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     4ae:	6942      	ldr	r2, [r0, #20]
     4b0:	2301      	movs	r3, #1
     4b2:	40ab      	lsls	r3, r5
     4b4:	4313      	orrs	r3, r2
     4b6:	6143      	str	r3, [r0, #20]
     4b8:	e7f7      	b.n	4aa <extint_chan_set_config+0x5e>
     4ba:	46c0      	nop			; (mov r8, r8)
     4bc:	0000148d 	.word	0x0000148d
     4c0:	40001800 	.word	0x40001800

000004c4 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     4c4:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     4c6:	2207      	movs	r2, #7
     4c8:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     4ca:	421a      	tst	r2, r3
     4cc:	d1fc      	bne.n	4c8 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     4ce:	4770      	bx	lr

000004d0 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     4d0:	b5f0      	push	{r4, r5, r6, r7, lr}
     4d2:	46d6      	mov	lr, sl
     4d4:	464f      	mov	r7, r9
     4d6:	4646      	mov	r6, r8
     4d8:	b5c0      	push	{r6, r7, lr}
     4da:	b08a      	sub	sp, #40	; 0x28
     4dc:	0006      	movs	r6, r0
     4de:	000f      	movs	r7, r1
     4e0:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     4e2:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     4e4:	0008      	movs	r0, r1
     4e6:	4b97      	ldr	r3, [pc, #604]	; (744 <i2c_master_init+0x274>)
     4e8:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     4ea:	4a97      	ldr	r2, [pc, #604]	; (748 <i2c_master_init+0x278>)
     4ec:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     4ee:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     4f0:	2301      	movs	r3, #1
     4f2:	40ab      	lsls	r3, r5
     4f4:	430b      	orrs	r3, r1
     4f6:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     4f8:	a909      	add	r1, sp, #36	; 0x24
     4fa:	7b23      	ldrb	r3, [r4, #12]
     4fc:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     4fe:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     500:	b2c5      	uxtb	r5, r0
     502:	0028      	movs	r0, r5
     504:	4b91      	ldr	r3, [pc, #580]	; (74c <i2c_master_init+0x27c>)
     506:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     508:	0028      	movs	r0, r5
     50a:	4b91      	ldr	r3, [pc, #580]	; (750 <i2c_master_init+0x280>)
     50c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     50e:	7b20      	ldrb	r0, [r4, #12]
     510:	2100      	movs	r1, #0
     512:	4b90      	ldr	r3, [pc, #576]	; (754 <i2c_master_init+0x284>)
     514:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     516:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     518:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     51a:	079b      	lsls	r3, r3, #30
     51c:	d505      	bpl.n	52a <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     51e:	b00a      	add	sp, #40	; 0x28
     520:	bc1c      	pop	{r2, r3, r4}
     522:	4690      	mov	r8, r2
     524:	4699      	mov	r9, r3
     526:	46a2      	mov	sl, r4
     528:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     52a:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     52c:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     52e:	07db      	lsls	r3, r3, #31
     530:	d4f5      	bmi.n	51e <i2c_master_init+0x4e>
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     532:	2314      	movs	r3, #20
     534:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     536:	6833      	ldr	r3, [r6, #0]
     538:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     53a:	0018      	movs	r0, r3
     53c:	4b81      	ldr	r3, [pc, #516]	; (744 <i2c_master_init+0x274>)
     53e:	4798      	blx	r3
     540:	0005      	movs	r5, r0
	config->mux_position = SYSTEM_PINMUX_GPIO;
     542:	2380      	movs	r3, #128	; 0x80
     544:	aa08      	add	r2, sp, #32
     546:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     548:	2300      	movs	r3, #0
     54a:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     54c:	2201      	movs	r2, #1
     54e:	a908      	add	r1, sp, #32
     550:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     552:	70cb      	strb	r3, [r1, #3]
	uint32_t pad0 = config->pinmux_pad0;
     554:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     556:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     558:	2800      	cmp	r0, #0
     55a:	d100      	bne.n	55e <i2c_master_init+0x8e>
     55c:	e0af      	b.n	6be <i2c_master_init+0x1ee>
	pin_conf.mux_position = pad0 & 0xFFFF;
     55e:	ab08      	add	r3, sp, #32
     560:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     562:	2302      	movs	r3, #2
     564:	aa08      	add	r2, sp, #32
     566:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     568:	0c00      	lsrs	r0, r0, #16
     56a:	b2c0      	uxtb	r0, r0
     56c:	0011      	movs	r1, r2
     56e:	4b7a      	ldr	r3, [pc, #488]	; (758 <i2c_master_init+0x288>)
     570:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     572:	2f00      	cmp	r7, #0
     574:	d100      	bne.n	578 <i2c_master_init+0xa8>
     576:	e0a7      	b.n	6c8 <i2c_master_init+0x1f8>
	pin_conf.mux_position = pad1 & 0xFFFF;
     578:	ab08      	add	r3, sp, #32
     57a:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     57c:	2302      	movs	r3, #2
     57e:	aa08      	add	r2, sp, #32
     580:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     582:	0c3f      	lsrs	r7, r7, #16
     584:	b2f8      	uxtb	r0, r7
     586:	0011      	movs	r1, r2
     588:	4b73      	ldr	r3, [pc, #460]	; (758 <i2c_master_init+0x288>)
     58a:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     58c:	8aa3      	ldrh	r3, [r4, #20]
     58e:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     590:	8ae3      	ldrh	r3, [r4, #22]
     592:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     594:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     596:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     598:	2b00      	cmp	r3, #0
     59a:	d104      	bne.n	5a6 <i2c_master_init+0xd6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     59c:	4b6f      	ldr	r3, [pc, #444]	; (75c <i2c_master_init+0x28c>)
     59e:	789b      	ldrb	r3, [r3, #2]
     5a0:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     5a2:	0fdb      	lsrs	r3, r3, #31
     5a4:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     5a6:	68a1      	ldr	r1, [r4, #8]
     5a8:	6923      	ldr	r3, [r4, #16]
     5aa:	430b      	orrs	r3, r1
     5ac:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     5ae:	2224      	movs	r2, #36	; 0x24
     5b0:	5ca2      	ldrb	r2, [r4, r2]
     5b2:	2a00      	cmp	r2, #0
     5b4:	d002      	beq.n	5bc <i2c_master_init+0xec>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     5b6:	2280      	movs	r2, #128	; 0x80
     5b8:	05d2      	lsls	r2, r2, #23
     5ba:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     5bc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     5be:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     5c0:	222c      	movs	r2, #44	; 0x2c
     5c2:	5ca2      	ldrb	r2, [r4, r2]
     5c4:	2a00      	cmp	r2, #0
     5c6:	d103      	bne.n	5d0 <i2c_master_init+0x100>
     5c8:	2280      	movs	r2, #128	; 0x80
     5ca:	0492      	lsls	r2, r2, #18
     5cc:	4291      	cmp	r1, r2
     5ce:	d102      	bne.n	5d6 <i2c_master_init+0x106>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     5d0:	2280      	movs	r2, #128	; 0x80
     5d2:	0512      	lsls	r2, r2, #20
     5d4:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     5d6:	222d      	movs	r2, #45	; 0x2d
     5d8:	5ca2      	ldrb	r2, [r4, r2]
     5da:	2a00      	cmp	r2, #0
     5dc:	d002      	beq.n	5e4 <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     5de:	2280      	movs	r2, #128	; 0x80
     5e0:	0412      	lsls	r2, r2, #16
     5e2:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     5e4:	222e      	movs	r2, #46	; 0x2e
     5e6:	5ca2      	ldrb	r2, [r4, r2]
     5e8:	2a00      	cmp	r2, #0
     5ea:	d002      	beq.n	5f2 <i2c_master_init+0x122>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     5ec:	2280      	movs	r2, #128	; 0x80
     5ee:	03d2      	lsls	r2, r2, #15
     5f0:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     5f2:	4642      	mov	r2, r8
     5f4:	6812      	ldr	r2, [r2, #0]
     5f6:	4313      	orrs	r3, r2
     5f8:	4642      	mov	r2, r8
     5fa:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     5fc:	2380      	movs	r3, #128	; 0x80
     5fe:	005b      	lsls	r3, r3, #1
     600:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     602:	0028      	movs	r0, r5
     604:	3014      	adds	r0, #20
     606:	b2c0      	uxtb	r0, r0
     608:	4b55      	ldr	r3, [pc, #340]	; (760 <i2c_master_init+0x290>)
     60a:	4798      	blx	r3
     60c:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     60e:	23fa      	movs	r3, #250	; 0xfa
     610:	009b      	lsls	r3, r3, #2
     612:	6822      	ldr	r2, [r4, #0]
     614:	435a      	muls	r2, r3
     616:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     618:	6863      	ldr	r3, [r4, #4]
     61a:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     61c:	4d51      	ldr	r5, [pc, #324]	; (764 <i2c_master_init+0x294>)
     61e:	47a8      	blx	r5
     620:	9000      	str	r0, [sp, #0]
     622:	9101      	str	r1, [sp, #4]
     624:	464b      	mov	r3, r9
     626:	0058      	lsls	r0, r3, #1
     628:	47a8      	blx	r5
     62a:	9002      	str	r0, [sp, #8]
     62c:	9103      	str	r1, [sp, #12]
     62e:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     630:	47a8      	blx	r5
     632:	9004      	str	r0, [sp, #16]
     634:	9105      	str	r1, [sp, #20]
     636:	4f4c      	ldr	r7, [pc, #304]	; (768 <i2c_master_init+0x298>)
     638:	4a4c      	ldr	r2, [pc, #304]	; (76c <i2c_master_init+0x29c>)
     63a:	4b4d      	ldr	r3, [pc, #308]	; (770 <i2c_master_init+0x2a0>)
     63c:	9800      	ldr	r0, [sp, #0]
     63e:	9901      	ldr	r1, [sp, #4]
     640:	47b8      	blx	r7
     642:	0002      	movs	r2, r0
     644:	000b      	movs	r3, r1
     646:	9804      	ldr	r0, [sp, #16]
     648:	9905      	ldr	r1, [sp, #20]
     64a:	47b8      	blx	r7
     64c:	4e49      	ldr	r6, [pc, #292]	; (774 <i2c_master_init+0x2a4>)
     64e:	2200      	movs	r2, #0
     650:	4b49      	ldr	r3, [pc, #292]	; (778 <i2c_master_init+0x2a8>)
     652:	47b0      	blx	r6
     654:	9004      	str	r0, [sp, #16]
     656:	9105      	str	r1, [sp, #20]
     658:	4648      	mov	r0, r9
     65a:	47a8      	blx	r5
     65c:	0002      	movs	r2, r0
     65e:	000b      	movs	r3, r1
     660:	9804      	ldr	r0, [sp, #16]
     662:	9905      	ldr	r1, [sp, #20]
     664:	47b8      	blx	r7
     666:	0002      	movs	r2, r0
     668:	000b      	movs	r3, r1
     66a:	4d44      	ldr	r5, [pc, #272]	; (77c <i2c_master_init+0x2ac>)
     66c:	9800      	ldr	r0, [sp, #0]
     66e:	9901      	ldr	r1, [sp, #4]
     670:	47a8      	blx	r5
     672:	9a02      	ldr	r2, [sp, #8]
     674:	9b03      	ldr	r3, [sp, #12]
     676:	47b0      	blx	r6
     678:	2200      	movs	r2, #0
     67a:	4b41      	ldr	r3, [pc, #260]	; (780 <i2c_master_init+0x2b0>)
     67c:	47a8      	blx	r5
     67e:	9a02      	ldr	r2, [sp, #8]
     680:	9b03      	ldr	r3, [sp, #12]
     682:	4d40      	ldr	r5, [pc, #256]	; (784 <i2c_master_init+0x2b4>)
     684:	47a8      	blx	r5
     686:	4b40      	ldr	r3, [pc, #256]	; (788 <i2c_master_init+0x2b8>)
     688:	4798      	blx	r3
     68a:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     68c:	2380      	movs	r3, #128	; 0x80
     68e:	049b      	lsls	r3, r3, #18
     690:	68a2      	ldr	r2, [r4, #8]
     692:	429a      	cmp	r2, r3
     694:	d01e      	beq.n	6d4 <i2c_master_init+0x204>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     696:	0003      	movs	r3, r0
     698:	2040      	movs	r0, #64	; 0x40
     69a:	2dff      	cmp	r5, #255	; 0xff
     69c:	d900      	bls.n	6a0 <i2c_master_init+0x1d0>
     69e:	e73e      	b.n	51e <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     6a0:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     6a2:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     6a4:	25ff      	movs	r5, #255	; 0xff
     6a6:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     6a8:	0624      	lsls	r4, r4, #24
     6aa:	4325      	orrs	r5, r4
     6ac:	0400      	lsls	r0, r0, #16
     6ae:	23ff      	movs	r3, #255	; 0xff
     6b0:	041b      	lsls	r3, r3, #16
     6b2:	4018      	ands	r0, r3
     6b4:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     6b6:	4643      	mov	r3, r8
     6b8:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     6ba:	2000      	movs	r0, #0
     6bc:	e72f      	b.n	51e <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     6be:	2100      	movs	r1, #0
     6c0:	4640      	mov	r0, r8
     6c2:	4b32      	ldr	r3, [pc, #200]	; (78c <i2c_master_init+0x2bc>)
     6c4:	4798      	blx	r3
     6c6:	e74a      	b.n	55e <i2c_master_init+0x8e>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     6c8:	2101      	movs	r1, #1
     6ca:	4640      	mov	r0, r8
     6cc:	4b2f      	ldr	r3, [pc, #188]	; (78c <i2c_master_init+0x2bc>)
     6ce:	4798      	blx	r3
     6d0:	0007      	movs	r7, r0
     6d2:	e751      	b.n	578 <i2c_master_init+0xa8>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     6d4:	26fa      	movs	r6, #250	; 0xfa
     6d6:	00b6      	lsls	r6, r6, #2
     6d8:	4653      	mov	r3, sl
     6da:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     6dc:	9800      	ldr	r0, [sp, #0]
     6de:	9901      	ldr	r1, [sp, #4]
     6e0:	0002      	movs	r2, r0
     6e2:	000b      	movs	r3, r1
     6e4:	4c23      	ldr	r4, [pc, #140]	; (774 <i2c_master_init+0x2a4>)
     6e6:	47a0      	blx	r4
     6e8:	9000      	str	r0, [sp, #0]
     6ea:	9101      	str	r1, [sp, #4]
     6ec:	0030      	movs	r0, r6
     6ee:	4b1d      	ldr	r3, [pc, #116]	; (764 <i2c_master_init+0x294>)
     6f0:	4798      	blx	r3
     6f2:	2200      	movs	r2, #0
     6f4:	4b26      	ldr	r3, [pc, #152]	; (790 <i2c_master_init+0x2c0>)
     6f6:	47b8      	blx	r7
     6f8:	0002      	movs	r2, r0
     6fa:	000b      	movs	r3, r1
     6fc:	9800      	ldr	r0, [sp, #0]
     6fe:	9901      	ldr	r1, [sp, #4]
     700:	4c20      	ldr	r4, [pc, #128]	; (784 <i2c_master_init+0x2b4>)
     702:	47a0      	blx	r4
     704:	2200      	movs	r2, #0
     706:	4b1e      	ldr	r3, [pc, #120]	; (780 <i2c_master_init+0x2b0>)
     708:	4c1c      	ldr	r4, [pc, #112]	; (77c <i2c_master_init+0x2ac>)
     70a:	47a0      	blx	r4
     70c:	4b1e      	ldr	r3, [pc, #120]	; (788 <i2c_master_init+0x2b8>)
     70e:	4798      	blx	r3
     710:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     712:	d00c      	beq.n	72e <i2c_master_init+0x25e>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     714:	0031      	movs	r1, r6
     716:	9807      	ldr	r0, [sp, #28]
     718:	4b1e      	ldr	r3, [pc, #120]	; (794 <i2c_master_init+0x2c4>)
     71a:	4798      	blx	r3
     71c:	3802      	subs	r0, #2
     71e:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     720:	002b      	movs	r3, r5
     722:	2dff      	cmp	r5, #255	; 0xff
     724:	d80c      	bhi.n	740 <i2c_master_init+0x270>
     726:	28ff      	cmp	r0, #255	; 0xff
     728:	d9bc      	bls.n	6a4 <i2c_master_init+0x1d4>
     72a:	2040      	movs	r0, #64	; 0x40
     72c:	e6f7      	b.n	51e <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     72e:	0071      	lsls	r1, r6, #1
     730:	1e48      	subs	r0, r1, #1
     732:	9b07      	ldr	r3, [sp, #28]
     734:	469c      	mov	ip, r3
     736:	4460      	add	r0, ip
     738:	4b16      	ldr	r3, [pc, #88]	; (794 <i2c_master_init+0x2c4>)
     73a:	4798      	blx	r3
     73c:	3801      	subs	r0, #1
     73e:	e7ef      	b.n	720 <i2c_master_init+0x250>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     740:	2040      	movs	r0, #64	; 0x40
     742:	e6ec      	b.n	51e <i2c_master_init+0x4e>
     744:	00000db1 	.word	0x00000db1
     748:	40000400 	.word	0x40000400
     74c:	00001395 	.word	0x00001395
     750:	00001309 	.word	0x00001309
     754:	00000bed 	.word	0x00000bed
     758:	0000148d 	.word	0x0000148d
     75c:	41002000 	.word	0x41002000
     760:	000013b1 	.word	0x000013b1
     764:	00003419 	.word	0x00003419
     768:	00002885 	.word	0x00002885
     76c:	e826d695 	.word	0xe826d695
     770:	3e112e0b 	.word	0x3e112e0b
     774:	00001bfd 	.word	0x00001bfd
     778:	40240000 	.word	0x40240000
     77c:	00002d85 	.word	0x00002d85
     780:	3ff00000 	.word	0x3ff00000
     784:	0000221d 	.word	0x0000221d
     788:	000033b1 	.word	0x000033b1
     78c:	00000c39 	.word	0x00000c39
     790:	40080000 	.word	0x40080000
     794:	000018bd 	.word	0x000018bd

00000798 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     798:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     79a:	7e1a      	ldrb	r2, [r3, #24]
     79c:	0792      	lsls	r2, r2, #30
     79e:	d507      	bpl.n	7b0 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     7a0:	2202      	movs	r2, #2
     7a2:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     7a4:	8b5b      	ldrh	r3, [r3, #26]
     7a6:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     7a8:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     7aa:	17db      	asrs	r3, r3, #31
     7ac:	4018      	ands	r0, r3
}
     7ae:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     7b0:	8b5a      	ldrh	r2, [r3, #26]
     7b2:	0752      	lsls	r2, r2, #29
     7b4:	d506      	bpl.n	7c4 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     7b6:	6859      	ldr	r1, [r3, #4]
     7b8:	22c0      	movs	r2, #192	; 0xc0
     7ba:	0292      	lsls	r2, r2, #10
     7bc:	430a      	orrs	r2, r1
     7be:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     7c0:	2018      	movs	r0, #24
     7c2:	e7f4      	b.n	7ae <_i2c_master_address_response+0x16>
	return STATUS_OK;
     7c4:	2000      	movs	r0, #0
     7c6:	e7f2      	b.n	7ae <_i2c_master_address_response+0x16>

000007c8 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     7c8:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     7ca:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     7cc:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     7ce:	2401      	movs	r4, #1
     7d0:	2502      	movs	r5, #2
     7d2:	7e11      	ldrb	r1, [r2, #24]
     7d4:	4221      	tst	r1, r4
     7d6:	d10b      	bne.n	7f0 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     7d8:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     7da:	4229      	tst	r1, r5
     7dc:	d106      	bne.n	7ec <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     7de:	3301      	adds	r3, #1
     7e0:	b29b      	uxth	r3, r3
     7e2:	8901      	ldrh	r1, [r0, #8]
     7e4:	4299      	cmp	r1, r3
     7e6:	d8f4      	bhi.n	7d2 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     7e8:	2012      	movs	r0, #18
     7ea:	e002      	b.n	7f2 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     7ec:	2000      	movs	r0, #0
     7ee:	e000      	b.n	7f2 <_i2c_master_wait_for_bus+0x2a>
     7f0:	2000      	movs	r0, #0
}
     7f2:	bd30      	pop	{r4, r5, pc}

000007f4 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     7f4:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     7f6:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     7f8:	6862      	ldr	r2, [r4, #4]
     7fa:	2380      	movs	r3, #128	; 0x80
     7fc:	02db      	lsls	r3, r3, #11
     7fe:	4313      	orrs	r3, r2
     800:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     802:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     804:	4b02      	ldr	r3, [pc, #8]	; (810 <_i2c_master_send_hs_master_code+0x1c>)
     806:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     808:	2301      	movs	r3, #1
     80a:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     80c:	bd10      	pop	{r4, pc}
     80e:	46c0      	nop			; (mov r8, r8)
     810:	000007c9 	.word	0x000007c9

00000814 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     814:	b5f0      	push	{r4, r5, r6, r7, lr}
     816:	46de      	mov	lr, fp
     818:	4657      	mov	r7, sl
     81a:	464e      	mov	r6, r9
     81c:	4645      	mov	r5, r8
     81e:	b5e0      	push	{r5, r6, r7, lr}
     820:	b083      	sub	sp, #12
     822:	0006      	movs	r6, r0
     824:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     826:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     828:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
     82a:	4b32      	ldr	r3, [pc, #200]	; (8f4 <_i2c_master_write_packet+0xe0>)
     82c:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     82e:	7a7b      	ldrb	r3, [r7, #9]
     830:	2b00      	cmp	r3, #0
     832:	d11d      	bne.n	870 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     834:	686b      	ldr	r3, [r5, #4]
     836:	4a30      	ldr	r2, [pc, #192]	; (8f8 <_i2c_master_write_packet+0xe4>)
     838:	4013      	ands	r3, r2
     83a:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     83c:	7a3b      	ldrb	r3, [r7, #8]
     83e:	2b00      	cmp	r3, #0
     840:	d01b      	beq.n	87a <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     842:	883b      	ldrh	r3, [r7, #0]
     844:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     846:	7a7a      	ldrb	r2, [r7, #9]
     848:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     84a:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     84c:	2280      	movs	r2, #128	; 0x80
     84e:	0212      	lsls	r2, r2, #8
     850:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     852:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     854:	0030      	movs	r0, r6
     856:	4b29      	ldr	r3, [pc, #164]	; (8fc <_i2c_master_write_packet+0xe8>)
     858:	4798      	blx	r3
     85a:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     85c:	2800      	cmp	r0, #0
     85e:	d013      	beq.n	888 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
     860:	9801      	ldr	r0, [sp, #4]
     862:	b003      	add	sp, #12
     864:	bc3c      	pop	{r2, r3, r4, r5}
     866:	4690      	mov	r8, r2
     868:	4699      	mov	r9, r3
     86a:	46a2      	mov	sl, r4
     86c:	46ab      	mov	fp, r5
     86e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     870:	7ab9      	ldrb	r1, [r7, #10]
     872:	0030      	movs	r0, r6
     874:	4b22      	ldr	r3, [pc, #136]	; (900 <_i2c_master_write_packet+0xec>)
     876:	4798      	blx	r3
     878:	e7dc      	b.n	834 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     87a:	883b      	ldrh	r3, [r7, #0]
     87c:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     87e:	7a7a      	ldrb	r2, [r7, #9]
     880:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     882:	4313      	orrs	r3, r2
     884:	626b      	str	r3, [r5, #36]	; 0x24
     886:	e7e5      	b.n	854 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
     888:	0030      	movs	r0, r6
     88a:	4b1e      	ldr	r3, [pc, #120]	; (904 <_i2c_master_write_packet+0xf0>)
     88c:	4798      	blx	r3
     88e:	1e03      	subs	r3, r0, #0
     890:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     892:	d1e5      	bne.n	860 <_i2c_master_write_packet+0x4c>
     894:	46a0      	mov	r8, r4
     896:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     898:	3320      	adds	r3, #32
     89a:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
     89c:	4b15      	ldr	r3, [pc, #84]	; (8f4 <_i2c_master_write_packet+0xe0>)
     89e:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
     8a0:	4b16      	ldr	r3, [pc, #88]	; (8fc <_i2c_master_write_packet+0xe8>)
     8a2:	469a      	mov	sl, r3
		while (tmp_data_length--) {
     8a4:	4544      	cmp	r4, r8
     8a6:	d015      	beq.n	8d4 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     8a8:	8b6b      	ldrh	r3, [r5, #26]
     8aa:	464a      	mov	r2, r9
     8ac:	4213      	tst	r3, r2
     8ae:	d01d      	beq.n	8ec <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
     8b0:	0030      	movs	r0, r6
     8b2:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     8b4:	687b      	ldr	r3, [r7, #4]
     8b6:	5d1a      	ldrb	r2, [r3, r4]
     8b8:	2328      	movs	r3, #40	; 0x28
     8ba:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
     8bc:	0030      	movs	r0, r6
     8be:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
     8c0:	2800      	cmp	r0, #0
     8c2:	d106      	bne.n	8d2 <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     8c4:	8b6b      	ldrh	r3, [r5, #26]
     8c6:	3401      	adds	r4, #1
     8c8:	075b      	lsls	r3, r3, #29
     8ca:	d5eb      	bpl.n	8a4 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
     8cc:	231e      	movs	r3, #30
     8ce:	9301      	str	r3, [sp, #4]
     8d0:	e000      	b.n	8d4 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
     8d2:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     8d4:	7ab3      	ldrb	r3, [r6, #10]
     8d6:	2b00      	cmp	r3, #0
     8d8:	d0c2      	beq.n	860 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
     8da:	0030      	movs	r0, r6
     8dc:	4b05      	ldr	r3, [pc, #20]	; (8f4 <_i2c_master_write_packet+0xe0>)
     8de:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     8e0:	686a      	ldr	r2, [r5, #4]
     8e2:	23c0      	movs	r3, #192	; 0xc0
     8e4:	029b      	lsls	r3, r3, #10
     8e6:	4313      	orrs	r3, r2
     8e8:	606b      	str	r3, [r5, #4]
     8ea:	e7b9      	b.n	860 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
     8ec:	2341      	movs	r3, #65	; 0x41
     8ee:	9301      	str	r3, [sp, #4]
     8f0:	e7b6      	b.n	860 <_i2c_master_write_packet+0x4c>
     8f2:	46c0      	nop			; (mov r8, r8)
     8f4:	000004c5 	.word	0x000004c5
     8f8:	fffbffff 	.word	0xfffbffff
     8fc:	000007c9 	.word	0x000007c9
     900:	000007f5 	.word	0x000007f5
     904:	00000799 	.word	0x00000799

00000908 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     908:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
     90a:	2301      	movs	r3, #1
     90c:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     90e:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_write_packet(module, packet);
     910:	4b01      	ldr	r3, [pc, #4]	; (918 <i2c_master_write_packet_wait+0x10>)
     912:	4798      	blx	r3
}
     914:	bd10      	pop	{r4, pc}
     916:	46c0      	nop			; (mov r8, r8)
     918:	00000815 	.word	0x00000815

0000091c <_i2c_slave_wait_for_sync>:
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     91c:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
     91e:	2203      	movs	r2, #3
     920:	69cb      	ldr	r3, [r1, #28]
	while (i2c_slave_is_syncing(module)) {
     922:	421a      	tst	r2, r3
     924:	d1fc      	bne.n	920 <_i2c_slave_wait_for_sync+0x4>
}
     926:	4770      	bx	lr

00000928 <_i2c_slave_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
static enum status_code _i2c_slave_wait_for_bus(
		struct i2c_slave_module *const module)
{
     928:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     92a:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply */
	uint16_t timeout_counter = 0;
     92c:	2300      	movs	r3, #0
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     92e:	2404      	movs	r4, #4
     930:	2501      	movs	r5, #1
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     932:	2602      	movs	r6, #2
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     934:	7e11      	ldrb	r1, [r2, #24]
     936:	4221      	tst	r1, r4
     938:	d10e      	bne.n	958 <_i2c_slave_wait_for_bus+0x30>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     93a:	7e11      	ldrb	r1, [r2, #24]
	while ((!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY)) &&
     93c:	4229      	tst	r1, r5
     93e:	d10d      	bne.n	95c <_i2c_slave_wait_for_bus+0x34>
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH))) {
     940:	7e11      	ldrb	r1, [r2, #24]
			(!(i2c_module->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC)) &&
     942:	4231      	tst	r1, r6
     944:	d106      	bne.n	954 <_i2c_slave_wait_for_bus+0x2c>

		/* Check timeout condition */
		if (++timeout_counter >= module->buffer_timeout) {
     946:	3301      	adds	r3, #1
     948:	b29b      	uxth	r3, r3
     94a:	88c1      	ldrh	r1, [r0, #6]
     94c:	4299      	cmp	r1, r3
     94e:	d8f1      	bhi.n	934 <_i2c_slave_wait_for_bus+0xc>
			return STATUS_ERR_TIMEOUT;
     950:	2012      	movs	r0, #18
     952:	e002      	b.n	95a <_i2c_slave_wait_for_bus+0x32>
		}
	}
	return STATUS_OK;
     954:	2000      	movs	r0, #0
     956:	e000      	b.n	95a <_i2c_slave_wait_for_bus+0x32>
     958:	2000      	movs	r0, #0
}
     95a:	bd70      	pop	{r4, r5, r6, pc}
	return STATUS_OK;
     95c:	2000      	movs	r0, #0
     95e:	e7fc      	b.n	95a <_i2c_slave_wait_for_bus+0x32>

00000960 <i2c_slave_init>:
{
     960:	b5f0      	push	{r4, r5, r6, r7, lr}
     962:	b085      	sub	sp, #20
     964:	0005      	movs	r5, r0
     966:	000c      	movs	r4, r1
     968:	0016      	movs	r6, r2
	module->hw = hw;
     96a:	6029      	str	r1, [r5, #0]
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     96c:	680b      	ldr	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     96e:	201c      	movs	r0, #28
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_ENABLE) {
     970:	079b      	lsls	r3, r3, #30
     972:	d501      	bpl.n	978 <i2c_slave_init+0x18>
}
     974:	b005      	add	sp, #20
     976:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     978:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     97a:	3817      	subs	r0, #23
	if (i2c_hw->CTRLA.reg & SERCOM_I2CS_CTRLA_SWRST) {
     97c:	07db      	lsls	r3, r3, #31
     97e:	d4f9      	bmi.n	974 <i2c_slave_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     980:	0008      	movs	r0, r1
     982:	4b43      	ldr	r3, [pc, #268]	; (a90 <i2c_slave_init+0x130>)
     984:	4798      	blx	r3
     986:	4b43      	ldr	r3, [pc, #268]	; (a94 <i2c_slave_init+0x134>)
     988:	469c      	mov	ip, r3
     98a:	6a19      	ldr	r1, [r3, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     98c:	1c83      	adds	r3, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     98e:	2701      	movs	r7, #1
     990:	003a      	movs	r2, r7
     992:	409a      	lsls	r2, r3
     994:	0013      	movs	r3, r2
     996:	430b      	orrs	r3, r1
     998:	4662      	mov	r2, ip
     99a:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     99c:	a903      	add	r1, sp, #12
     99e:	7e33      	ldrb	r3, [r6, #24]
     9a0:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     9a2:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     9a4:	b2c3      	uxtb	r3, r0
     9a6:	9301      	str	r3, [sp, #4]
     9a8:	0018      	movs	r0, r3
     9aa:	4b3b      	ldr	r3, [pc, #236]	; (a98 <i2c_slave_init+0x138>)
     9ac:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     9ae:	9801      	ldr	r0, [sp, #4]
     9b0:	4b3a      	ldr	r3, [pc, #232]	; (a9c <i2c_slave_init+0x13c>)
     9b2:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     9b4:	7e30      	ldrb	r0, [r6, #24]
     9b6:	2100      	movs	r1, #0
     9b8:	4b39      	ldr	r3, [pc, #228]	; (aa0 <i2c_slave_init+0x140>)
     9ba:	4798      	blx	r3
	i2c_hw->CTRLA.reg = SERCOM_I2CS_CTRLA_MODE(0x4);
     9bc:	2310      	movs	r3, #16
     9be:	6023      	str	r3, [r4, #0]
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     9c0:	682c      	ldr	r4, [r5, #0]
	module->buffer_timeout = config->buffer_timeout;
     9c2:	8933      	ldrh	r3, [r6, #8]
     9c4:	80eb      	strh	r3, [r5, #6]
	module->ten_bit_address = config->ten_bit_address;
     9c6:	7c33      	ldrb	r3, [r6, #16]
     9c8:	722b      	strb	r3, [r5, #8]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     9ca:	2380      	movs	r3, #128	; 0x80
     9cc:	aa02      	add	r2, sp, #8
     9ce:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     9d0:	2300      	movs	r3, #0
     9d2:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     9d4:	7097      	strb	r7, [r2, #2]
	config->powersave    = false;
     9d6:	70d3      	strb	r3, [r2, #3]
	uint32_t pad0 = config->pinmux_pad0;
     9d8:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
     9da:	6a35      	ldr	r5, [r6, #32]
	if (pad0 == PINMUX_DEFAULT) {
     9dc:	2800      	cmp	r0, #0
     9de:	d04b      	beq.n	a78 <i2c_slave_init+0x118>
	pin_conf.mux_position = pad0 & 0xFFFF;
     9e0:	ab02      	add	r3, sp, #8
     9e2:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     9e4:	2302      	movs	r3, #2
     9e6:	aa02      	add	r2, sp, #8
     9e8:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     9ea:	0c00      	lsrs	r0, r0, #16
     9ec:	b2c0      	uxtb	r0, r0
     9ee:	0011      	movs	r1, r2
     9f0:	4b2c      	ldr	r3, [pc, #176]	; (aa4 <i2c_slave_init+0x144>)
     9f2:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     9f4:	2d00      	cmp	r5, #0
     9f6:	d044      	beq.n	a82 <i2c_slave_init+0x122>
	pin_conf.mux_position = pad1 & 0xFFFF;
     9f8:	ab02      	add	r3, sp, #8
     9fa:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     9fc:	2302      	movs	r3, #2
     9fe:	aa02      	add	r2, sp, #8
     a00:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     a02:	0c2d      	lsrs	r5, r5, #16
     a04:	b2e8      	uxtb	r0, r5
     a06:	0011      	movs	r1, r2
     a08:	4b26      	ldr	r3, [pc, #152]	; (aa4 <i2c_slave_init+0x144>)
     a0a:	4798      	blx	r3
	if (config->run_in_standby || system_is_debugger_present()) {
     a0c:	7e73      	ldrb	r3, [r6, #25]
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     a0e:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     a10:	2b00      	cmp	r3, #0
     a12:	d104      	bne.n	a1e <i2c_slave_init+0xbe>
     a14:	4b24      	ldr	r3, [pc, #144]	; (aa8 <i2c_slave_init+0x148>)
     a16:	789b      	ldrb	r3, [r3, #2]
     a18:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CS_CTRLA_RUNSTDBY;
     a1a:	0fdb      	lsrs	r3, r3, #31
     a1c:	01da      	lsls	r2, r3, #7
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_SLAVE_SPEED_HIGH_SPEED)) {
     a1e:	2325      	movs	r3, #37	; 0x25
     a20:	5cf3      	ldrb	r3, [r6, r3]
     a22:	2b00      	cmp	r3, #0
     a24:	d104      	bne.n	a30 <i2c_slave_init+0xd0>
     a26:	2380      	movs	r3, #128	; 0x80
     a28:	049b      	lsls	r3, r3, #18
     a2a:	6971      	ldr	r1, [r6, #20]
     a2c:	4299      	cmp	r1, r3
     a2e:	d102      	bne.n	a36 <i2c_slave_init+0xd6>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     a30:	2380      	movs	r3, #128	; 0x80
     a32:	051b      	lsls	r3, r3, #20
     a34:	431a      	orrs	r2, r3
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     a36:	6820      	ldr	r0, [r4, #0]
     a38:	6873      	ldr	r3, [r6, #4]
     a3a:	6971      	ldr	r1, [r6, #20]
     a3c:	430b      	orrs	r3, r1
			(config->scl_low_timeout << SERCOM_I2CS_CTRLA_LOWTOUTEN_Pos) |
     a3e:	2124      	movs	r1, #36	; 0x24
     a40:	5c71      	ldrb	r1, [r6, r1]
     a42:	0789      	lsls	r1, r1, #30
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     a44:	430b      	orrs	r3, r1
			(config->slave_scl_low_extend_timeout << SERCOM_I2CS_CTRLA_SEXTTOEN_Pos));
     a46:	2126      	movs	r1, #38	; 0x26
     a48:	5c71      	ldrb	r1, [r6, r1]
     a4a:	05c9      	lsls	r1, r1, #23
	i2c_hw->CTRLA.reg |= tmp_ctrla;
     a4c:	430b      	orrs	r3, r1
     a4e:	4303      	orrs	r3, r0
     a50:	4313      	orrs	r3, r2
     a52:	6023      	str	r3, [r4, #0]
	i2c_hw->CTRLB.reg = SERCOM_I2CS_CTRLB_SMEN | config->address_mode;
     a54:	8972      	ldrh	r2, [r6, #10]
     a56:	2380      	movs	r3, #128	; 0x80
     a58:	005b      	lsls	r3, r3, #1
     a5a:	4313      	orrs	r3, r2
     a5c:	6063      	str	r3, [r4, #4]
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     a5e:	89b3      	ldrh	r3, [r6, #12]
     a60:	005b      	lsls	r3, r3, #1
			config->address_mask << SERCOM_I2CS_ADDR_ADDRMASK_Pos |
     a62:	89f2      	ldrh	r2, [r6, #14]
     a64:	0452      	lsls	r2, r2, #17
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     a66:	4313      	orrs	r3, r2
			config->enable_general_call_address << SERCOM_I2CS_ADDR_GENCEN_Pos;
     a68:	7c72      	ldrb	r2, [r6, #17]
			config->ten_bit_address << SERCOM_I2CS_ADDR_TENBITEN_Pos |
     a6a:	4313      	orrs	r3, r2
     a6c:	7c32      	ldrb	r2, [r6, #16]
     a6e:	03d2      	lsls	r2, r2, #15
     a70:	4313      	orrs	r3, r2
	i2c_hw->ADDR.reg = config->address << SERCOM_I2CS_ADDR_ADDR_Pos |
     a72:	6263      	str	r3, [r4, #36]	; 0x24
	return _i2c_slave_set_config(module, config);
     a74:	2000      	movs	r0, #0
     a76:	e77d      	b.n	974 <i2c_slave_init+0x14>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     a78:	2100      	movs	r1, #0
     a7a:	0020      	movs	r0, r4
     a7c:	4b0b      	ldr	r3, [pc, #44]	; (aac <i2c_slave_init+0x14c>)
     a7e:	4798      	blx	r3
     a80:	e7ae      	b.n	9e0 <i2c_slave_init+0x80>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     a82:	2101      	movs	r1, #1
     a84:	0020      	movs	r0, r4
     a86:	4b09      	ldr	r3, [pc, #36]	; (aac <i2c_slave_init+0x14c>)
     a88:	4798      	blx	r3
     a8a:	0005      	movs	r5, r0
     a8c:	e7b4      	b.n	9f8 <i2c_slave_init+0x98>
     a8e:	46c0      	nop			; (mov r8, r8)
     a90:	00000db1 	.word	0x00000db1
     a94:	40000400 	.word	0x40000400
     a98:	00001395 	.word	0x00001395
     a9c:	00001309 	.word	0x00001309
     aa0:	00000bed 	.word	0x00000bed
     aa4:	0000148d 	.word	0x0000148d
     aa8:	41002000 	.word	0x41002000
     aac:	00000c39 	.word	0x00000c39

00000ab0 <i2c_slave_read_packet_wait>:
 * \retval STATUS_ERR_ERR_OVERFLOW  Last byte received overflows buffer
 */
enum status_code i2c_slave_read_packet_wait(
		struct i2c_slave_module *const module,
		struct i2c_slave_packet *const packet)
{
     ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     ab2:	46de      	mov	lr, fp
     ab4:	4657      	mov	r7, sl
     ab6:	464e      	mov	r6, r9
     ab8:	4645      	mov	r5, r8
     aba:	b5e0      	push	{r5, r6, r7, lr}
     abc:	0007      	movs	r7, r0
     abe:	000e      	movs	r6, r1
	Assert(module->hw);
	Assert(packet);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);

	uint16_t length = packet->data_length;
     ac0:	880d      	ldrh	r5, [r1, #0]

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     ac2:	2417      	movs	r4, #23
	if (length == 0) {
     ac4:	2d00      	cmp	r5, #0
     ac6:	d106      	bne.n	ad6 <i2c_slave_read_packet_wait+0x26>
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
		/* Clear stop flag */
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
	}
	return STATUS_OK;
}
     ac8:	0020      	movs	r0, r4
     aca:	bc3c      	pop	{r2, r3, r4, r5}
     acc:	4690      	mov	r8, r2
     ace:	4699      	mov	r9, r3
     ad0:	46a2      	mov	sl, r4
     ad2:	46ab      	mov	fp, r5
     ad4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     ad6:	6803      	ldr	r3, [r0, #0]
     ad8:	4698      	mov	r8, r3
	status = _i2c_slave_wait_for_bus(module);
     ada:	4b38      	ldr	r3, [pc, #224]	; (bbc <i2c_slave_read_packet_wait+0x10c>)
     adc:	4798      	blx	r3
     ade:	1e04      	subs	r4, r0, #0
	if (status != STATUS_OK) {
     ae0:	d1f2      	bne.n	ac8 <i2c_slave_read_packet_wait+0x18>
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     ae2:	4643      	mov	r3, r8
     ae4:	7e1b      	ldrb	r3, [r3, #24]
		return STATUS_ERR_DENIED;
     ae6:	341c      	adds	r4, #28
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     ae8:	079b      	lsls	r3, r3, #30
     aea:	d5ed      	bpl.n	ac8 <i2c_slave_read_packet_wait+0x18>
	if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     aec:	4643      	mov	r3, r8
     aee:	8b5a      	ldrh	r2, [r3, #26]
     af0:	2343      	movs	r3, #67	; 0x43
		return STATUS_ERR_IO;
     af2:	3c0c      	subs	r4, #12
	if (i2c_hw->STATUS.reg & (SERCOM_I2CS_STATUS_BUSERR |
     af4:	421a      	tst	r2, r3
     af6:	d1e7      	bne.n	ac8 <i2c_slave_read_packet_wait+0x18>
	if ((i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR)) {
     af8:	4643      	mov	r3, r8
     afa:	8b5b      	ldrh	r3, [r3, #26]
     afc:	071b      	lsls	r3, r3, #28
     afe:	d50e      	bpl.n	b1e <i2c_slave_read_packet_wait+0x6e>
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
     b00:	4643      	mov	r3, r8
     b02:	685a      	ldr	r2, [r3, #4]
     b04:	2380      	movs	r3, #128	; 0x80
     b06:	02db      	lsls	r3, r3, #11
     b08:	4313      	orrs	r3, r2
     b0a:	4642      	mov	r2, r8
     b0c:	6053      	str	r3, [r2, #4]
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
     b0e:	6852      	ldr	r2, [r2, #4]
     b10:	23c0      	movs	r3, #192	; 0xc0
     b12:	029b      	lsls	r3, r3, #10
     b14:	4313      	orrs	r3, r2
     b16:	4642      	mov	r2, r8
     b18:	6053      	str	r3, [r2, #4]
		return STATUS_ERR_BAD_FORMAT;
     b1a:	340a      	adds	r4, #10
     b1c:	e7d4      	b.n	ac8 <i2c_slave_read_packet_wait+0x18>
	i2c_hw->CTRLB.reg &= ~SERCOM_I2CS_CTRLB_ACKACT;
     b1e:	4643      	mov	r3, r8
     b20:	685b      	ldr	r3, [r3, #4]
     b22:	4a27      	ldr	r2, [pc, #156]	; (bc0 <i2c_slave_read_packet_wait+0x110>)
     b24:	4013      	ands	r3, r2
     b26:	4642      	mov	r2, r8
     b28:	6053      	str	r3, [r2, #4]
	i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
     b2a:	6852      	ldr	r2, [r2, #4]
     b2c:	23c0      	movs	r3, #192	; 0xc0
     b2e:	029b      	lsls	r3, r3, #10
     b30:	4313      	orrs	r3, r2
     b32:	4642      	mov	r2, r8
     b34:	6053      	str	r3, [r2, #4]
	while (length--) {
     b36:	3d01      	subs	r5, #1
     b38:	b2ad      	uxth	r5, r5
     b3a:	1c6b      	adds	r3, r5, #1
     b3c:	4699      	mov	r9, r3
     b3e:	2500      	movs	r5, #0
		status = _i2c_slave_wait_for_bus(module);
     b40:	4b1e      	ldr	r3, [pc, #120]	; (bbc <i2c_slave_read_packet_wait+0x10c>)
     b42:	469a      	mov	sl, r3
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     b44:	2301      	movs	r3, #1
     b46:	469b      	mov	fp, r3
		status = _i2c_slave_wait_for_bus(module);
     b48:	0038      	movs	r0, r7
     b4a:	47d0      	blx	sl
     b4c:	1e04      	subs	r4, r0, #0
		if (status != STATUS_OK) {
     b4e:	d1bb      	bne.n	ac8 <i2c_slave_read_packet_wait+0x18>
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     b50:	4643      	mov	r3, r8
     b52:	7e1b      	ldrb	r3, [r3, #24]
     b54:	465a      	mov	r2, fp
     b56:	4213      	tst	r3, r2
     b58:	d12b      	bne.n	bb2 <i2c_slave_read_packet_wait+0x102>
				i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH) {
     b5a:	4643      	mov	r3, r8
     b5c:	7e1b      	ldrb	r3, [r3, #24]
		if ((i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) ||
     b5e:	079b      	lsls	r3, r3, #30
     b60:	d427      	bmi.n	bb2 <i2c_slave_read_packet_wait+0x102>
		_i2c_slave_wait_for_sync(module);
     b62:	0038      	movs	r0, r7
     b64:	4b17      	ldr	r3, [pc, #92]	; (bc4 <i2c_slave_read_packet_wait+0x114>)
     b66:	4798      	blx	r3
		packet->data[i++] = i2c_hw->DATA.reg;
     b68:	2328      	movs	r3, #40	; 0x28
     b6a:	4642      	mov	r2, r8
     b6c:	5cd3      	ldrb	r3, [r2, r3]
     b6e:	6872      	ldr	r2, [r6, #4]
     b70:	5553      	strb	r3, [r2, r5]
     b72:	3501      	adds	r5, #1
	while (length--) {
     b74:	454d      	cmp	r5, r9
     b76:	d1e7      	bne.n	b48 <i2c_slave_read_packet_wait+0x98>
	status = _i2c_slave_wait_for_bus(module);
     b78:	0038      	movs	r0, r7
     b7a:	4b10      	ldr	r3, [pc, #64]	; (bbc <i2c_slave_read_packet_wait+0x10c>)
     b7c:	4798      	blx	r3
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_DRDY) {
     b7e:	4643      	mov	r3, r8
     b80:	7e1b      	ldrb	r3, [r3, #24]
     b82:	075b      	lsls	r3, r3, #29
     b84:	d50c      	bpl.n	ba0 <i2c_slave_read_packet_wait+0xf0>
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
     b86:	4643      	mov	r3, r8
     b88:	685a      	ldr	r2, [r3, #4]
     b8a:	2380      	movs	r3, #128	; 0x80
     b8c:	02db      	lsls	r3, r3, #11
     b8e:	4313      	orrs	r3, r2
     b90:	4642      	mov	r2, r8
     b92:	6053      	str	r3, [r2, #4]
		i2c_hw->CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x2);
     b94:	6852      	ldr	r2, [r2, #4]
     b96:	2380      	movs	r3, #128	; 0x80
     b98:	029b      	lsls	r3, r3, #10
     b9a:	4313      	orrs	r3, r2
     b9c:	4642      	mov	r2, r8
     b9e:	6053      	str	r3, [r2, #4]
	if (i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_PREC) {
     ba0:	4643      	mov	r3, r8
     ba2:	7e1b      	ldrb	r3, [r3, #24]
     ba4:	07db      	lsls	r3, r3, #31
     ba6:	d400      	bmi.n	baa <i2c_slave_read_packet_wait+0xfa>
     ba8:	e78e      	b.n	ac8 <i2c_slave_read_packet_wait+0x18>
		i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     baa:	2301      	movs	r3, #1
     bac:	4642      	mov	r2, r8
     bae:	7613      	strb	r3, [r2, #24]
     bb0:	e78a      	b.n	ac8 <i2c_slave_read_packet_wait+0x18>
			i2c_hw->INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
     bb2:	2301      	movs	r3, #1
     bb4:	4642      	mov	r2, r8
     bb6:	7613      	strb	r3, [r2, #24]
			return STATUS_ABORTED;
     bb8:	2404      	movs	r4, #4
     bba:	e785      	b.n	ac8 <i2c_slave_read_packet_wait+0x18>
     bbc:	00000929 	.word	0x00000929
     bc0:	fffbffff 	.word	0xfffbffff
     bc4:	0000091d 	.word	0x0000091d

00000bc8 <i2c_slave_get_direction_wait>:
 * \retval I2C_SLAVE_DIRECTION_READ   Write request from master
 * \retval I2C_SLAVE_DIRECTION_WRITE  Read request from master
 */
enum i2c_slave_direction i2c_slave_get_direction_wait(
		struct i2c_slave_module *const module)
{
     bc8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
     bca:	6804      	ldr	r4, [r0, #0]

	enum status_code status;

	/* Wait for address interrupt */
	status = _i2c_slave_wait_for_bus(module);
     bcc:	4b06      	ldr	r3, [pc, #24]	; (be8 <i2c_slave_get_direction_wait+0x20>)
     bce:	4798      	blx	r3

	if (status != STATUS_OK) {
		/* Timeout, return */
		return I2C_SLAVE_DIRECTION_NONE;
     bd0:	2302      	movs	r3, #2
	if (status != STATUS_OK) {
     bd2:	2800      	cmp	r0, #0
     bd4:	d001      	beq.n	bda <i2c_slave_get_direction_wait+0x12>
		return I2C_SLAVE_DIRECTION_WRITE;
	} else {
		/* Write request from master */
		return I2C_SLAVE_DIRECTION_READ;
	}
}
     bd6:	0018      	movs	r0, r3
     bd8:	bd10      	pop	{r4, pc}
	if (!(i2c_hw->INTFLAG.reg & SERCOM_I2CS_INTFLAG_AMATCH)) {
     bda:	7e22      	ldrb	r2, [r4, #24]
     bdc:	0792      	lsls	r2, r2, #30
     bde:	d5fa      	bpl.n	bd6 <i2c_slave_get_direction_wait+0xe>
	if ((i2c_hw->STATUS.reg & SERCOM_I2CS_STATUS_DIR)) {
     be0:	8b63      	ldrh	r3, [r4, #26]
     be2:	071b      	lsls	r3, r3, #28
		return I2C_SLAVE_DIRECTION_NONE;
     be4:	0fdb      	lsrs	r3, r3, #31
     be6:	e7f6      	b.n	bd6 <i2c_slave_get_direction_wait+0xe>
     be8:	00000929 	.word	0x00000929

00000bec <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     bec:	b510      	push	{r4, lr}
     bee:	b082      	sub	sp, #8
     bf0:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     bf2:	4b0e      	ldr	r3, [pc, #56]	; (c2c <sercom_set_gclk_generator+0x40>)
     bf4:	781b      	ldrb	r3, [r3, #0]
     bf6:	2b00      	cmp	r3, #0
     bf8:	d007      	beq.n	c0a <sercom_set_gclk_generator+0x1e>
     bfa:	2900      	cmp	r1, #0
     bfc:	d105      	bne.n	c0a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     bfe:	4b0b      	ldr	r3, [pc, #44]	; (c2c <sercom_set_gclk_generator+0x40>)
     c00:	785b      	ldrb	r3, [r3, #1]
     c02:	4283      	cmp	r3, r0
     c04:	d010      	beq.n	c28 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     c06:	201d      	movs	r0, #29
     c08:	e00c      	b.n	c24 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     c0a:	a901      	add	r1, sp, #4
     c0c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     c0e:	2013      	movs	r0, #19
     c10:	4b07      	ldr	r3, [pc, #28]	; (c30 <sercom_set_gclk_generator+0x44>)
     c12:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     c14:	2013      	movs	r0, #19
     c16:	4b07      	ldr	r3, [pc, #28]	; (c34 <sercom_set_gclk_generator+0x48>)
     c18:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     c1a:	4b04      	ldr	r3, [pc, #16]	; (c2c <sercom_set_gclk_generator+0x40>)
     c1c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     c1e:	2201      	movs	r2, #1
     c20:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     c22:	2000      	movs	r0, #0
}
     c24:	b002      	add	sp, #8
     c26:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     c28:	2000      	movs	r0, #0
     c2a:	e7fb      	b.n	c24 <sercom_set_gclk_generator+0x38>
     c2c:	200000a8 	.word	0x200000a8
     c30:	00001395 	.word	0x00001395
     c34:	00001309 	.word	0x00001309

00000c38 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     c38:	4b40      	ldr	r3, [pc, #256]	; (d3c <_sercom_get_default_pad+0x104>)
     c3a:	4298      	cmp	r0, r3
     c3c:	d031      	beq.n	ca2 <_sercom_get_default_pad+0x6a>
     c3e:	d90a      	bls.n	c56 <_sercom_get_default_pad+0x1e>
     c40:	4b3f      	ldr	r3, [pc, #252]	; (d40 <_sercom_get_default_pad+0x108>)
     c42:	4298      	cmp	r0, r3
     c44:	d04d      	beq.n	ce2 <_sercom_get_default_pad+0xaa>
     c46:	4b3f      	ldr	r3, [pc, #252]	; (d44 <_sercom_get_default_pad+0x10c>)
     c48:	4298      	cmp	r0, r3
     c4a:	d05a      	beq.n	d02 <_sercom_get_default_pad+0xca>
     c4c:	4b3e      	ldr	r3, [pc, #248]	; (d48 <_sercom_get_default_pad+0x110>)
     c4e:	4298      	cmp	r0, r3
     c50:	d037      	beq.n	cc2 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     c52:	2000      	movs	r0, #0
}
     c54:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     c56:	4b3d      	ldr	r3, [pc, #244]	; (d4c <_sercom_get_default_pad+0x114>)
     c58:	4298      	cmp	r0, r3
     c5a:	d00c      	beq.n	c76 <_sercom_get_default_pad+0x3e>
     c5c:	4b3c      	ldr	r3, [pc, #240]	; (d50 <_sercom_get_default_pad+0x118>)
     c5e:	4298      	cmp	r0, r3
     c60:	d1f7      	bne.n	c52 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c62:	2901      	cmp	r1, #1
     c64:	d017      	beq.n	c96 <_sercom_get_default_pad+0x5e>
     c66:	2900      	cmp	r1, #0
     c68:	d05d      	beq.n	d26 <_sercom_get_default_pad+0xee>
     c6a:	2902      	cmp	r1, #2
     c6c:	d015      	beq.n	c9a <_sercom_get_default_pad+0x62>
     c6e:	2903      	cmp	r1, #3
     c70:	d015      	beq.n	c9e <_sercom_get_default_pad+0x66>
	return 0;
     c72:	2000      	movs	r0, #0
     c74:	e7ee      	b.n	c54 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c76:	2901      	cmp	r1, #1
     c78:	d007      	beq.n	c8a <_sercom_get_default_pad+0x52>
     c7a:	2900      	cmp	r1, #0
     c7c:	d051      	beq.n	d22 <_sercom_get_default_pad+0xea>
     c7e:	2902      	cmp	r1, #2
     c80:	d005      	beq.n	c8e <_sercom_get_default_pad+0x56>
     c82:	2903      	cmp	r1, #3
     c84:	d005      	beq.n	c92 <_sercom_get_default_pad+0x5a>
	return 0;
     c86:	2000      	movs	r0, #0
     c88:	e7e4      	b.n	c54 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     c8a:	4832      	ldr	r0, [pc, #200]	; (d54 <_sercom_get_default_pad+0x11c>)
     c8c:	e7e2      	b.n	c54 <_sercom_get_default_pad+0x1c>
     c8e:	4832      	ldr	r0, [pc, #200]	; (d58 <_sercom_get_default_pad+0x120>)
     c90:	e7e0      	b.n	c54 <_sercom_get_default_pad+0x1c>
     c92:	4832      	ldr	r0, [pc, #200]	; (d5c <_sercom_get_default_pad+0x124>)
     c94:	e7de      	b.n	c54 <_sercom_get_default_pad+0x1c>
     c96:	4832      	ldr	r0, [pc, #200]	; (d60 <_sercom_get_default_pad+0x128>)
     c98:	e7dc      	b.n	c54 <_sercom_get_default_pad+0x1c>
     c9a:	4832      	ldr	r0, [pc, #200]	; (d64 <_sercom_get_default_pad+0x12c>)
     c9c:	e7da      	b.n	c54 <_sercom_get_default_pad+0x1c>
     c9e:	4832      	ldr	r0, [pc, #200]	; (d68 <_sercom_get_default_pad+0x130>)
     ca0:	e7d8      	b.n	c54 <_sercom_get_default_pad+0x1c>
     ca2:	2901      	cmp	r1, #1
     ca4:	d007      	beq.n	cb6 <_sercom_get_default_pad+0x7e>
     ca6:	2900      	cmp	r1, #0
     ca8:	d03f      	beq.n	d2a <_sercom_get_default_pad+0xf2>
     caa:	2902      	cmp	r1, #2
     cac:	d005      	beq.n	cba <_sercom_get_default_pad+0x82>
     cae:	2903      	cmp	r1, #3
     cb0:	d005      	beq.n	cbe <_sercom_get_default_pad+0x86>
	return 0;
     cb2:	2000      	movs	r0, #0
     cb4:	e7ce      	b.n	c54 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     cb6:	482d      	ldr	r0, [pc, #180]	; (d6c <_sercom_get_default_pad+0x134>)
     cb8:	e7cc      	b.n	c54 <_sercom_get_default_pad+0x1c>
     cba:	482d      	ldr	r0, [pc, #180]	; (d70 <_sercom_get_default_pad+0x138>)
     cbc:	e7ca      	b.n	c54 <_sercom_get_default_pad+0x1c>
     cbe:	482d      	ldr	r0, [pc, #180]	; (d74 <_sercom_get_default_pad+0x13c>)
     cc0:	e7c8      	b.n	c54 <_sercom_get_default_pad+0x1c>
     cc2:	2901      	cmp	r1, #1
     cc4:	d007      	beq.n	cd6 <_sercom_get_default_pad+0x9e>
     cc6:	2900      	cmp	r1, #0
     cc8:	d031      	beq.n	d2e <_sercom_get_default_pad+0xf6>
     cca:	2902      	cmp	r1, #2
     ccc:	d005      	beq.n	cda <_sercom_get_default_pad+0xa2>
     cce:	2903      	cmp	r1, #3
     cd0:	d005      	beq.n	cde <_sercom_get_default_pad+0xa6>
	return 0;
     cd2:	2000      	movs	r0, #0
     cd4:	e7be      	b.n	c54 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     cd6:	4828      	ldr	r0, [pc, #160]	; (d78 <_sercom_get_default_pad+0x140>)
     cd8:	e7bc      	b.n	c54 <_sercom_get_default_pad+0x1c>
     cda:	4828      	ldr	r0, [pc, #160]	; (d7c <_sercom_get_default_pad+0x144>)
     cdc:	e7ba      	b.n	c54 <_sercom_get_default_pad+0x1c>
     cde:	4828      	ldr	r0, [pc, #160]	; (d80 <_sercom_get_default_pad+0x148>)
     ce0:	e7b8      	b.n	c54 <_sercom_get_default_pad+0x1c>
     ce2:	2901      	cmp	r1, #1
     ce4:	d007      	beq.n	cf6 <_sercom_get_default_pad+0xbe>
     ce6:	2900      	cmp	r1, #0
     ce8:	d023      	beq.n	d32 <_sercom_get_default_pad+0xfa>
     cea:	2902      	cmp	r1, #2
     cec:	d005      	beq.n	cfa <_sercom_get_default_pad+0xc2>
     cee:	2903      	cmp	r1, #3
     cf0:	d005      	beq.n	cfe <_sercom_get_default_pad+0xc6>
	return 0;
     cf2:	2000      	movs	r0, #0
     cf4:	e7ae      	b.n	c54 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     cf6:	4823      	ldr	r0, [pc, #140]	; (d84 <_sercom_get_default_pad+0x14c>)
     cf8:	e7ac      	b.n	c54 <_sercom_get_default_pad+0x1c>
     cfa:	4823      	ldr	r0, [pc, #140]	; (d88 <_sercom_get_default_pad+0x150>)
     cfc:	e7aa      	b.n	c54 <_sercom_get_default_pad+0x1c>
     cfe:	4823      	ldr	r0, [pc, #140]	; (d8c <_sercom_get_default_pad+0x154>)
     d00:	e7a8      	b.n	c54 <_sercom_get_default_pad+0x1c>
     d02:	2901      	cmp	r1, #1
     d04:	d007      	beq.n	d16 <_sercom_get_default_pad+0xde>
     d06:	2900      	cmp	r1, #0
     d08:	d015      	beq.n	d36 <_sercom_get_default_pad+0xfe>
     d0a:	2902      	cmp	r1, #2
     d0c:	d005      	beq.n	d1a <_sercom_get_default_pad+0xe2>
     d0e:	2903      	cmp	r1, #3
     d10:	d005      	beq.n	d1e <_sercom_get_default_pad+0xe6>
	return 0;
     d12:	2000      	movs	r0, #0
     d14:	e79e      	b.n	c54 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     d16:	481e      	ldr	r0, [pc, #120]	; (d90 <_sercom_get_default_pad+0x158>)
     d18:	e79c      	b.n	c54 <_sercom_get_default_pad+0x1c>
     d1a:	481e      	ldr	r0, [pc, #120]	; (d94 <_sercom_get_default_pad+0x15c>)
     d1c:	e79a      	b.n	c54 <_sercom_get_default_pad+0x1c>
     d1e:	481e      	ldr	r0, [pc, #120]	; (d98 <_sercom_get_default_pad+0x160>)
     d20:	e798      	b.n	c54 <_sercom_get_default_pad+0x1c>
     d22:	481e      	ldr	r0, [pc, #120]	; (d9c <_sercom_get_default_pad+0x164>)
     d24:	e796      	b.n	c54 <_sercom_get_default_pad+0x1c>
     d26:	2003      	movs	r0, #3
     d28:	e794      	b.n	c54 <_sercom_get_default_pad+0x1c>
     d2a:	481d      	ldr	r0, [pc, #116]	; (da0 <_sercom_get_default_pad+0x168>)
     d2c:	e792      	b.n	c54 <_sercom_get_default_pad+0x1c>
     d2e:	481d      	ldr	r0, [pc, #116]	; (da4 <_sercom_get_default_pad+0x16c>)
     d30:	e790      	b.n	c54 <_sercom_get_default_pad+0x1c>
     d32:	481d      	ldr	r0, [pc, #116]	; (da8 <_sercom_get_default_pad+0x170>)
     d34:	e78e      	b.n	c54 <_sercom_get_default_pad+0x1c>
     d36:	481d      	ldr	r0, [pc, #116]	; (dac <_sercom_get_default_pad+0x174>)
     d38:	e78c      	b.n	c54 <_sercom_get_default_pad+0x1c>
     d3a:	46c0      	nop			; (mov r8, r8)
     d3c:	42001000 	.word	0x42001000
     d40:	42001800 	.word	0x42001800
     d44:	42001c00 	.word	0x42001c00
     d48:	42001400 	.word	0x42001400
     d4c:	42000800 	.word	0x42000800
     d50:	42000c00 	.word	0x42000c00
     d54:	00050003 	.word	0x00050003
     d58:	00060003 	.word	0x00060003
     d5c:	00070003 	.word	0x00070003
     d60:	00010003 	.word	0x00010003
     d64:	001e0003 	.word	0x001e0003
     d68:	001f0003 	.word	0x001f0003
     d6c:	000d0002 	.word	0x000d0002
     d70:	000e0002 	.word	0x000e0002
     d74:	000f0002 	.word	0x000f0002
     d78:	00110003 	.word	0x00110003
     d7c:	00120003 	.word	0x00120003
     d80:	00130003 	.word	0x00130003
     d84:	003f0005 	.word	0x003f0005
     d88:	003e0005 	.word	0x003e0005
     d8c:	00520005 	.word	0x00520005
     d90:	00170003 	.word	0x00170003
     d94:	00180003 	.word	0x00180003
     d98:	00190003 	.word	0x00190003
     d9c:	00040003 	.word	0x00040003
     da0:	000c0002 	.word	0x000c0002
     da4:	00100003 	.word	0x00100003
     da8:	00530005 	.word	0x00530005
     dac:	00160003 	.word	0x00160003

00000db0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     db0:	b530      	push	{r4, r5, lr}
     db2:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     db4:	4b0b      	ldr	r3, [pc, #44]	; (de4 <_sercom_get_sercom_inst_index+0x34>)
     db6:	466a      	mov	r2, sp
     db8:	cb32      	ldmia	r3!, {r1, r4, r5}
     dba:	c232      	stmia	r2!, {r1, r4, r5}
     dbc:	cb32      	ldmia	r3!, {r1, r4, r5}
     dbe:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     dc0:	9b00      	ldr	r3, [sp, #0]
     dc2:	4283      	cmp	r3, r0
     dc4:	d00b      	beq.n	dde <_sercom_get_sercom_inst_index+0x2e>
     dc6:	2301      	movs	r3, #1
     dc8:	009a      	lsls	r2, r3, #2
     dca:	4669      	mov	r1, sp
     dcc:	5852      	ldr	r2, [r2, r1]
     dce:	4282      	cmp	r2, r0
     dd0:	d006      	beq.n	de0 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     dd2:	3301      	adds	r3, #1
     dd4:	2b06      	cmp	r3, #6
     dd6:	d1f7      	bne.n	dc8 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     dd8:	2000      	movs	r0, #0
}
     dda:	b007      	add	sp, #28
     ddc:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     dde:	2300      	movs	r3, #0
			return i;
     de0:	b2d8      	uxtb	r0, r3
     de2:	e7fa      	b.n	dda <_sercom_get_sercom_inst_index+0x2a>
     de4:	000036d8 	.word	0x000036d8

00000de8 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     de8:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     dea:	2000      	movs	r0, #0
     dec:	4b08      	ldr	r3, [pc, #32]	; (e10 <delay_init+0x28>)
     dee:	4798      	blx	r3
     df0:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     df2:	4c08      	ldr	r4, [pc, #32]	; (e14 <delay_init+0x2c>)
     df4:	21fa      	movs	r1, #250	; 0xfa
     df6:	0089      	lsls	r1, r1, #2
     df8:	47a0      	blx	r4
     dfa:	4b07      	ldr	r3, [pc, #28]	; (e18 <delay_init+0x30>)
     dfc:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     dfe:	4907      	ldr	r1, [pc, #28]	; (e1c <delay_init+0x34>)
     e00:	0028      	movs	r0, r5
     e02:	47a0      	blx	r4
     e04:	4b06      	ldr	r3, [pc, #24]	; (e20 <delay_init+0x38>)
     e06:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     e08:	2205      	movs	r2, #5
     e0a:	4b06      	ldr	r3, [pc, #24]	; (e24 <delay_init+0x3c>)
     e0c:	601a      	str	r2, [r3, #0]
}
     e0e:	bd70      	pop	{r4, r5, r6, pc}
     e10:	0000127d 	.word	0x0000127d
     e14:	000018bd 	.word	0x000018bd
     e18:	20000000 	.word	0x20000000
     e1c:	000f4240 	.word	0x000f4240
     e20:	20000004 	.word	0x20000004
     e24:	e000e010 	.word	0xe000e010

00000e28 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     e28:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     e2a:	4b08      	ldr	r3, [pc, #32]	; (e4c <delay_cycles_us+0x24>)
     e2c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     e2e:	4a08      	ldr	r2, [pc, #32]	; (e50 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     e30:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e32:	2180      	movs	r1, #128	; 0x80
     e34:	0249      	lsls	r1, r1, #9
	while (n--) {
     e36:	3801      	subs	r0, #1
     e38:	d307      	bcc.n	e4a <delay_cycles_us+0x22>
	if (n > 0) {
     e3a:	2c00      	cmp	r4, #0
     e3c:	d0fb      	beq.n	e36 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     e3e:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     e40:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e42:	6813      	ldr	r3, [r2, #0]
     e44:	420b      	tst	r3, r1
     e46:	d0fc      	beq.n	e42 <delay_cycles_us+0x1a>
     e48:	e7f5      	b.n	e36 <delay_cycles_us+0xe>
	}
}
     e4a:	bd30      	pop	{r4, r5, pc}
     e4c:	20000004 	.word	0x20000004
     e50:	e000e010 	.word	0xe000e010

00000e54 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     e54:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     e56:	4b08      	ldr	r3, [pc, #32]	; (e78 <delay_cycles_ms+0x24>)
     e58:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     e5a:	4a08      	ldr	r2, [pc, #32]	; (e7c <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     e5c:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e5e:	2180      	movs	r1, #128	; 0x80
     e60:	0249      	lsls	r1, r1, #9
	while (n--) {
     e62:	3801      	subs	r0, #1
     e64:	d307      	bcc.n	e76 <delay_cycles_ms+0x22>
	if (n > 0) {
     e66:	2c00      	cmp	r4, #0
     e68:	d0fb      	beq.n	e62 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     e6a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     e6c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     e6e:	6813      	ldr	r3, [r2, #0]
     e70:	420b      	tst	r3, r1
     e72:	d0fc      	beq.n	e6e <delay_cycles_ms+0x1a>
     e74:	e7f5      	b.n	e62 <delay_cycles_ms+0xe>
	}
}
     e76:	bd30      	pop	{r4, r5, pc}
     e78:	20000000 	.word	0x20000000
     e7c:	e000e010 	.word	0xe000e010

00000e80 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     e80:	4b0c      	ldr	r3, [pc, #48]	; (eb4 <cpu_irq_enter_critical+0x34>)
     e82:	681b      	ldr	r3, [r3, #0]
     e84:	2b00      	cmp	r3, #0
     e86:	d106      	bne.n	e96 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     e88:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     e8c:	2b00      	cmp	r3, #0
     e8e:	d007      	beq.n	ea0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     e90:	2200      	movs	r2, #0
     e92:	4b09      	ldr	r3, [pc, #36]	; (eb8 <cpu_irq_enter_critical+0x38>)
     e94:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     e96:	4a07      	ldr	r2, [pc, #28]	; (eb4 <cpu_irq_enter_critical+0x34>)
     e98:	6813      	ldr	r3, [r2, #0]
     e9a:	3301      	adds	r3, #1
     e9c:	6013      	str	r3, [r2, #0]
}
     e9e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     ea0:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     ea2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     ea6:	2200      	movs	r2, #0
     ea8:	4b04      	ldr	r3, [pc, #16]	; (ebc <cpu_irq_enter_critical+0x3c>)
     eaa:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     eac:	3201      	adds	r2, #1
     eae:	4b02      	ldr	r3, [pc, #8]	; (eb8 <cpu_irq_enter_critical+0x38>)
     eb0:	701a      	strb	r2, [r3, #0]
     eb2:	e7f0      	b.n	e96 <cpu_irq_enter_critical+0x16>
     eb4:	200000ac 	.word	0x200000ac
     eb8:	200000b0 	.word	0x200000b0
     ebc:	20000008 	.word	0x20000008

00000ec0 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     ec0:	4b08      	ldr	r3, [pc, #32]	; (ee4 <cpu_irq_leave_critical+0x24>)
     ec2:	681a      	ldr	r2, [r3, #0]
     ec4:	3a01      	subs	r2, #1
     ec6:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     ec8:	681b      	ldr	r3, [r3, #0]
     eca:	2b00      	cmp	r3, #0
     ecc:	d109      	bne.n	ee2 <cpu_irq_leave_critical+0x22>
     ece:	4b06      	ldr	r3, [pc, #24]	; (ee8 <cpu_irq_leave_critical+0x28>)
     ed0:	781b      	ldrb	r3, [r3, #0]
     ed2:	2b00      	cmp	r3, #0
     ed4:	d005      	beq.n	ee2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     ed6:	2201      	movs	r2, #1
     ed8:	4b04      	ldr	r3, [pc, #16]	; (eec <cpu_irq_leave_critical+0x2c>)
     eda:	701a      	strb	r2, [r3, #0]
     edc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     ee0:	b662      	cpsie	i
	}
}
     ee2:	4770      	bx	lr
     ee4:	200000ac 	.word	0x200000ac
     ee8:	200000b0 	.word	0x200000b0
     eec:	20000008 	.word	0x20000008

00000ef0 <system_board_init>:




void system_board_init(void)
{
     ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
     ef2:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     ef4:	ac01      	add	r4, sp, #4
     ef6:	2501      	movs	r5, #1
     ef8:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     efa:	2700      	movs	r7, #0
     efc:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     efe:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     f00:	0021      	movs	r1, r4
     f02:	2013      	movs	r0, #19
     f04:	4e06      	ldr	r6, [pc, #24]	; (f20 <system_board_init+0x30>)
     f06:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     f08:	2280      	movs	r2, #128	; 0x80
     f0a:	0312      	lsls	r2, r2, #12
     f0c:	4b05      	ldr	r3, [pc, #20]	; (f24 <system_board_init+0x34>)
     f0e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     f10:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     f12:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     f14:	0021      	movs	r1, r4
     f16:	201c      	movs	r0, #28
     f18:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
     f1a:	b003      	add	sp, #12
     f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f1e:	46c0      	nop			; (mov r8, r8)
     f20:	00000f29 	.word	0x00000f29
     f24:	41004400 	.word	0x41004400

00000f28 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     f28:	b500      	push	{lr}
     f2a:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     f2c:	ab01      	add	r3, sp, #4
     f2e:	2280      	movs	r2, #128	; 0x80
     f30:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     f32:	780a      	ldrb	r2, [r1, #0]
     f34:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     f36:	784a      	ldrb	r2, [r1, #1]
     f38:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     f3a:	788a      	ldrb	r2, [r1, #2]
     f3c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     f3e:	0019      	movs	r1, r3
     f40:	4b01      	ldr	r3, [pc, #4]	; (f48 <port_pin_set_config+0x20>)
     f42:	4798      	blx	r3
}
     f44:	b003      	add	sp, #12
     f46:	bd00      	pop	{pc}
     f48:	0000148d 	.word	0x0000148d

00000f4c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     f4c:	b510      	push	{r4, lr}
	switch (clock_source) {
     f4e:	2808      	cmp	r0, #8
     f50:	d803      	bhi.n	f5a <system_clock_source_get_hz+0xe>
     f52:	0080      	lsls	r0, r0, #2
     f54:	4b1c      	ldr	r3, [pc, #112]	; (fc8 <system_clock_source_get_hz+0x7c>)
     f56:	581b      	ldr	r3, [r3, r0]
     f58:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     f5a:	2000      	movs	r0, #0
     f5c:	e032      	b.n	fc4 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
     f5e:	4b1b      	ldr	r3, [pc, #108]	; (fcc <system_clock_source_get_hz+0x80>)
     f60:	6918      	ldr	r0, [r3, #16]
     f62:	e02f      	b.n	fc4 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     f64:	4b1a      	ldr	r3, [pc, #104]	; (fd0 <system_clock_source_get_hz+0x84>)
     f66:	6a1b      	ldr	r3, [r3, #32]
     f68:	059b      	lsls	r3, r3, #22
     f6a:	0f9b      	lsrs	r3, r3, #30
     f6c:	4819      	ldr	r0, [pc, #100]	; (fd4 <system_clock_source_get_hz+0x88>)
     f6e:	40d8      	lsrs	r0, r3
     f70:	e028      	b.n	fc4 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
     f72:	4b16      	ldr	r3, [pc, #88]	; (fcc <system_clock_source_get_hz+0x80>)
     f74:	6958      	ldr	r0, [r3, #20]
     f76:	e025      	b.n	fc4 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     f78:	4b14      	ldr	r3, [pc, #80]	; (fcc <system_clock_source_get_hz+0x80>)
     f7a:	681b      	ldr	r3, [r3, #0]
			return 0;
     f7c:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     f7e:	079b      	lsls	r3, r3, #30
     f80:	d520      	bpl.n	fc4 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     f82:	4913      	ldr	r1, [pc, #76]	; (fd0 <system_clock_source_get_hz+0x84>)
     f84:	2210      	movs	r2, #16
     f86:	68cb      	ldr	r3, [r1, #12]
     f88:	421a      	tst	r2, r3
     f8a:	d0fc      	beq.n	f86 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
     f8c:	4b0f      	ldr	r3, [pc, #60]	; (fcc <system_clock_source_get_hz+0x80>)
     f8e:	681a      	ldr	r2, [r3, #0]
     f90:	2324      	movs	r3, #36	; 0x24
     f92:	4013      	ands	r3, r2
     f94:	2b04      	cmp	r3, #4
     f96:	d001      	beq.n	f9c <system_clock_source_get_hz+0x50>
			return 48000000UL;
     f98:	480f      	ldr	r0, [pc, #60]	; (fd8 <system_clock_source_get_hz+0x8c>)
     f9a:	e013      	b.n	fc4 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     f9c:	2000      	movs	r0, #0
     f9e:	4b0f      	ldr	r3, [pc, #60]	; (fdc <system_clock_source_get_hz+0x90>)
     fa0:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     fa2:	4b0a      	ldr	r3, [pc, #40]	; (fcc <system_clock_source_get_hz+0x80>)
     fa4:	689b      	ldr	r3, [r3, #8]
     fa6:	041b      	lsls	r3, r3, #16
     fa8:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     faa:	4358      	muls	r0, r3
     fac:	e00a      	b.n	fc4 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     fae:	2350      	movs	r3, #80	; 0x50
     fb0:	4a07      	ldr	r2, [pc, #28]	; (fd0 <system_clock_source_get_hz+0x84>)
     fb2:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     fb4:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     fb6:	075b      	lsls	r3, r3, #29
     fb8:	d504      	bpl.n	fc4 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
     fba:	4b04      	ldr	r3, [pc, #16]	; (fcc <system_clock_source_get_hz+0x80>)
     fbc:	68d8      	ldr	r0, [r3, #12]
     fbe:	e001      	b.n	fc4 <system_clock_source_get_hz+0x78>
		return 32768UL;
     fc0:	2080      	movs	r0, #128	; 0x80
     fc2:	0200      	lsls	r0, r0, #8
	}
}
     fc4:	bd10      	pop	{r4, pc}
     fc6:	46c0      	nop			; (mov r8, r8)
     fc8:	000036f0 	.word	0x000036f0
     fcc:	200000b4 	.word	0x200000b4
     fd0:	40000800 	.word	0x40000800
     fd4:	007a1200 	.word	0x007a1200
     fd8:	02dc6c00 	.word	0x02dc6c00
     fdc:	000013b1 	.word	0x000013b1

00000fe0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     fe0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     fe2:	490c      	ldr	r1, [pc, #48]	; (1014 <system_clock_source_osc8m_set_config+0x34>)
     fe4:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     fe6:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     fe8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     fea:	7840      	ldrb	r0, [r0, #1]
     fec:	2201      	movs	r2, #1
     fee:	4010      	ands	r0, r2
     ff0:	0180      	lsls	r0, r0, #6
     ff2:	2640      	movs	r6, #64	; 0x40
     ff4:	43b3      	bics	r3, r6
     ff6:	4303      	orrs	r3, r0
     ff8:	402a      	ands	r2, r5
     ffa:	01d2      	lsls	r2, r2, #7
     ffc:	2080      	movs	r0, #128	; 0x80
     ffe:	4383      	bics	r3, r0
    1000:	4313      	orrs	r3, r2
    1002:	2203      	movs	r2, #3
    1004:	4022      	ands	r2, r4
    1006:	0212      	lsls	r2, r2, #8
    1008:	4803      	ldr	r0, [pc, #12]	; (1018 <system_clock_source_osc8m_set_config+0x38>)
    100a:	4003      	ands	r3, r0
    100c:	4313      	orrs	r3, r2
    100e:	620b      	str	r3, [r1, #32]
}
    1010:	bd70      	pop	{r4, r5, r6, pc}
    1012:	46c0      	nop			; (mov r8, r8)
    1014:	40000800 	.word	0x40000800
    1018:	fffffcff 	.word	0xfffffcff

0000101c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    101c:	2808      	cmp	r0, #8
    101e:	d803      	bhi.n	1028 <system_clock_source_enable+0xc>
    1020:	0080      	lsls	r0, r0, #2
    1022:	4b25      	ldr	r3, [pc, #148]	; (10b8 <system_clock_source_enable+0x9c>)
    1024:	581b      	ldr	r3, [r3, r0]
    1026:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1028:	2017      	movs	r0, #23
    102a:	e044      	b.n	10b6 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    102c:	4a23      	ldr	r2, [pc, #140]	; (10bc <system_clock_source_enable+0xa0>)
    102e:	6a13      	ldr	r3, [r2, #32]
    1030:	2102      	movs	r1, #2
    1032:	430b      	orrs	r3, r1
    1034:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1036:	2000      	movs	r0, #0
    1038:	e03d      	b.n	10b6 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    103a:	4a20      	ldr	r2, [pc, #128]	; (10bc <system_clock_source_enable+0xa0>)
    103c:	6993      	ldr	r3, [r2, #24]
    103e:	2102      	movs	r1, #2
    1040:	430b      	orrs	r3, r1
    1042:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1044:	2000      	movs	r0, #0
		break;
    1046:	e036      	b.n	10b6 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1048:	4a1c      	ldr	r2, [pc, #112]	; (10bc <system_clock_source_enable+0xa0>)
    104a:	8a13      	ldrh	r3, [r2, #16]
    104c:	2102      	movs	r1, #2
    104e:	430b      	orrs	r3, r1
    1050:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    1052:	2000      	movs	r0, #0
		break;
    1054:	e02f      	b.n	10b6 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1056:	4a19      	ldr	r2, [pc, #100]	; (10bc <system_clock_source_enable+0xa0>)
    1058:	8a93      	ldrh	r3, [r2, #20]
    105a:	2102      	movs	r1, #2
    105c:	430b      	orrs	r3, r1
    105e:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    1060:	2000      	movs	r0, #0
		break;
    1062:	e028      	b.n	10b6 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1064:	4916      	ldr	r1, [pc, #88]	; (10c0 <system_clock_source_enable+0xa4>)
    1066:	680b      	ldr	r3, [r1, #0]
    1068:	2202      	movs	r2, #2
    106a:	4313      	orrs	r3, r2
    106c:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    106e:	4b13      	ldr	r3, [pc, #76]	; (10bc <system_clock_source_enable+0xa0>)
    1070:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1072:	0019      	movs	r1, r3
    1074:	320e      	adds	r2, #14
    1076:	68cb      	ldr	r3, [r1, #12]
    1078:	421a      	tst	r2, r3
    107a:	d0fc      	beq.n	1076 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    107c:	4a10      	ldr	r2, [pc, #64]	; (10c0 <system_clock_source_enable+0xa4>)
    107e:	6891      	ldr	r1, [r2, #8]
    1080:	4b0e      	ldr	r3, [pc, #56]	; (10bc <system_clock_source_enable+0xa0>)
    1082:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1084:	6852      	ldr	r2, [r2, #4]
    1086:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1088:	2200      	movs	r2, #0
    108a:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    108c:	0019      	movs	r1, r3
    108e:	3210      	adds	r2, #16
    1090:	68cb      	ldr	r3, [r1, #12]
    1092:	421a      	tst	r2, r3
    1094:	d0fc      	beq.n	1090 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1096:	4b0a      	ldr	r3, [pc, #40]	; (10c0 <system_clock_source_enable+0xa4>)
    1098:	681b      	ldr	r3, [r3, #0]
    109a:	b29b      	uxth	r3, r3
    109c:	4a07      	ldr	r2, [pc, #28]	; (10bc <system_clock_source_enable+0xa0>)
    109e:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    10a0:	2000      	movs	r0, #0
    10a2:	e008      	b.n	10b6 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    10a4:	4905      	ldr	r1, [pc, #20]	; (10bc <system_clock_source_enable+0xa0>)
    10a6:	2244      	movs	r2, #68	; 0x44
    10a8:	5c8b      	ldrb	r3, [r1, r2]
    10aa:	2002      	movs	r0, #2
    10ac:	4303      	orrs	r3, r0
    10ae:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    10b0:	2000      	movs	r0, #0
		break;
    10b2:	e000      	b.n	10b6 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    10b4:	2000      	movs	r0, #0
}
    10b6:	4770      	bx	lr
    10b8:	00003714 	.word	0x00003714
    10bc:	40000800 	.word	0x40000800
    10c0:	200000b4 	.word	0x200000b4

000010c4 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    10c4:	b530      	push	{r4, r5, lr}
    10c6:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    10c8:	22c2      	movs	r2, #194	; 0xc2
    10ca:	00d2      	lsls	r2, r2, #3
    10cc:	4b1a      	ldr	r3, [pc, #104]	; (1138 <system_clock_init+0x74>)
    10ce:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    10d0:	4a1a      	ldr	r2, [pc, #104]	; (113c <system_clock_init+0x78>)
    10d2:	6853      	ldr	r3, [r2, #4]
    10d4:	211e      	movs	r1, #30
    10d6:	438b      	bics	r3, r1
    10d8:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    10da:	2301      	movs	r3, #1
    10dc:	466a      	mov	r2, sp
    10de:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    10e0:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    10e2:	4d17      	ldr	r5, [pc, #92]	; (1140 <system_clock_init+0x7c>)
    10e4:	b2e0      	uxtb	r0, r4
    10e6:	4669      	mov	r1, sp
    10e8:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    10ea:	3401      	adds	r4, #1
    10ec:	2c25      	cmp	r4, #37	; 0x25
    10ee:	d1f9      	bne.n	10e4 <system_clock_init+0x20>
	config->run_in_standby  = false;
    10f0:	a803      	add	r0, sp, #12
    10f2:	2400      	movs	r4, #0
    10f4:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    10f6:	2501      	movs	r5, #1
    10f8:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    10fa:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    10fc:	4b11      	ldr	r3, [pc, #68]	; (1144 <system_clock_init+0x80>)
    10fe:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1100:	2006      	movs	r0, #6
    1102:	4b11      	ldr	r3, [pc, #68]	; (1148 <system_clock_init+0x84>)
    1104:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1106:	4b11      	ldr	r3, [pc, #68]	; (114c <system_clock_init+0x88>)
    1108:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    110a:	4b11      	ldr	r3, [pc, #68]	; (1150 <system_clock_init+0x8c>)
    110c:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    110e:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    1110:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    1112:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    1114:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    1116:	466b      	mov	r3, sp
    1118:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    111a:	2306      	movs	r3, #6
    111c:	466a      	mov	r2, sp
    111e:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
    1120:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    1122:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1124:	4669      	mov	r1, sp
    1126:	2000      	movs	r0, #0
    1128:	4b0a      	ldr	r3, [pc, #40]	; (1154 <system_clock_init+0x90>)
    112a:	4798      	blx	r3
    112c:	2000      	movs	r0, #0
    112e:	4b0a      	ldr	r3, [pc, #40]	; (1158 <system_clock_init+0x94>)
    1130:	4798      	blx	r3
#endif
}
    1132:	b005      	add	sp, #20
    1134:	bd30      	pop	{r4, r5, pc}
    1136:	46c0      	nop			; (mov r8, r8)
    1138:	40000800 	.word	0x40000800
    113c:	41004000 	.word	0x41004000
    1140:	00001395 	.word	0x00001395
    1144:	00000fe1 	.word	0x00000fe1
    1148:	0000101d 	.word	0x0000101d
    114c:	0000115d 	.word	0x0000115d
    1150:	40000400 	.word	0x40000400
    1154:	00001181 	.word	0x00001181
    1158:	00001239 	.word	0x00001239

0000115c <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    115c:	4a06      	ldr	r2, [pc, #24]	; (1178 <system_gclk_init+0x1c>)
    115e:	6993      	ldr	r3, [r2, #24]
    1160:	2108      	movs	r1, #8
    1162:	430b      	orrs	r3, r1
    1164:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1166:	2201      	movs	r2, #1
    1168:	4b04      	ldr	r3, [pc, #16]	; (117c <system_gclk_init+0x20>)
    116a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    116c:	0019      	movs	r1, r3
    116e:	780b      	ldrb	r3, [r1, #0]
    1170:	4213      	tst	r3, r2
    1172:	d1fc      	bne.n	116e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1174:	4770      	bx	lr
    1176:	46c0      	nop			; (mov r8, r8)
    1178:	40000400 	.word	0x40000400
    117c:	40000c00 	.word	0x40000c00

00001180 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1180:	b570      	push	{r4, r5, r6, lr}
    1182:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1184:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1186:	780d      	ldrb	r5, [r1, #0]
    1188:	022d      	lsls	r5, r5, #8
    118a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    118c:	784b      	ldrb	r3, [r1, #1]
    118e:	2b00      	cmp	r3, #0
    1190:	d002      	beq.n	1198 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1192:	2380      	movs	r3, #128	; 0x80
    1194:	02db      	lsls	r3, r3, #11
    1196:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1198:	7a4b      	ldrb	r3, [r1, #9]
    119a:	2b00      	cmp	r3, #0
    119c:	d002      	beq.n	11a4 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    119e:	2380      	movs	r3, #128	; 0x80
    11a0:	031b      	lsls	r3, r3, #12
    11a2:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    11a4:	6848      	ldr	r0, [r1, #4]
    11a6:	2801      	cmp	r0, #1
    11a8:	d910      	bls.n	11cc <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    11aa:	1e43      	subs	r3, r0, #1
    11ac:	4218      	tst	r0, r3
    11ae:	d134      	bne.n	121a <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    11b0:	2802      	cmp	r0, #2
    11b2:	d930      	bls.n	1216 <system_gclk_gen_set_config+0x96>
    11b4:	2302      	movs	r3, #2
    11b6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    11b8:	3201      	adds	r2, #1
						mask <<= 1) {
    11ba:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    11bc:	4298      	cmp	r0, r3
    11be:	d8fb      	bhi.n	11b8 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    11c0:	0212      	lsls	r2, r2, #8
    11c2:	4332      	orrs	r2, r6
    11c4:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    11c6:	2380      	movs	r3, #128	; 0x80
    11c8:	035b      	lsls	r3, r3, #13
    11ca:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    11cc:	7a0b      	ldrb	r3, [r1, #8]
    11ce:	2b00      	cmp	r3, #0
    11d0:	d002      	beq.n	11d8 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    11d2:	2380      	movs	r3, #128	; 0x80
    11d4:	039b      	lsls	r3, r3, #14
    11d6:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11d8:	4a13      	ldr	r2, [pc, #76]	; (1228 <system_gclk_gen_set_config+0xa8>)
    11da:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    11dc:	b25b      	sxtb	r3, r3
    11de:	2b00      	cmp	r3, #0
    11e0:	dbfb      	blt.n	11da <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    11e2:	4b12      	ldr	r3, [pc, #72]	; (122c <system_gclk_gen_set_config+0xac>)
    11e4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    11e6:	4b12      	ldr	r3, [pc, #72]	; (1230 <system_gclk_gen_set_config+0xb0>)
    11e8:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11ea:	4a0f      	ldr	r2, [pc, #60]	; (1228 <system_gclk_gen_set_config+0xa8>)
    11ec:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    11ee:	b25b      	sxtb	r3, r3
    11f0:	2b00      	cmp	r3, #0
    11f2:	dbfb      	blt.n	11ec <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    11f4:	4b0c      	ldr	r3, [pc, #48]	; (1228 <system_gclk_gen_set_config+0xa8>)
    11f6:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11f8:	001a      	movs	r2, r3
    11fa:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    11fc:	b25b      	sxtb	r3, r3
    11fe:	2b00      	cmp	r3, #0
    1200:	dbfb      	blt.n	11fa <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1202:	4a09      	ldr	r2, [pc, #36]	; (1228 <system_gclk_gen_set_config+0xa8>)
    1204:	6853      	ldr	r3, [r2, #4]
    1206:	2180      	movs	r1, #128	; 0x80
    1208:	0249      	lsls	r1, r1, #9
    120a:	400b      	ands	r3, r1
    120c:	431d      	orrs	r5, r3
    120e:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    1210:	4b08      	ldr	r3, [pc, #32]	; (1234 <system_gclk_gen_set_config+0xb4>)
    1212:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1214:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    1216:	2200      	movs	r2, #0
    1218:	e7d2      	b.n	11c0 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    121a:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    121c:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    121e:	2380      	movs	r3, #128	; 0x80
    1220:	029b      	lsls	r3, r3, #10
    1222:	431d      	orrs	r5, r3
    1224:	e7d2      	b.n	11cc <system_gclk_gen_set_config+0x4c>
    1226:	46c0      	nop			; (mov r8, r8)
    1228:	40000c00 	.word	0x40000c00
    122c:	00000e81 	.word	0x00000e81
    1230:	40000c08 	.word	0x40000c08
    1234:	00000ec1 	.word	0x00000ec1

00001238 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1238:	b510      	push	{r4, lr}
    123a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    123c:	4a0b      	ldr	r2, [pc, #44]	; (126c <system_gclk_gen_enable+0x34>)
    123e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1240:	b25b      	sxtb	r3, r3
    1242:	2b00      	cmp	r3, #0
    1244:	dbfb      	blt.n	123e <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1246:	4b0a      	ldr	r3, [pc, #40]	; (1270 <system_gclk_gen_enable+0x38>)
    1248:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    124a:	4b0a      	ldr	r3, [pc, #40]	; (1274 <system_gclk_gen_enable+0x3c>)
    124c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    124e:	4a07      	ldr	r2, [pc, #28]	; (126c <system_gclk_gen_enable+0x34>)
    1250:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1252:	b25b      	sxtb	r3, r3
    1254:	2b00      	cmp	r3, #0
    1256:	dbfb      	blt.n	1250 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1258:	4a04      	ldr	r2, [pc, #16]	; (126c <system_gclk_gen_enable+0x34>)
    125a:	6851      	ldr	r1, [r2, #4]
    125c:	2380      	movs	r3, #128	; 0x80
    125e:	025b      	lsls	r3, r3, #9
    1260:	430b      	orrs	r3, r1
    1262:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1264:	4b04      	ldr	r3, [pc, #16]	; (1278 <system_gclk_gen_enable+0x40>)
    1266:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1268:	bd10      	pop	{r4, pc}
    126a:	46c0      	nop			; (mov r8, r8)
    126c:	40000c00 	.word	0x40000c00
    1270:	00000e81 	.word	0x00000e81
    1274:	40000c04 	.word	0x40000c04
    1278:	00000ec1 	.word	0x00000ec1

0000127c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    127c:	b570      	push	{r4, r5, r6, lr}
    127e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1280:	4a1a      	ldr	r2, [pc, #104]	; (12ec <system_gclk_gen_get_hz+0x70>)
    1282:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1284:	b25b      	sxtb	r3, r3
    1286:	2b00      	cmp	r3, #0
    1288:	dbfb      	blt.n	1282 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    128a:	4b19      	ldr	r3, [pc, #100]	; (12f0 <system_gclk_gen_get_hz+0x74>)
    128c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    128e:	4b19      	ldr	r3, [pc, #100]	; (12f4 <system_gclk_gen_get_hz+0x78>)
    1290:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1292:	4a16      	ldr	r2, [pc, #88]	; (12ec <system_gclk_gen_get_hz+0x70>)
    1294:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1296:	b25b      	sxtb	r3, r3
    1298:	2b00      	cmp	r3, #0
    129a:	dbfb      	blt.n	1294 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    129c:	4e13      	ldr	r6, [pc, #76]	; (12ec <system_gclk_gen_get_hz+0x70>)
    129e:	6870      	ldr	r0, [r6, #4]
    12a0:	04c0      	lsls	r0, r0, #19
    12a2:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    12a4:	4b14      	ldr	r3, [pc, #80]	; (12f8 <system_gclk_gen_get_hz+0x7c>)
    12a6:	4798      	blx	r3
    12a8:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    12aa:	4b12      	ldr	r3, [pc, #72]	; (12f4 <system_gclk_gen_get_hz+0x78>)
    12ac:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    12ae:	6876      	ldr	r6, [r6, #4]
    12b0:	02f6      	lsls	r6, r6, #11
    12b2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    12b4:	4b11      	ldr	r3, [pc, #68]	; (12fc <system_gclk_gen_get_hz+0x80>)
    12b6:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    12b8:	4a0c      	ldr	r2, [pc, #48]	; (12ec <system_gclk_gen_get_hz+0x70>)
    12ba:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    12bc:	b25b      	sxtb	r3, r3
    12be:	2b00      	cmp	r3, #0
    12c0:	dbfb      	blt.n	12ba <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    12c2:	4b0a      	ldr	r3, [pc, #40]	; (12ec <system_gclk_gen_get_hz+0x70>)
    12c4:	689c      	ldr	r4, [r3, #8]
    12c6:	0224      	lsls	r4, r4, #8
    12c8:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    12ca:	4b0d      	ldr	r3, [pc, #52]	; (1300 <system_gclk_gen_get_hz+0x84>)
    12cc:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    12ce:	2e00      	cmp	r6, #0
    12d0:	d107      	bne.n	12e2 <system_gclk_gen_get_hz+0x66>
    12d2:	2c01      	cmp	r4, #1
    12d4:	d907      	bls.n	12e6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    12d6:	0021      	movs	r1, r4
    12d8:	0028      	movs	r0, r5
    12da:	4b0a      	ldr	r3, [pc, #40]	; (1304 <system_gclk_gen_get_hz+0x88>)
    12dc:	4798      	blx	r3
    12de:	0005      	movs	r5, r0
    12e0:	e001      	b.n	12e6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    12e2:	3401      	adds	r4, #1
    12e4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    12e6:	0028      	movs	r0, r5
    12e8:	bd70      	pop	{r4, r5, r6, pc}
    12ea:	46c0      	nop			; (mov r8, r8)
    12ec:	40000c00 	.word	0x40000c00
    12f0:	00000e81 	.word	0x00000e81
    12f4:	40000c04 	.word	0x40000c04
    12f8:	00000f4d 	.word	0x00000f4d
    12fc:	40000c08 	.word	0x40000c08
    1300:	00000ec1 	.word	0x00000ec1
    1304:	000018bd 	.word	0x000018bd

00001308 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1308:	b510      	push	{r4, lr}
    130a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    130c:	4b06      	ldr	r3, [pc, #24]	; (1328 <system_gclk_chan_enable+0x20>)
    130e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1310:	4b06      	ldr	r3, [pc, #24]	; (132c <system_gclk_chan_enable+0x24>)
    1312:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1314:	4a06      	ldr	r2, [pc, #24]	; (1330 <system_gclk_chan_enable+0x28>)
    1316:	8853      	ldrh	r3, [r2, #2]
    1318:	2180      	movs	r1, #128	; 0x80
    131a:	01c9      	lsls	r1, r1, #7
    131c:	430b      	orrs	r3, r1
    131e:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1320:	4b04      	ldr	r3, [pc, #16]	; (1334 <system_gclk_chan_enable+0x2c>)
    1322:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1324:	bd10      	pop	{r4, pc}
    1326:	46c0      	nop			; (mov r8, r8)
    1328:	00000e81 	.word	0x00000e81
    132c:	40000c02 	.word	0x40000c02
    1330:	40000c00 	.word	0x40000c00
    1334:	00000ec1 	.word	0x00000ec1

00001338 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1338:	b510      	push	{r4, lr}
    133a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    133c:	4b0f      	ldr	r3, [pc, #60]	; (137c <system_gclk_chan_disable+0x44>)
    133e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1340:	4b0f      	ldr	r3, [pc, #60]	; (1380 <system_gclk_chan_disable+0x48>)
    1342:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1344:	4a0f      	ldr	r2, [pc, #60]	; (1384 <system_gclk_chan_disable+0x4c>)
    1346:	8853      	ldrh	r3, [r2, #2]
    1348:	051b      	lsls	r3, r3, #20
    134a:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    134c:	8853      	ldrh	r3, [r2, #2]
    134e:	490e      	ldr	r1, [pc, #56]	; (1388 <system_gclk_chan_disable+0x50>)
    1350:	400b      	ands	r3, r1
    1352:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1354:	8853      	ldrh	r3, [r2, #2]
    1356:	490d      	ldr	r1, [pc, #52]	; (138c <system_gclk_chan_disable+0x54>)
    1358:	400b      	ands	r3, r1
    135a:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    135c:	0011      	movs	r1, r2
    135e:	2280      	movs	r2, #128	; 0x80
    1360:	01d2      	lsls	r2, r2, #7
    1362:	884b      	ldrh	r3, [r1, #2]
    1364:	4213      	tst	r3, r2
    1366:	d1fc      	bne.n	1362 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1368:	4906      	ldr	r1, [pc, #24]	; (1384 <system_gclk_chan_disable+0x4c>)
    136a:	884a      	ldrh	r2, [r1, #2]
    136c:	0203      	lsls	r3, r0, #8
    136e:	4806      	ldr	r0, [pc, #24]	; (1388 <system_gclk_chan_disable+0x50>)
    1370:	4002      	ands	r2, r0
    1372:	4313      	orrs	r3, r2
    1374:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1376:	4b06      	ldr	r3, [pc, #24]	; (1390 <system_gclk_chan_disable+0x58>)
    1378:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    137a:	bd10      	pop	{r4, pc}
    137c:	00000e81 	.word	0x00000e81
    1380:	40000c02 	.word	0x40000c02
    1384:	40000c00 	.word	0x40000c00
    1388:	fffff0ff 	.word	0xfffff0ff
    138c:	ffffbfff 	.word	0xffffbfff
    1390:	00000ec1 	.word	0x00000ec1

00001394 <system_gclk_chan_set_config>:
{
    1394:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1396:	780c      	ldrb	r4, [r1, #0]
    1398:	0224      	lsls	r4, r4, #8
    139a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    139c:	4b02      	ldr	r3, [pc, #8]	; (13a8 <system_gclk_chan_set_config+0x14>)
    139e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    13a0:	b2a4      	uxth	r4, r4
    13a2:	4b02      	ldr	r3, [pc, #8]	; (13ac <system_gclk_chan_set_config+0x18>)
    13a4:	805c      	strh	r4, [r3, #2]
}
    13a6:	bd10      	pop	{r4, pc}
    13a8:	00001339 	.word	0x00001339
    13ac:	40000c00 	.word	0x40000c00

000013b0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    13b0:	b510      	push	{r4, lr}
    13b2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    13b4:	4b06      	ldr	r3, [pc, #24]	; (13d0 <system_gclk_chan_get_hz+0x20>)
    13b6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    13b8:	4b06      	ldr	r3, [pc, #24]	; (13d4 <system_gclk_chan_get_hz+0x24>)
    13ba:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    13bc:	4b06      	ldr	r3, [pc, #24]	; (13d8 <system_gclk_chan_get_hz+0x28>)
    13be:	885c      	ldrh	r4, [r3, #2]
    13c0:	0524      	lsls	r4, r4, #20
    13c2:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    13c4:	4b05      	ldr	r3, [pc, #20]	; (13dc <system_gclk_chan_get_hz+0x2c>)
    13c6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    13c8:	0020      	movs	r0, r4
    13ca:	4b05      	ldr	r3, [pc, #20]	; (13e0 <system_gclk_chan_get_hz+0x30>)
    13cc:	4798      	blx	r3
}
    13ce:	bd10      	pop	{r4, pc}
    13d0:	00000e81 	.word	0x00000e81
    13d4:	40000c02 	.word	0x40000c02
    13d8:	40000c00 	.word	0x40000c00
    13dc:	00000ec1 	.word	0x00000ec1
    13e0:	0000127d 	.word	0x0000127d

000013e4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    13e4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    13e6:	78d3      	ldrb	r3, [r2, #3]
    13e8:	2b00      	cmp	r3, #0
    13ea:	d135      	bne.n	1458 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    13ec:	7813      	ldrb	r3, [r2, #0]
    13ee:	2b80      	cmp	r3, #128	; 0x80
    13f0:	d029      	beq.n	1446 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    13f2:	061b      	lsls	r3, r3, #24
    13f4:	2480      	movs	r4, #128	; 0x80
    13f6:	0264      	lsls	r4, r4, #9
    13f8:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    13fa:	7854      	ldrb	r4, [r2, #1]
    13fc:	2502      	movs	r5, #2
    13fe:	43ac      	bics	r4, r5
    1400:	d106      	bne.n	1410 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1402:	7894      	ldrb	r4, [r2, #2]
    1404:	2c00      	cmp	r4, #0
    1406:	d120      	bne.n	144a <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1408:	2480      	movs	r4, #128	; 0x80
    140a:	02a4      	lsls	r4, r4, #10
    140c:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    140e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1410:	7854      	ldrb	r4, [r2, #1]
    1412:	3c01      	subs	r4, #1
    1414:	2c01      	cmp	r4, #1
    1416:	d91c      	bls.n	1452 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1418:	040d      	lsls	r5, r1, #16
    141a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    141c:	24a0      	movs	r4, #160	; 0xa0
    141e:	05e4      	lsls	r4, r4, #23
    1420:	432c      	orrs	r4, r5
    1422:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1424:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1426:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1428:	24d0      	movs	r4, #208	; 0xd0
    142a:	0624      	lsls	r4, r4, #24
    142c:	432c      	orrs	r4, r5
    142e:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1430:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1432:	78d4      	ldrb	r4, [r2, #3]
    1434:	2c00      	cmp	r4, #0
    1436:	d122      	bne.n	147e <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1438:	035b      	lsls	r3, r3, #13
    143a:	d51c      	bpl.n	1476 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    143c:	7893      	ldrb	r3, [r2, #2]
    143e:	2b01      	cmp	r3, #1
    1440:	d01e      	beq.n	1480 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1442:	6141      	str	r1, [r0, #20]
    1444:	e017      	b.n	1476 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1446:	2300      	movs	r3, #0
    1448:	e7d7      	b.n	13fa <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    144a:	24c0      	movs	r4, #192	; 0xc0
    144c:	02e4      	lsls	r4, r4, #11
    144e:	4323      	orrs	r3, r4
    1450:	e7dd      	b.n	140e <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1452:	4c0d      	ldr	r4, [pc, #52]	; (1488 <_system_pinmux_config+0xa4>)
    1454:	4023      	ands	r3, r4
    1456:	e7df      	b.n	1418 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1458:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    145a:	040c      	lsls	r4, r1, #16
    145c:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    145e:	23a0      	movs	r3, #160	; 0xa0
    1460:	05db      	lsls	r3, r3, #23
    1462:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1464:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1466:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1468:	23d0      	movs	r3, #208	; 0xd0
    146a:	061b      	lsls	r3, r3, #24
    146c:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    146e:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1470:	78d3      	ldrb	r3, [r2, #3]
    1472:	2b00      	cmp	r3, #0
    1474:	d103      	bne.n	147e <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1476:	7853      	ldrb	r3, [r2, #1]
    1478:	3b01      	subs	r3, #1
    147a:	2b01      	cmp	r3, #1
    147c:	d902      	bls.n	1484 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    147e:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1480:	6181      	str	r1, [r0, #24]
    1482:	e7f8      	b.n	1476 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1484:	6081      	str	r1, [r0, #8]
}
    1486:	e7fa      	b.n	147e <_system_pinmux_config+0x9a>
    1488:	fffbffff 	.word	0xfffbffff

0000148c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    148c:	b510      	push	{r4, lr}
    148e:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1490:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1492:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1494:	2900      	cmp	r1, #0
    1496:	d104      	bne.n	14a2 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1498:	0943      	lsrs	r3, r0, #5
    149a:	01db      	lsls	r3, r3, #7
    149c:	4905      	ldr	r1, [pc, #20]	; (14b4 <system_pinmux_pin_set_config+0x28>)
    149e:	468c      	mov	ip, r1
    14a0:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    14a2:	241f      	movs	r4, #31
    14a4:	4020      	ands	r0, r4
    14a6:	2101      	movs	r1, #1
    14a8:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    14aa:	0018      	movs	r0, r3
    14ac:	4b02      	ldr	r3, [pc, #8]	; (14b8 <system_pinmux_pin_set_config+0x2c>)
    14ae:	4798      	blx	r3
}
    14b0:	bd10      	pop	{r4, pc}
    14b2:	46c0      	nop			; (mov r8, r8)
    14b4:	41004400 	.word	0x41004400
    14b8:	000013e5 	.word	0x000013e5

000014bc <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    14bc:	4770      	bx	lr
	...

000014c0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    14c0:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    14c2:	4b05      	ldr	r3, [pc, #20]	; (14d8 <system_init+0x18>)
    14c4:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    14c6:	4b05      	ldr	r3, [pc, #20]	; (14dc <system_init+0x1c>)
    14c8:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    14ca:	4b05      	ldr	r3, [pc, #20]	; (14e0 <system_init+0x20>)
    14cc:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    14ce:	4b05      	ldr	r3, [pc, #20]	; (14e4 <system_init+0x24>)
    14d0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    14d2:	4b05      	ldr	r3, [pc, #20]	; (14e8 <system_init+0x28>)
    14d4:	4798      	blx	r3
}
    14d6:	bd10      	pop	{r4, pc}
    14d8:	000010c5 	.word	0x000010c5
    14dc:	00000ef1 	.word	0x00000ef1
    14e0:	000014bd 	.word	0x000014bd
    14e4:	000003cd 	.word	0x000003cd
    14e8:	000014bd 	.word	0x000014bd

000014ec <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    14ec:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    14ee:	4a06      	ldr	r2, [pc, #24]	; (1508 <_sbrk+0x1c>)
    14f0:	6812      	ldr	r2, [r2, #0]
    14f2:	2a00      	cmp	r2, #0
    14f4:	d004      	beq.n	1500 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    14f6:	4a04      	ldr	r2, [pc, #16]	; (1508 <_sbrk+0x1c>)
    14f8:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    14fa:	18c3      	adds	r3, r0, r3
    14fc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    14fe:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1500:	4902      	ldr	r1, [pc, #8]	; (150c <_sbrk+0x20>)
    1502:	4a01      	ldr	r2, [pc, #4]	; (1508 <_sbrk+0x1c>)
    1504:	6011      	str	r1, [r2, #0]
    1506:	e7f6      	b.n	14f6 <_sbrk+0xa>
    1508:	200000cc 	.word	0x200000cc
    150c:	20002138 	.word	0x20002138

00001510 <configure_i2c_master>:
#include "I2C.h"

// Configuration en maitre
void configure_i2c_master(void)
{
    1510:	b510      	push	{r4, lr}
    1512:	b08e      	sub	sp, #56	; 0x38
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    1514:	aa01      	add	r2, sp, #4
    1516:	2364      	movs	r3, #100	; 0x64
    1518:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    151a:	4b1c      	ldr	r3, [pc, #112]	; (158c <configure_i2c_master+0x7c>)
    151c:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    151e:	2300      	movs	r3, #0
    1520:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    1522:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    1524:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    1526:	2180      	movs	r1, #128	; 0x80
    1528:	0389      	lsls	r1, r1, #14
    152a:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
    152c:	2101      	movs	r1, #1
    152e:	4249      	negs	r1, r1
    1530:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
    1532:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    1534:	3125      	adds	r1, #37	; 0x25
    1536:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    1538:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    153a:	3108      	adds	r1, #8
    153c:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    153e:	3101      	adds	r1, #1
    1540:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
    1542:	3101      	adds	r1, #1
    1544:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    1546:	33d7      	adds	r3, #215	; 0xd7
    1548:	8613      	strh	r3, [r2, #48]	; 0x30
	struct i2c_master_config config_i2c_master;
	
	i2c_master_get_config_defaults(&config_i2c_master);
	
	config_i2c_master.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    154a:	4b11      	ldr	r3, [pc, #68]	; (1590 <configure_i2c_master+0x80>)
    154c:	61d3      	str	r3, [r2, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    154e:	4b11      	ldr	r3, [pc, #68]	; (1594 <configure_i2c_master+0x84>)
    1550:	6213      	str	r3, [r2, #32]
	
	i2c_master_init(&i2c_master_instance, EXT1_I2C_MODULE, &config_i2c_master);
    1552:	4c11      	ldr	r4, [pc, #68]	; (1598 <configure_i2c_master+0x88>)
    1554:	4911      	ldr	r1, [pc, #68]	; (159c <configure_i2c_master+0x8c>)
    1556:	0020      	movs	r0, r4
    1558:	4b11      	ldr	r3, [pc, #68]	; (15a0 <configure_i2c_master+0x90>)
    155a:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    155c:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    155e:	2107      	movs	r1, #7
    1560:	69d3      	ldr	r3, [r2, #28]
	while (i2c_master_is_syncing(module)) {
    1562:	4219      	tst	r1, r3
    1564:	d1fc      	bne.n	1560 <configure_i2c_master+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    1566:	6813      	ldr	r3, [r2, #0]
    1568:	2102      	movs	r1, #2
    156a:	430b      	orrs	r3, r1
    156c:	6013      	str	r3, [r2, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    156e:	4b0a      	ldr	r3, [pc, #40]	; (1598 <configure_i2c_master+0x88>)
    1570:	88dc      	ldrh	r4, [r3, #6]
	uint32_t timeout_counter = 0;
    1572:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    1574:	2010      	movs	r0, #16
    1576:	8b51      	ldrh	r1, [r2, #26]
    1578:	4201      	tst	r1, r0
    157a:	d104      	bne.n	1586 <configure_i2c_master+0x76>
		timeout_counter++;
    157c:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    157e:	42a3      	cmp	r3, r4
    1580:	d3f9      	bcc.n	1576 <configure_i2c_master+0x66>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    1582:	2310      	movs	r3, #16
    1584:	8353      	strh	r3, [r2, #26]
	i2c_master_enable(&i2c_master_instance);
	
}
    1586:	b00e      	add	sp, #56	; 0x38
    1588:	bd10      	pop	{r4, pc}
    158a:	46c0      	nop			; (mov r8, r8)
    158c:	00000d48 	.word	0x00000d48
    1590:	00100002 	.word	0x00100002
    1594:	00110002 	.word	0x00110002
    1598:	2000011c 	.word	0x2000011c
    159c:	42000c00 	.word	0x42000c00
    15a0:	000004d1 	.word	0x000004d1

000015a4 <configure_i2c_slave>:

// Configuration en esclave
void configure_i2c_slave(void)
{
    15a4:	b510      	push	{r4, lr}
    15a6:	b08a      	sub	sp, #40	; 0x28
	config->enable_scl_low_timeout = false;
    15a8:	2200      	movs	r2, #0
    15aa:	466b      	mov	r3, sp
    15ac:	701a      	strb	r2, [r3, #0]
	config->sda_hold_time = I2C_SLAVE_SDA_HOLD_TIME_300NS_600NS;
    15ae:	2380      	movs	r3, #128	; 0x80
    15b0:	039b      	lsls	r3, r3, #14
    15b2:	9301      	str	r3, [sp, #4]
	config->address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
    15b4:	2300      	movs	r3, #0
    15b6:	4669      	mov	r1, sp
    15b8:	814a      	strh	r2, [r1, #10]
	config->address_mask = 0;
    15ba:	81ca      	strh	r2, [r1, #14]
	config->ten_bit_address = false;
    15bc:	740b      	strb	r3, [r1, #16]
	config->enable_general_call_address = false;
    15be:	744b      	strb	r3, [r1, #17]
	config->transfer_speed = I2C_SLAVE_SPEED_STANDARD_AND_FAST;
    15c0:	9205      	str	r2, [sp, #20]
	config->generator_source = GCLK_GENERATOR_0;
    15c2:	760b      	strb	r3, [r1, #24]
	config->run_in_standby = false;
    15c4:	764b      	strb	r3, [r1, #25]
	config->scl_low_timeout  = false;
    15c6:	2224      	movs	r2, #36	; 0x24
    15c8:	548b      	strb	r3, [r1, r2]
	config->scl_stretch_only_after_ack_bit = false;
    15ca:	3201      	adds	r2, #1
    15cc:	548b      	strb	r3, [r1, r2]
	config->slave_scl_low_extend_timeout   = false;
    15ce:	3201      	adds	r2, #1
    15d0:	548b      	strb	r3, [r1, r2]
	struct i2c_slave_config config_i2c_slave;
	
	i2c_slave_get_config_defaults(&config_i2c_slave);
	
	config_i2c_slave.address = SLAVE_1_ADDRESS;
    15d2:	2301      	movs	r3, #1
    15d4:	466a      	mov	r2, sp
    15d6:	818b      	strh	r3, [r1, #12]
	config_i2c_slave.address_mode = I2C_SLAVE_ADDRESS_MODE_MASK;
	
	config_i2c_slave.pinmux_pad0 = PINMUX_PA16C_SERCOM1_PAD0;
    15d8:	4b0b      	ldr	r3, [pc, #44]	; (1608 <configure_i2c_slave+0x64>)
    15da:	9307      	str	r3, [sp, #28]
	config_i2c_slave.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
    15dc:	4b0b      	ldr	r3, [pc, #44]	; (160c <configure_i2c_slave+0x68>)
    15de:	9308      	str	r3, [sp, #32]
	
	config_i2c_slave.buffer_timeout = 1000;
    15e0:	23fa      	movs	r3, #250	; 0xfa
    15e2:	009b      	lsls	r3, r3, #2
    15e4:	810b      	strh	r3, [r1, #8]
	
	i2c_slave_init(&i2c_slave_instance, EXT1_I2C_MODULE, &config_i2c_slave);
    15e6:	4c0a      	ldr	r4, [pc, #40]	; (1610 <configure_i2c_slave+0x6c>)
    15e8:	490a      	ldr	r1, [pc, #40]	; (1614 <configure_i2c_slave+0x70>)
    15ea:	0020      	movs	r0, r4
    15ec:	4b0a      	ldr	r3, [pc, #40]	; (1618 <configure_i2c_slave+0x74>)
    15ee:	4798      	blx	r3
	SercomI2cs *const i2c_hw = &(module->hw->I2CS);
    15f0:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CS_SYNCBUSY_MASK);
    15f2:	2103      	movs	r1, #3
    15f4:	69d3      	ldr	r3, [r2, #28]
	while (i2c_slave_is_syncing(module)) {
    15f6:	4219      	tst	r1, r3
    15f8:	d1fc      	bne.n	15f4 <configure_i2c_slave+0x50>
	i2c_hw->CTRLA.reg |= SERCOM_I2CS_CTRLA_ENABLE;
    15fa:	6813      	ldr	r3, [r2, #0]
    15fc:	2102      	movs	r1, #2
    15fe:	430b      	orrs	r3, r1
    1600:	6013      	str	r3, [r2, #0]
	i2c_slave_enable(&i2c_slave_instance);
}
    1602:	b00a      	add	sp, #40	; 0x28
    1604:	bd10      	pop	{r4, pc}
    1606:	46c0      	nop			; (mov r8, r8)
    1608:	00100002 	.word	0x00100002
    160c:	00110002 	.word	0x00110002
    1610:	20000128 	.word	0x20000128
    1614:	42000c00 	.word	0x42000c00
    1618:	00000961 	.word	0x00000961

0000161c <irq_handler>:
  __ASM volatile ("dsb 0xF":::"memory");
    161c:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
    1620:	4a03      	ldr	r2, [pc, #12]	; (1630 <irq_handler+0x14>)
    1622:	4b04      	ldr	r3, [pc, #16]	; (1634 <irq_handler+0x18>)
    1624:	60da      	str	r2, [r3, #12]
    1626:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    162a:	46c0      	nop			; (mov r8, r8)
    162c:	e7fd      	b.n	162a <irq_handler+0xe>
    162e:	46c0      	nop			; (mov r8, r8)
    1630:	05fa0004 	.word	0x05fa0004
    1634:	e000ed00 	.word	0xe000ed00

00001638 <init_irq_interrupt>:
	
	system_reset();
}

void init_irq_interrupt(void)
{
    1638:	b510      	push	{r4, lr}
    163a:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    163c:	ac01      	add	r4, sp, #4
    163e:	0020      	movs	r0, r4
    1640:	4b0c      	ldr	r3, [pc, #48]	; (1674 <init_irq_interrupt+0x3c>)
    1642:	4798      	blx	r3
	config_extint_chan.gpio_pin = IRQ_PIN;									//numero de broche associ  l'interruption
    1644:	2307      	movs	r3, #7
    1646:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = MUX_PA07A_EIC_EXTINT7;				//configuration de la broche en canal d'entre
    1648:	2300      	movs	r3, #0
    164a:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_DOWN;					//rsistance de tirage
    164c:	3302      	adds	r3, #2
    164e:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;			//citre de dtction de l'interruption
    1650:	3b01      	subs	r3, #1
    1652:	72e3      	strb	r3, [r4, #11]
	config_extint_chan.filter_input_signal = true;
    1654:	72a3      	strb	r3, [r4, #10]
	extint_chan_set_config(CANAL, &config_extint_chan);							//configuration du canal d'entre grce  la structure
    1656:	0021      	movs	r1, r4
    1658:	2007      	movs	r0, #7
    165a:	4b07      	ldr	r3, [pc, #28]	; (1678 <init_irq_interrupt+0x40>)
    165c:	4798      	blx	r3
	extint_register_callback(irq_handler,CANAL, EXTINT_CALLBACK_TYPE_DETECT);	//permet de dfinir la fonction callback appele  chaque interruption
    165e:	2200      	movs	r2, #0
    1660:	2107      	movs	r1, #7
    1662:	4806      	ldr	r0, [pc, #24]	; (167c <init_irq_interrupt+0x44>)
    1664:	4b06      	ldr	r3, [pc, #24]	; (1680 <init_irq_interrupt+0x48>)
    1666:	4798      	blx	r3
	extint_chan_enable_callback(CANAL, EXTINT_CALLBACK_TYPE_DETECT);			//activer la dtction d'interruptions
    1668:	2100      	movs	r1, #0
    166a:	2007      	movs	r0, #7
    166c:	4b05      	ldr	r3, [pc, #20]	; (1684 <init_irq_interrupt+0x4c>)
    166e:	4798      	blx	r3
	//EXTINT_CALLBACK_TYPE_DETECT -> structure qui permet de configurer la condition d'interruption
}
    1670:	b004      	add	sp, #16
    1672:	bd10      	pop	{r4, pc}
    1674:	00000439 	.word	0x00000439
    1678:	0000044d 	.word	0x0000044d
    167c:	0000161d 	.word	0x0000161d
    1680:	00000315 	.word	0x00000315
    1684:	00000341 	.word	0x00000341

00001688 <init_irq_pin>:

void init_irq_pin(void)
{
    1688:	b500      	push	{lr}
    168a:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    168c:	a901      	add	r1, sp, #4
    168e:	2301      	movs	r3, #1
    1690:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    1692:	2200      	movs	r2, #0
    1694:	708a      	strb	r2, [r1, #2]
	struct port_config config_port;
	port_get_config_defaults(&config_port);
	config_port.direction = PORT_PIN_DIR_OUTPUT;
    1696:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(ITR_PIN_MASTER, &config_port);
    1698:	2007      	movs	r0, #7
    169a:	4b03      	ldr	r3, [pc, #12]	; (16a8 <init_irq_pin+0x20>)
    169c:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    169e:	2280      	movs	r2, #128	; 0x80
    16a0:	4b02      	ldr	r3, [pc, #8]	; (16ac <init_irq_pin+0x24>)
    16a2:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(ITR_PIN_MASTER, false);
}
    16a4:	b003      	add	sp, #12
    16a6:	bd00      	pop	{pc}
    16a8:	00000f29 	.word	0x00000f29
    16ac:	41004400 	.word	0x41004400

000016b0 <send_interrupt>:

// Envoi de l'interruption de l'esclave vers le maitre
 void send_interrupt(void)
{
    16b0:	b570      	push	{r4, r5, r6, lr}
		port_base->OUTSET.reg = pin_mask;
    16b2:	4c04      	ldr	r4, [pc, #16]	; (16c4 <send_interrupt+0x14>)
    16b4:	2580      	movs	r5, #128	; 0x80
    16b6:	61a5      	str	r5, [r4, #24]
	port_pin_set_output_level(ITR_PIN_MASTER, true);
	delay_us(50);
    16b8:	2032      	movs	r0, #50	; 0x32
    16ba:	4b03      	ldr	r3, [pc, #12]	; (16c8 <send_interrupt+0x18>)
    16bc:	4798      	blx	r3
		port_base->OUTCLR.reg = pin_mask;
    16be:	6165      	str	r5, [r4, #20]
	port_pin_set_output_level(ITR_PIN_MASTER, false);
    16c0:	bd70      	pop	{r4, r5, r6, pc}
    16c2:	46c0      	nop			; (mov r8, r8)
    16c4:	41004400 	.word	0x41004400
    16c8:	00000e29 	.word	0x00000e29

000016cc <config_led>:
#include "LED.h"

// Configuration de la LED
void config_led(void)
{
    16cc:	b500      	push	{lr}
    16ce:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    16d0:	a901      	add	r1, sp, #4
    16d2:	2301      	movs	r3, #1
    16d4:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    16d6:	2200      	movs	r2, #0
    16d8:	708a      	strb	r2, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    16da:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    16dc:	2013      	movs	r0, #19
    16de:	4b04      	ldr	r3, [pc, #16]	; (16f0 <config_led+0x24>)
    16e0:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    16e2:	2280      	movs	r2, #128	; 0x80
    16e4:	0312      	lsls	r2, r2, #12
    16e6:	4b03      	ldr	r3, [pc, #12]	; (16f4 <config_led+0x28>)
    16e8:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
}
    16ea:	b003      	add	sp, #12
    16ec:	bd00      	pop	{pc}
    16ee:	46c0      	nop			; (mov r8, r8)
    16f0:	00000f29 	.word	0x00000f29
    16f4:	41004400 	.word	0x41004400

000016f8 <blink_led>:

// Clignotement de la LED avec parametres
void blink_led(uint16_t duration, uint8_t nb_blinks)
{
    16f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    16fa:	46de      	mov	lr, fp
    16fc:	4657      	mov	r7, sl
    16fe:	464e      	mov	r6, r9
    1700:	4645      	mov	r5, r8
    1702:	b5e0      	push	{r5, r6, r7, lr}
    1704:	0005      	movs	r5, r0
    1706:	1e0f      	subs	r7, r1, #0
	for (uint8_t i = 0; i < nb_blinks; i++)
    1708:	d01f      	beq.n	174a <blink_led+0x52>
    170a:	2400      	movs	r4, #0
		port_base->OUTCLR.reg = pin_mask;
    170c:	4e12      	ldr	r6, [pc, #72]	; (1758 <blink_led+0x60>)
    170e:	2380      	movs	r3, #128	; 0x80
    1710:	031b      	lsls	r3, r3, #12
    1712:	4698      	mov	r8, r3
    1714:	469b      	mov	fp, r3
	{
		port_pin_set_output_level(LED_0_PIN, LED_0_ACTIVE);
		delay_ms(duration);
    1716:	4b11      	ldr	r3, [pc, #68]	; (175c <blink_led+0x64>)
    1718:	469a      	mov	sl, r3
    171a:	4b11      	ldr	r3, [pc, #68]	; (1760 <blink_led+0x68>)
    171c:	4699      	mov	r9, r3
    171e:	e009      	b.n	1734 <blink_led+0x3c>
    1720:	2001      	movs	r0, #1
    1722:	47d0      	blx	sl
		port_base->OUTSET.reg = pin_mask;
    1724:	4643      	mov	r3, r8
    1726:	61b3      	str	r3, [r6, #24]
		port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
		delay_ms(duration);
    1728:	2001      	movs	r0, #1
    172a:	47d0      	blx	sl
	for (uint8_t i = 0; i < nb_blinks; i++)
    172c:	3401      	adds	r4, #1
    172e:	b2e4      	uxtb	r4, r4
    1730:	42a7      	cmp	r7, r4
    1732:	d00a      	beq.n	174a <blink_led+0x52>
		port_base->OUTCLR.reg = pin_mask;
    1734:	465b      	mov	r3, fp
    1736:	6173      	str	r3, [r6, #20]
		delay_ms(duration);
    1738:	2d00      	cmp	r5, #0
    173a:	d0f1      	beq.n	1720 <blink_led+0x28>
    173c:	0028      	movs	r0, r5
    173e:	47c8      	blx	r9
		port_base->OUTSET.reg = pin_mask;
    1740:	4643      	mov	r3, r8
    1742:	61b3      	str	r3, [r6, #24]
		delay_ms(duration);
    1744:	0028      	movs	r0, r5
    1746:	47c8      	blx	r9
    1748:	e7f0      	b.n	172c <blink_led+0x34>
	}
    174a:	bc3c      	pop	{r2, r3, r4, r5}
    174c:	4690      	mov	r8, r2
    174e:	4699      	mov	r9, r3
    1750:	46a2      	mov	sl, r4
    1752:	46ab      	mov	fp, r5
    1754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1756:	46c0      	nop			; (mov r8, r8)
    1758:	41004400 	.word	0x41004400
    175c:	00000e29 	.word	0x00000e29
    1760:	00000e55 	.word	0x00000e55

00001764 <main>:
	.data = read_buffer_slave,
};

// Programme principal
int main (void)
{
    1764:	b5f0      	push	{r4, r5, r6, r7, lr}
    1766:	46ce      	mov	lr, r9
    1768:	4647      	mov	r7, r8
    176a:	b580      	push	{r7, lr}
    176c:	b087      	sub	sp, #28
	// Initialisation du systeme
	system_init();
    176e:	4b3f      	ldr	r3, [pc, #252]	; (186c <main+0x108>)
    1770:	4798      	blx	r3
	delay_init();
    1772:	4b3f      	ldr	r3, [pc, #252]	; (1870 <main+0x10c>)
    1774:	4798      	blx	r3
	config_led();
    1776:	4b3f      	ldr	r3, [pc, #252]	; (1874 <main+0x110>)
    1778:	4798      	blx	r3
	
	// Signal connu du maitre et de l'esclave (comportement de l'application connu)
	uint8_t signal[SIG_LEN] = {0, 1, 2, 3, 4, 0, 1, 2, 3, 4, 0, 1, 2, 3, 4, 0, 1, 2, 3, 4};
    177a:	a901      	add	r1, sp, #4
    177c:	4b3e      	ldr	r3, [pc, #248]	; (1878 <main+0x114>)
    177e:	000a      	movs	r2, r1
    1780:	cb13      	ldmia	r3!, {r0, r1, r4}
    1782:	c213      	stmia	r2!, {r0, r1, r4}
    1784:	cb03      	ldmia	r3!, {r0, r1}
    1786:	c203      	stmia	r2!, {r0, r1}
		
	// Nous commecons a suivre l'application a son debut (0)
	uint8_t index = 0; 
	
	// Identifiant unique recupere pour chaque carte
	unsigned id = unique_id();
    1788:	4b3c      	ldr	r3, [pc, #240]	; (187c <main+0x118>)
    178a:	4798      	blx	r3
	
	// Attente aleatoire pour l'election de maitre au depart
	srand(id);
    178c:	4b3c      	ldr	r3, [pc, #240]	; (1880 <main+0x11c>)
    178e:	4798      	blx	r3
	delay_ms(rand() % UPPER_RANDOM_DELAY + LOWER_RANDOM_DELAY);
    1790:	4b3c      	ldr	r3, [pc, #240]	; (1884 <main+0x120>)
    1792:	4798      	blx	r3
    1794:	493c      	ldr	r1, [pc, #240]	; (1888 <main+0x124>)
    1796:	4b3d      	ldr	r3, [pc, #244]	; (188c <main+0x128>)
    1798:	4798      	blx	r3
    179a:	4b3d      	ldr	r3, [pc, #244]	; (1890 <main+0x12c>)
    179c:	4299      	cmp	r1, r3
    179e:	d012      	beq.n	17c6 <main+0x62>
    17a0:	4b38      	ldr	r3, [pc, #224]	; (1884 <main+0x120>)
    17a2:	4798      	blx	r3
    17a4:	4938      	ldr	r1, [pc, #224]	; (1888 <main+0x124>)
    17a6:	4b39      	ldr	r3, [pc, #228]	; (188c <main+0x128>)
    17a8:	4798      	blx	r3
    17aa:	23fa      	movs	r3, #250	; 0xfa
    17ac:	009b      	lsls	r3, r3, #2
    17ae:	18c8      	adds	r0, r1, r3
    17b0:	4b38      	ldr	r3, [pc, #224]	; (1894 <main+0x130>)
    17b2:	4798      	blx	r3
	// Booleens controlant le deroulement du programme et le role maitre ou esclave
	bool run = true;
	bool i_am_master = false;
	
	// Premiere election
	i_am_master = master_election();
    17b4:	4b38      	ldr	r3, [pc, #224]	; (1898 <main+0x134>)
    17b6:	4798      	blx	r3
	uint8_t index = 0; 
    17b8:	2400      	movs	r4, #0
				
				// Pour chaque information lue, je clignote rapidement
				// Si la donnee lue est conforme a ce a quoi on s'attend, on continue de lire
				if (packet_slave.data[DATA] == signal[index])
				{
					blink_led(SMALL_BLINK, 1);
    17ba:	4b38      	ldr	r3, [pc, #224]	; (189c <main+0x138>)
    17bc:	4698      	mov	r8, r3
		while(i_am_master)
    17be:	2800      	cmp	r0, #0
    17c0:	d050      	beq.n	1864 <main+0x100>
					send_master(INFO_MSG, signal[index]); // Si on veut que le tandem boucle, on garde uniquement cette ligne la dans le while (index < SIG_LEN) et (2)
    17c2:	4f37      	ldr	r7, [pc, #220]	; (18a0 <main+0x13c>)
    17c4:	e00d      	b.n	17e2 <main+0x7e>
	delay_ms(rand() % UPPER_RANDOM_DELAY + LOWER_RANDOM_DELAY);
    17c6:	2001      	movs	r0, #1
    17c8:	4b36      	ldr	r3, [pc, #216]	; (18a4 <main+0x140>)
    17ca:	4798      	blx	r3
    17cc:	e7f2      	b.n	17b4 <main+0x50>
				blink_led(HUGE_BLINK, 1);
    17ce:	2101      	movs	r1, #1
    17d0:	20fa      	movs	r0, #250	; 0xfa
    17d2:	0080      	lsls	r0, r0, #2
    17d4:	4b31      	ldr	r3, [pc, #196]	; (189c <main+0x138>)
    17d6:	4798      	blx	r3
    17d8:	e007      	b.n	17ea <main+0x86>
					send_master(INFO_MSG, FALSE_INFO);
    17da:	212a      	movs	r1, #42	; 0x2a
    17dc:	20a1      	movs	r0, #161	; 0xa1
    17de:	4b30      	ldr	r3, [pc, #192]	; (18a0 <main+0x13c>)
    17e0:	4798      	blx	r3
			if (signal[index] == 2) // On verifie que l'esclave devenu maitre reprend bien la ou l'ancien maitre s'etait arrete
    17e2:	ab01      	add	r3, sp, #4
    17e4:	5d1b      	ldrb	r3, [r3, r4]
    17e6:	2b02      	cmp	r3, #2
    17e8:	d0f1      	beq.n	17ce <main+0x6a>
			send_master(I_AM_MASTER, 0x00);
    17ea:	2100      	movs	r1, #0
    17ec:	20a0      	movs	r0, #160	; 0xa0
    17ee:	4b2c      	ldr	r3, [pc, #176]	; (18a0 <main+0x13c>)
    17f0:	4798      	blx	r3
			while (index < SIG_LEN)
    17f2:	2c13      	cmp	r4, #19
    17f4:	d8f5      	bhi.n	17e2 <main+0x7e>
    17f6:	ab01      	add	r3, sp, #4
    17f8:	191d      	adds	r5, r3, r4
				delay_ms(WAIT_WRITE);
    17fa:	4e26      	ldr	r6, [pc, #152]	; (1894 <main+0x130>)
    17fc:	20fa      	movs	r0, #250	; 0xfa
    17fe:	0080      	lsls	r0, r0, #2
    1800:	47b0      	blx	r6
				if (index == BUG_INDEX) // On envoie une fausse information synonyme de bug (a adapter pour un plantage avec les battements de coeur)
    1802:	2c07      	cmp	r4, #7
    1804:	d0e9      	beq.n	17da <main+0x76>
					send_master(INFO_MSG, signal[index]); // Si on veut que le tandem boucle, on garde uniquement cette ligne la dans le while (index < SIG_LEN) et (2)
    1806:	7829      	ldrb	r1, [r5, #0]
    1808:	20a1      	movs	r0, #161	; 0xa1
    180a:	47b8      	blx	r7
				index++; // (2)
    180c:	3401      	adds	r4, #1
    180e:	b2e4      	uxtb	r4, r4
    1810:	3501      	adds	r5, #1
			while (index < SIG_LEN)
    1812:	2c14      	cmp	r4, #20
    1814:	d1f2      	bne.n	17fc <main+0x98>
    1816:	e7e4      	b.n	17e2 <main+0x7e>
				}
				// Sinon on envoie une interruption au maitre
				else
				{
					// Attente avant interruption
					delay_ms(INTERRUPT_DELAY);
    1818:	4823      	ldr	r0, [pc, #140]	; (18a8 <main+0x144>)
    181a:	4b1e      	ldr	r3, [pc, #120]	; (1894 <main+0x130>)
    181c:	4798      	blx	r3
					
					// Envoi interruption
					send_interrupt();
    181e:	4b23      	ldr	r3, [pc, #140]	; (18ac <main+0x148>)
    1820:	4798      	blx	r3
					
					// Nouvelle election : je suis maitre
					i_am_master = master_election();
    1822:	4b1d      	ldr	r3, [pc, #116]	; (1898 <main+0x134>)
    1824:	4798      	blx	r3
		while(!i_am_master)
    1826:	2800      	cmp	r0, #0
    1828:	d1c9      	bne.n	17be <main+0x5a>
			read_slave(I_AM_MASTER);
    182a:	20a0      	movs	r0, #160	; 0xa0
    182c:	47c8      	blx	r9
			empty_read_buffer_slave();
    182e:	4b20      	ldr	r3, [pc, #128]	; (18b0 <main+0x14c>)
    1830:	4798      	blx	r3
			while (index < SIG_LEN)
    1832:	2c13      	cmp	r4, #19
    1834:	d8f9      	bhi.n	182a <main+0xc6>
    1836:	ab01      	add	r3, sp, #4
    1838:	191d      	adds	r5, r3, r4
				read_slave(INFO_MSG);
    183a:	4f1e      	ldr	r7, [pc, #120]	; (18b4 <main+0x150>)
				if (packet_slave.data[DATA] == signal[index])
    183c:	4e1e      	ldr	r6, [pc, #120]	; (18b8 <main+0x154>)
				read_slave(INFO_MSG);
    183e:	20a1      	movs	r0, #161	; 0xa1
    1840:	47b8      	blx	r7
				if (packet_slave.data[DATA] == signal[index])
    1842:	6873      	ldr	r3, [r6, #4]
    1844:	785a      	ldrb	r2, [r3, #1]
    1846:	782b      	ldrb	r3, [r5, #0]
    1848:	429a      	cmp	r2, r3
    184a:	d1e5      	bne.n	1818 <main+0xb4>
					blink_led(SMALL_BLINK, 1);
    184c:	2101      	movs	r1, #1
    184e:	2096      	movs	r0, #150	; 0x96
    1850:	0040      	lsls	r0, r0, #1
    1852:	47c0      	blx	r8
					index++;
    1854:	3401      	adds	r4, #1
    1856:	b2e4      	uxtb	r4, r4
					empty_read_buffer_slave();
    1858:	4b15      	ldr	r3, [pc, #84]	; (18b0 <main+0x14c>)
    185a:	4798      	blx	r3
    185c:	3501      	adds	r5, #1
			while (index < SIG_LEN)
    185e:	2c14      	cmp	r4, #20
    1860:	d1ed      	bne.n	183e <main+0xda>
    1862:	e7e2      	b.n	182a <main+0xc6>
			read_slave(I_AM_MASTER);
    1864:	4b13      	ldr	r3, [pc, #76]	; (18b4 <main+0x150>)
    1866:	4699      	mov	r9, r3
    1868:	e7df      	b.n	182a <main+0xc6>
    186a:	46c0      	nop			; (mov r8, r8)
    186c:	000014c1 	.word	0x000014c1
    1870:	00000de9 	.word	0x00000de9
    1874:	000016cd 	.word	0x000016cd
    1878:	00003738 	.word	0x00003738
    187c:	000002a9 	.word	0x000002a9
    1880:	0000350d 	.word	0x0000350d
    1884:	00003569 	.word	0x00003569
    1888:	00000bb8 	.word	0x00000bb8
    188c:	00001b9d 	.word	0x00001b9d
    1890:	fffffc18 	.word	0xfffffc18
    1894:	00000e55 	.word	0x00000e55
    1898:	00000209 	.word	0x00000209
    189c:	000016f9 	.word	0x000016f9
    18a0:	00000279 	.word	0x00000279
    18a4:	00000e29 	.word	0x00000e29
    18a8:	00001388 	.word	0x00001388
    18ac:	000016b1 	.word	0x000016b1
    18b0:	00000305 	.word	0x00000305
    18b4:	000002cd 	.word	0x000002cd
    18b8:	20000018 	.word	0x20000018

000018bc <__udivsi3>:
    18bc:	2200      	movs	r2, #0
    18be:	0843      	lsrs	r3, r0, #1
    18c0:	428b      	cmp	r3, r1
    18c2:	d374      	bcc.n	19ae <__udivsi3+0xf2>
    18c4:	0903      	lsrs	r3, r0, #4
    18c6:	428b      	cmp	r3, r1
    18c8:	d35f      	bcc.n	198a <__udivsi3+0xce>
    18ca:	0a03      	lsrs	r3, r0, #8
    18cc:	428b      	cmp	r3, r1
    18ce:	d344      	bcc.n	195a <__udivsi3+0x9e>
    18d0:	0b03      	lsrs	r3, r0, #12
    18d2:	428b      	cmp	r3, r1
    18d4:	d328      	bcc.n	1928 <__udivsi3+0x6c>
    18d6:	0c03      	lsrs	r3, r0, #16
    18d8:	428b      	cmp	r3, r1
    18da:	d30d      	bcc.n	18f8 <__udivsi3+0x3c>
    18dc:	22ff      	movs	r2, #255	; 0xff
    18de:	0209      	lsls	r1, r1, #8
    18e0:	ba12      	rev	r2, r2
    18e2:	0c03      	lsrs	r3, r0, #16
    18e4:	428b      	cmp	r3, r1
    18e6:	d302      	bcc.n	18ee <__udivsi3+0x32>
    18e8:	1212      	asrs	r2, r2, #8
    18ea:	0209      	lsls	r1, r1, #8
    18ec:	d065      	beq.n	19ba <__udivsi3+0xfe>
    18ee:	0b03      	lsrs	r3, r0, #12
    18f0:	428b      	cmp	r3, r1
    18f2:	d319      	bcc.n	1928 <__udivsi3+0x6c>
    18f4:	e000      	b.n	18f8 <__udivsi3+0x3c>
    18f6:	0a09      	lsrs	r1, r1, #8
    18f8:	0bc3      	lsrs	r3, r0, #15
    18fa:	428b      	cmp	r3, r1
    18fc:	d301      	bcc.n	1902 <__udivsi3+0x46>
    18fe:	03cb      	lsls	r3, r1, #15
    1900:	1ac0      	subs	r0, r0, r3
    1902:	4152      	adcs	r2, r2
    1904:	0b83      	lsrs	r3, r0, #14
    1906:	428b      	cmp	r3, r1
    1908:	d301      	bcc.n	190e <__udivsi3+0x52>
    190a:	038b      	lsls	r3, r1, #14
    190c:	1ac0      	subs	r0, r0, r3
    190e:	4152      	adcs	r2, r2
    1910:	0b43      	lsrs	r3, r0, #13
    1912:	428b      	cmp	r3, r1
    1914:	d301      	bcc.n	191a <__udivsi3+0x5e>
    1916:	034b      	lsls	r3, r1, #13
    1918:	1ac0      	subs	r0, r0, r3
    191a:	4152      	adcs	r2, r2
    191c:	0b03      	lsrs	r3, r0, #12
    191e:	428b      	cmp	r3, r1
    1920:	d301      	bcc.n	1926 <__udivsi3+0x6a>
    1922:	030b      	lsls	r3, r1, #12
    1924:	1ac0      	subs	r0, r0, r3
    1926:	4152      	adcs	r2, r2
    1928:	0ac3      	lsrs	r3, r0, #11
    192a:	428b      	cmp	r3, r1
    192c:	d301      	bcc.n	1932 <__udivsi3+0x76>
    192e:	02cb      	lsls	r3, r1, #11
    1930:	1ac0      	subs	r0, r0, r3
    1932:	4152      	adcs	r2, r2
    1934:	0a83      	lsrs	r3, r0, #10
    1936:	428b      	cmp	r3, r1
    1938:	d301      	bcc.n	193e <__udivsi3+0x82>
    193a:	028b      	lsls	r3, r1, #10
    193c:	1ac0      	subs	r0, r0, r3
    193e:	4152      	adcs	r2, r2
    1940:	0a43      	lsrs	r3, r0, #9
    1942:	428b      	cmp	r3, r1
    1944:	d301      	bcc.n	194a <__udivsi3+0x8e>
    1946:	024b      	lsls	r3, r1, #9
    1948:	1ac0      	subs	r0, r0, r3
    194a:	4152      	adcs	r2, r2
    194c:	0a03      	lsrs	r3, r0, #8
    194e:	428b      	cmp	r3, r1
    1950:	d301      	bcc.n	1956 <__udivsi3+0x9a>
    1952:	020b      	lsls	r3, r1, #8
    1954:	1ac0      	subs	r0, r0, r3
    1956:	4152      	adcs	r2, r2
    1958:	d2cd      	bcs.n	18f6 <__udivsi3+0x3a>
    195a:	09c3      	lsrs	r3, r0, #7
    195c:	428b      	cmp	r3, r1
    195e:	d301      	bcc.n	1964 <__udivsi3+0xa8>
    1960:	01cb      	lsls	r3, r1, #7
    1962:	1ac0      	subs	r0, r0, r3
    1964:	4152      	adcs	r2, r2
    1966:	0983      	lsrs	r3, r0, #6
    1968:	428b      	cmp	r3, r1
    196a:	d301      	bcc.n	1970 <__udivsi3+0xb4>
    196c:	018b      	lsls	r3, r1, #6
    196e:	1ac0      	subs	r0, r0, r3
    1970:	4152      	adcs	r2, r2
    1972:	0943      	lsrs	r3, r0, #5
    1974:	428b      	cmp	r3, r1
    1976:	d301      	bcc.n	197c <__udivsi3+0xc0>
    1978:	014b      	lsls	r3, r1, #5
    197a:	1ac0      	subs	r0, r0, r3
    197c:	4152      	adcs	r2, r2
    197e:	0903      	lsrs	r3, r0, #4
    1980:	428b      	cmp	r3, r1
    1982:	d301      	bcc.n	1988 <__udivsi3+0xcc>
    1984:	010b      	lsls	r3, r1, #4
    1986:	1ac0      	subs	r0, r0, r3
    1988:	4152      	adcs	r2, r2
    198a:	08c3      	lsrs	r3, r0, #3
    198c:	428b      	cmp	r3, r1
    198e:	d301      	bcc.n	1994 <__udivsi3+0xd8>
    1990:	00cb      	lsls	r3, r1, #3
    1992:	1ac0      	subs	r0, r0, r3
    1994:	4152      	adcs	r2, r2
    1996:	0883      	lsrs	r3, r0, #2
    1998:	428b      	cmp	r3, r1
    199a:	d301      	bcc.n	19a0 <__udivsi3+0xe4>
    199c:	008b      	lsls	r3, r1, #2
    199e:	1ac0      	subs	r0, r0, r3
    19a0:	4152      	adcs	r2, r2
    19a2:	0843      	lsrs	r3, r0, #1
    19a4:	428b      	cmp	r3, r1
    19a6:	d301      	bcc.n	19ac <__udivsi3+0xf0>
    19a8:	004b      	lsls	r3, r1, #1
    19aa:	1ac0      	subs	r0, r0, r3
    19ac:	4152      	adcs	r2, r2
    19ae:	1a41      	subs	r1, r0, r1
    19b0:	d200      	bcs.n	19b4 <__udivsi3+0xf8>
    19b2:	4601      	mov	r1, r0
    19b4:	4152      	adcs	r2, r2
    19b6:	4610      	mov	r0, r2
    19b8:	4770      	bx	lr
    19ba:	e7ff      	b.n	19bc <__udivsi3+0x100>
    19bc:	b501      	push	{r0, lr}
    19be:	2000      	movs	r0, #0
    19c0:	f000 f8f0 	bl	1ba4 <__aeabi_idiv0>
    19c4:	bd02      	pop	{r1, pc}
    19c6:	46c0      	nop			; (mov r8, r8)

000019c8 <__aeabi_uidivmod>:
    19c8:	2900      	cmp	r1, #0
    19ca:	d0f7      	beq.n	19bc <__udivsi3+0x100>
    19cc:	e776      	b.n	18bc <__udivsi3>
    19ce:	4770      	bx	lr

000019d0 <__divsi3>:
    19d0:	4603      	mov	r3, r0
    19d2:	430b      	orrs	r3, r1
    19d4:	d47f      	bmi.n	1ad6 <__divsi3+0x106>
    19d6:	2200      	movs	r2, #0
    19d8:	0843      	lsrs	r3, r0, #1
    19da:	428b      	cmp	r3, r1
    19dc:	d374      	bcc.n	1ac8 <__divsi3+0xf8>
    19de:	0903      	lsrs	r3, r0, #4
    19e0:	428b      	cmp	r3, r1
    19e2:	d35f      	bcc.n	1aa4 <__divsi3+0xd4>
    19e4:	0a03      	lsrs	r3, r0, #8
    19e6:	428b      	cmp	r3, r1
    19e8:	d344      	bcc.n	1a74 <__divsi3+0xa4>
    19ea:	0b03      	lsrs	r3, r0, #12
    19ec:	428b      	cmp	r3, r1
    19ee:	d328      	bcc.n	1a42 <__divsi3+0x72>
    19f0:	0c03      	lsrs	r3, r0, #16
    19f2:	428b      	cmp	r3, r1
    19f4:	d30d      	bcc.n	1a12 <__divsi3+0x42>
    19f6:	22ff      	movs	r2, #255	; 0xff
    19f8:	0209      	lsls	r1, r1, #8
    19fa:	ba12      	rev	r2, r2
    19fc:	0c03      	lsrs	r3, r0, #16
    19fe:	428b      	cmp	r3, r1
    1a00:	d302      	bcc.n	1a08 <__divsi3+0x38>
    1a02:	1212      	asrs	r2, r2, #8
    1a04:	0209      	lsls	r1, r1, #8
    1a06:	d065      	beq.n	1ad4 <__divsi3+0x104>
    1a08:	0b03      	lsrs	r3, r0, #12
    1a0a:	428b      	cmp	r3, r1
    1a0c:	d319      	bcc.n	1a42 <__divsi3+0x72>
    1a0e:	e000      	b.n	1a12 <__divsi3+0x42>
    1a10:	0a09      	lsrs	r1, r1, #8
    1a12:	0bc3      	lsrs	r3, r0, #15
    1a14:	428b      	cmp	r3, r1
    1a16:	d301      	bcc.n	1a1c <__divsi3+0x4c>
    1a18:	03cb      	lsls	r3, r1, #15
    1a1a:	1ac0      	subs	r0, r0, r3
    1a1c:	4152      	adcs	r2, r2
    1a1e:	0b83      	lsrs	r3, r0, #14
    1a20:	428b      	cmp	r3, r1
    1a22:	d301      	bcc.n	1a28 <__divsi3+0x58>
    1a24:	038b      	lsls	r3, r1, #14
    1a26:	1ac0      	subs	r0, r0, r3
    1a28:	4152      	adcs	r2, r2
    1a2a:	0b43      	lsrs	r3, r0, #13
    1a2c:	428b      	cmp	r3, r1
    1a2e:	d301      	bcc.n	1a34 <__divsi3+0x64>
    1a30:	034b      	lsls	r3, r1, #13
    1a32:	1ac0      	subs	r0, r0, r3
    1a34:	4152      	adcs	r2, r2
    1a36:	0b03      	lsrs	r3, r0, #12
    1a38:	428b      	cmp	r3, r1
    1a3a:	d301      	bcc.n	1a40 <__divsi3+0x70>
    1a3c:	030b      	lsls	r3, r1, #12
    1a3e:	1ac0      	subs	r0, r0, r3
    1a40:	4152      	adcs	r2, r2
    1a42:	0ac3      	lsrs	r3, r0, #11
    1a44:	428b      	cmp	r3, r1
    1a46:	d301      	bcc.n	1a4c <__divsi3+0x7c>
    1a48:	02cb      	lsls	r3, r1, #11
    1a4a:	1ac0      	subs	r0, r0, r3
    1a4c:	4152      	adcs	r2, r2
    1a4e:	0a83      	lsrs	r3, r0, #10
    1a50:	428b      	cmp	r3, r1
    1a52:	d301      	bcc.n	1a58 <__divsi3+0x88>
    1a54:	028b      	lsls	r3, r1, #10
    1a56:	1ac0      	subs	r0, r0, r3
    1a58:	4152      	adcs	r2, r2
    1a5a:	0a43      	lsrs	r3, r0, #9
    1a5c:	428b      	cmp	r3, r1
    1a5e:	d301      	bcc.n	1a64 <__divsi3+0x94>
    1a60:	024b      	lsls	r3, r1, #9
    1a62:	1ac0      	subs	r0, r0, r3
    1a64:	4152      	adcs	r2, r2
    1a66:	0a03      	lsrs	r3, r0, #8
    1a68:	428b      	cmp	r3, r1
    1a6a:	d301      	bcc.n	1a70 <__divsi3+0xa0>
    1a6c:	020b      	lsls	r3, r1, #8
    1a6e:	1ac0      	subs	r0, r0, r3
    1a70:	4152      	adcs	r2, r2
    1a72:	d2cd      	bcs.n	1a10 <__divsi3+0x40>
    1a74:	09c3      	lsrs	r3, r0, #7
    1a76:	428b      	cmp	r3, r1
    1a78:	d301      	bcc.n	1a7e <__divsi3+0xae>
    1a7a:	01cb      	lsls	r3, r1, #7
    1a7c:	1ac0      	subs	r0, r0, r3
    1a7e:	4152      	adcs	r2, r2
    1a80:	0983      	lsrs	r3, r0, #6
    1a82:	428b      	cmp	r3, r1
    1a84:	d301      	bcc.n	1a8a <__divsi3+0xba>
    1a86:	018b      	lsls	r3, r1, #6
    1a88:	1ac0      	subs	r0, r0, r3
    1a8a:	4152      	adcs	r2, r2
    1a8c:	0943      	lsrs	r3, r0, #5
    1a8e:	428b      	cmp	r3, r1
    1a90:	d301      	bcc.n	1a96 <__divsi3+0xc6>
    1a92:	014b      	lsls	r3, r1, #5
    1a94:	1ac0      	subs	r0, r0, r3
    1a96:	4152      	adcs	r2, r2
    1a98:	0903      	lsrs	r3, r0, #4
    1a9a:	428b      	cmp	r3, r1
    1a9c:	d301      	bcc.n	1aa2 <__divsi3+0xd2>
    1a9e:	010b      	lsls	r3, r1, #4
    1aa0:	1ac0      	subs	r0, r0, r3
    1aa2:	4152      	adcs	r2, r2
    1aa4:	08c3      	lsrs	r3, r0, #3
    1aa6:	428b      	cmp	r3, r1
    1aa8:	d301      	bcc.n	1aae <__divsi3+0xde>
    1aaa:	00cb      	lsls	r3, r1, #3
    1aac:	1ac0      	subs	r0, r0, r3
    1aae:	4152      	adcs	r2, r2
    1ab0:	0883      	lsrs	r3, r0, #2
    1ab2:	428b      	cmp	r3, r1
    1ab4:	d301      	bcc.n	1aba <__divsi3+0xea>
    1ab6:	008b      	lsls	r3, r1, #2
    1ab8:	1ac0      	subs	r0, r0, r3
    1aba:	4152      	adcs	r2, r2
    1abc:	0843      	lsrs	r3, r0, #1
    1abe:	428b      	cmp	r3, r1
    1ac0:	d301      	bcc.n	1ac6 <__divsi3+0xf6>
    1ac2:	004b      	lsls	r3, r1, #1
    1ac4:	1ac0      	subs	r0, r0, r3
    1ac6:	4152      	adcs	r2, r2
    1ac8:	1a41      	subs	r1, r0, r1
    1aca:	d200      	bcs.n	1ace <__divsi3+0xfe>
    1acc:	4601      	mov	r1, r0
    1ace:	4152      	adcs	r2, r2
    1ad0:	4610      	mov	r0, r2
    1ad2:	4770      	bx	lr
    1ad4:	e05d      	b.n	1b92 <__divsi3+0x1c2>
    1ad6:	0fca      	lsrs	r2, r1, #31
    1ad8:	d000      	beq.n	1adc <__divsi3+0x10c>
    1ada:	4249      	negs	r1, r1
    1adc:	1003      	asrs	r3, r0, #32
    1ade:	d300      	bcc.n	1ae2 <__divsi3+0x112>
    1ae0:	4240      	negs	r0, r0
    1ae2:	4053      	eors	r3, r2
    1ae4:	2200      	movs	r2, #0
    1ae6:	469c      	mov	ip, r3
    1ae8:	0903      	lsrs	r3, r0, #4
    1aea:	428b      	cmp	r3, r1
    1aec:	d32d      	bcc.n	1b4a <__divsi3+0x17a>
    1aee:	0a03      	lsrs	r3, r0, #8
    1af0:	428b      	cmp	r3, r1
    1af2:	d312      	bcc.n	1b1a <__divsi3+0x14a>
    1af4:	22fc      	movs	r2, #252	; 0xfc
    1af6:	0189      	lsls	r1, r1, #6
    1af8:	ba12      	rev	r2, r2
    1afa:	0a03      	lsrs	r3, r0, #8
    1afc:	428b      	cmp	r3, r1
    1afe:	d30c      	bcc.n	1b1a <__divsi3+0x14a>
    1b00:	0189      	lsls	r1, r1, #6
    1b02:	1192      	asrs	r2, r2, #6
    1b04:	428b      	cmp	r3, r1
    1b06:	d308      	bcc.n	1b1a <__divsi3+0x14a>
    1b08:	0189      	lsls	r1, r1, #6
    1b0a:	1192      	asrs	r2, r2, #6
    1b0c:	428b      	cmp	r3, r1
    1b0e:	d304      	bcc.n	1b1a <__divsi3+0x14a>
    1b10:	0189      	lsls	r1, r1, #6
    1b12:	d03a      	beq.n	1b8a <__divsi3+0x1ba>
    1b14:	1192      	asrs	r2, r2, #6
    1b16:	e000      	b.n	1b1a <__divsi3+0x14a>
    1b18:	0989      	lsrs	r1, r1, #6
    1b1a:	09c3      	lsrs	r3, r0, #7
    1b1c:	428b      	cmp	r3, r1
    1b1e:	d301      	bcc.n	1b24 <__divsi3+0x154>
    1b20:	01cb      	lsls	r3, r1, #7
    1b22:	1ac0      	subs	r0, r0, r3
    1b24:	4152      	adcs	r2, r2
    1b26:	0983      	lsrs	r3, r0, #6
    1b28:	428b      	cmp	r3, r1
    1b2a:	d301      	bcc.n	1b30 <__divsi3+0x160>
    1b2c:	018b      	lsls	r3, r1, #6
    1b2e:	1ac0      	subs	r0, r0, r3
    1b30:	4152      	adcs	r2, r2
    1b32:	0943      	lsrs	r3, r0, #5
    1b34:	428b      	cmp	r3, r1
    1b36:	d301      	bcc.n	1b3c <__divsi3+0x16c>
    1b38:	014b      	lsls	r3, r1, #5
    1b3a:	1ac0      	subs	r0, r0, r3
    1b3c:	4152      	adcs	r2, r2
    1b3e:	0903      	lsrs	r3, r0, #4
    1b40:	428b      	cmp	r3, r1
    1b42:	d301      	bcc.n	1b48 <__divsi3+0x178>
    1b44:	010b      	lsls	r3, r1, #4
    1b46:	1ac0      	subs	r0, r0, r3
    1b48:	4152      	adcs	r2, r2
    1b4a:	08c3      	lsrs	r3, r0, #3
    1b4c:	428b      	cmp	r3, r1
    1b4e:	d301      	bcc.n	1b54 <__divsi3+0x184>
    1b50:	00cb      	lsls	r3, r1, #3
    1b52:	1ac0      	subs	r0, r0, r3
    1b54:	4152      	adcs	r2, r2
    1b56:	0883      	lsrs	r3, r0, #2
    1b58:	428b      	cmp	r3, r1
    1b5a:	d301      	bcc.n	1b60 <__divsi3+0x190>
    1b5c:	008b      	lsls	r3, r1, #2
    1b5e:	1ac0      	subs	r0, r0, r3
    1b60:	4152      	adcs	r2, r2
    1b62:	d2d9      	bcs.n	1b18 <__divsi3+0x148>
    1b64:	0843      	lsrs	r3, r0, #1
    1b66:	428b      	cmp	r3, r1
    1b68:	d301      	bcc.n	1b6e <__divsi3+0x19e>
    1b6a:	004b      	lsls	r3, r1, #1
    1b6c:	1ac0      	subs	r0, r0, r3
    1b6e:	4152      	adcs	r2, r2
    1b70:	1a41      	subs	r1, r0, r1
    1b72:	d200      	bcs.n	1b76 <__divsi3+0x1a6>
    1b74:	4601      	mov	r1, r0
    1b76:	4663      	mov	r3, ip
    1b78:	4152      	adcs	r2, r2
    1b7a:	105b      	asrs	r3, r3, #1
    1b7c:	4610      	mov	r0, r2
    1b7e:	d301      	bcc.n	1b84 <__divsi3+0x1b4>
    1b80:	4240      	negs	r0, r0
    1b82:	2b00      	cmp	r3, #0
    1b84:	d500      	bpl.n	1b88 <__divsi3+0x1b8>
    1b86:	4249      	negs	r1, r1
    1b88:	4770      	bx	lr
    1b8a:	4663      	mov	r3, ip
    1b8c:	105b      	asrs	r3, r3, #1
    1b8e:	d300      	bcc.n	1b92 <__divsi3+0x1c2>
    1b90:	4240      	negs	r0, r0
    1b92:	b501      	push	{r0, lr}
    1b94:	2000      	movs	r0, #0
    1b96:	f000 f805 	bl	1ba4 <__aeabi_idiv0>
    1b9a:	bd02      	pop	{r1, pc}

00001b9c <__aeabi_idivmod>:
    1b9c:	2900      	cmp	r1, #0
    1b9e:	d0f8      	beq.n	1b92 <__divsi3+0x1c2>
    1ba0:	e716      	b.n	19d0 <__divsi3>
    1ba2:	4770      	bx	lr

00001ba4 <__aeabi_idiv0>:
    1ba4:	4770      	bx	lr
    1ba6:	46c0      	nop			; (mov r8, r8)

00001ba8 <__aeabi_lmul>:
    1ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1baa:	46ce      	mov	lr, r9
    1bac:	4647      	mov	r7, r8
    1bae:	0415      	lsls	r5, r2, #16
    1bb0:	0c2d      	lsrs	r5, r5, #16
    1bb2:	002e      	movs	r6, r5
    1bb4:	b580      	push	{r7, lr}
    1bb6:	0407      	lsls	r7, r0, #16
    1bb8:	0c14      	lsrs	r4, r2, #16
    1bba:	0c3f      	lsrs	r7, r7, #16
    1bbc:	4699      	mov	r9, r3
    1bbe:	0c03      	lsrs	r3, r0, #16
    1bc0:	437e      	muls	r6, r7
    1bc2:	435d      	muls	r5, r3
    1bc4:	4367      	muls	r7, r4
    1bc6:	4363      	muls	r3, r4
    1bc8:	197f      	adds	r7, r7, r5
    1bca:	0c34      	lsrs	r4, r6, #16
    1bcc:	19e4      	adds	r4, r4, r7
    1bce:	469c      	mov	ip, r3
    1bd0:	42a5      	cmp	r5, r4
    1bd2:	d903      	bls.n	1bdc <__aeabi_lmul+0x34>
    1bd4:	2380      	movs	r3, #128	; 0x80
    1bd6:	025b      	lsls	r3, r3, #9
    1bd8:	4698      	mov	r8, r3
    1bda:	44c4      	add	ip, r8
    1bdc:	464b      	mov	r3, r9
    1bde:	4351      	muls	r1, r2
    1be0:	4343      	muls	r3, r0
    1be2:	0436      	lsls	r6, r6, #16
    1be4:	0c36      	lsrs	r6, r6, #16
    1be6:	0c25      	lsrs	r5, r4, #16
    1be8:	0424      	lsls	r4, r4, #16
    1bea:	4465      	add	r5, ip
    1bec:	19a4      	adds	r4, r4, r6
    1bee:	1859      	adds	r1, r3, r1
    1bf0:	1949      	adds	r1, r1, r5
    1bf2:	0020      	movs	r0, r4
    1bf4:	bc0c      	pop	{r2, r3}
    1bf6:	4690      	mov	r8, r2
    1bf8:	4699      	mov	r9, r3
    1bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001bfc <__aeabi_dadd>:
    1bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1bfe:	4645      	mov	r5, r8
    1c00:	46de      	mov	lr, fp
    1c02:	4657      	mov	r7, sl
    1c04:	464e      	mov	r6, r9
    1c06:	030c      	lsls	r4, r1, #12
    1c08:	b5e0      	push	{r5, r6, r7, lr}
    1c0a:	004e      	lsls	r6, r1, #1
    1c0c:	0fc9      	lsrs	r1, r1, #31
    1c0e:	4688      	mov	r8, r1
    1c10:	000d      	movs	r5, r1
    1c12:	0a61      	lsrs	r1, r4, #9
    1c14:	0f44      	lsrs	r4, r0, #29
    1c16:	430c      	orrs	r4, r1
    1c18:	00c7      	lsls	r7, r0, #3
    1c1a:	0319      	lsls	r1, r3, #12
    1c1c:	0058      	lsls	r0, r3, #1
    1c1e:	0fdb      	lsrs	r3, r3, #31
    1c20:	469b      	mov	fp, r3
    1c22:	0a4b      	lsrs	r3, r1, #9
    1c24:	0f51      	lsrs	r1, r2, #29
    1c26:	430b      	orrs	r3, r1
    1c28:	0d76      	lsrs	r6, r6, #21
    1c2a:	0d40      	lsrs	r0, r0, #21
    1c2c:	0019      	movs	r1, r3
    1c2e:	00d2      	lsls	r2, r2, #3
    1c30:	45d8      	cmp	r8, fp
    1c32:	d100      	bne.n	1c36 <__aeabi_dadd+0x3a>
    1c34:	e0ae      	b.n	1d94 <__aeabi_dadd+0x198>
    1c36:	1a35      	subs	r5, r6, r0
    1c38:	2d00      	cmp	r5, #0
    1c3a:	dc00      	bgt.n	1c3e <__aeabi_dadd+0x42>
    1c3c:	e0f6      	b.n	1e2c <__aeabi_dadd+0x230>
    1c3e:	2800      	cmp	r0, #0
    1c40:	d10f      	bne.n	1c62 <__aeabi_dadd+0x66>
    1c42:	4313      	orrs	r3, r2
    1c44:	d100      	bne.n	1c48 <__aeabi_dadd+0x4c>
    1c46:	e0db      	b.n	1e00 <__aeabi_dadd+0x204>
    1c48:	1e6b      	subs	r3, r5, #1
    1c4a:	2b00      	cmp	r3, #0
    1c4c:	d000      	beq.n	1c50 <__aeabi_dadd+0x54>
    1c4e:	e137      	b.n	1ec0 <__aeabi_dadd+0x2c4>
    1c50:	1aba      	subs	r2, r7, r2
    1c52:	4297      	cmp	r7, r2
    1c54:	41bf      	sbcs	r7, r7
    1c56:	1a64      	subs	r4, r4, r1
    1c58:	427f      	negs	r7, r7
    1c5a:	1be4      	subs	r4, r4, r7
    1c5c:	2601      	movs	r6, #1
    1c5e:	0017      	movs	r7, r2
    1c60:	e024      	b.n	1cac <__aeabi_dadd+0xb0>
    1c62:	4bc6      	ldr	r3, [pc, #792]	; (1f7c <__aeabi_dadd+0x380>)
    1c64:	429e      	cmp	r6, r3
    1c66:	d04d      	beq.n	1d04 <__aeabi_dadd+0x108>
    1c68:	2380      	movs	r3, #128	; 0x80
    1c6a:	041b      	lsls	r3, r3, #16
    1c6c:	4319      	orrs	r1, r3
    1c6e:	2d38      	cmp	r5, #56	; 0x38
    1c70:	dd00      	ble.n	1c74 <__aeabi_dadd+0x78>
    1c72:	e107      	b.n	1e84 <__aeabi_dadd+0x288>
    1c74:	2d1f      	cmp	r5, #31
    1c76:	dd00      	ble.n	1c7a <__aeabi_dadd+0x7e>
    1c78:	e138      	b.n	1eec <__aeabi_dadd+0x2f0>
    1c7a:	2020      	movs	r0, #32
    1c7c:	1b43      	subs	r3, r0, r5
    1c7e:	469a      	mov	sl, r3
    1c80:	000b      	movs	r3, r1
    1c82:	4650      	mov	r0, sl
    1c84:	4083      	lsls	r3, r0
    1c86:	4699      	mov	r9, r3
    1c88:	0013      	movs	r3, r2
    1c8a:	4648      	mov	r0, r9
    1c8c:	40eb      	lsrs	r3, r5
    1c8e:	4318      	orrs	r0, r3
    1c90:	0003      	movs	r3, r0
    1c92:	4650      	mov	r0, sl
    1c94:	4082      	lsls	r2, r0
    1c96:	1e50      	subs	r0, r2, #1
    1c98:	4182      	sbcs	r2, r0
    1c9a:	40e9      	lsrs	r1, r5
    1c9c:	431a      	orrs	r2, r3
    1c9e:	1aba      	subs	r2, r7, r2
    1ca0:	1a61      	subs	r1, r4, r1
    1ca2:	4297      	cmp	r7, r2
    1ca4:	41a4      	sbcs	r4, r4
    1ca6:	0017      	movs	r7, r2
    1ca8:	4264      	negs	r4, r4
    1caa:	1b0c      	subs	r4, r1, r4
    1cac:	0223      	lsls	r3, r4, #8
    1cae:	d562      	bpl.n	1d76 <__aeabi_dadd+0x17a>
    1cb0:	0264      	lsls	r4, r4, #9
    1cb2:	0a65      	lsrs	r5, r4, #9
    1cb4:	2d00      	cmp	r5, #0
    1cb6:	d100      	bne.n	1cba <__aeabi_dadd+0xbe>
    1cb8:	e0df      	b.n	1e7a <__aeabi_dadd+0x27e>
    1cba:	0028      	movs	r0, r5
    1cbc:	f001 fbe4 	bl	3488 <__clzsi2>
    1cc0:	0003      	movs	r3, r0
    1cc2:	3b08      	subs	r3, #8
    1cc4:	2b1f      	cmp	r3, #31
    1cc6:	dd00      	ble.n	1cca <__aeabi_dadd+0xce>
    1cc8:	e0d2      	b.n	1e70 <__aeabi_dadd+0x274>
    1cca:	2220      	movs	r2, #32
    1ccc:	003c      	movs	r4, r7
    1cce:	1ad2      	subs	r2, r2, r3
    1cd0:	409d      	lsls	r5, r3
    1cd2:	40d4      	lsrs	r4, r2
    1cd4:	409f      	lsls	r7, r3
    1cd6:	4325      	orrs	r5, r4
    1cd8:	429e      	cmp	r6, r3
    1cda:	dd00      	ble.n	1cde <__aeabi_dadd+0xe2>
    1cdc:	e0c4      	b.n	1e68 <__aeabi_dadd+0x26c>
    1cde:	1b9e      	subs	r6, r3, r6
    1ce0:	1c73      	adds	r3, r6, #1
    1ce2:	2b1f      	cmp	r3, #31
    1ce4:	dd00      	ble.n	1ce8 <__aeabi_dadd+0xec>
    1ce6:	e0f1      	b.n	1ecc <__aeabi_dadd+0x2d0>
    1ce8:	2220      	movs	r2, #32
    1cea:	0038      	movs	r0, r7
    1cec:	0029      	movs	r1, r5
    1cee:	1ad2      	subs	r2, r2, r3
    1cf0:	40d8      	lsrs	r0, r3
    1cf2:	4091      	lsls	r1, r2
    1cf4:	4097      	lsls	r7, r2
    1cf6:	002c      	movs	r4, r5
    1cf8:	4301      	orrs	r1, r0
    1cfa:	1e78      	subs	r0, r7, #1
    1cfc:	4187      	sbcs	r7, r0
    1cfe:	40dc      	lsrs	r4, r3
    1d00:	2600      	movs	r6, #0
    1d02:	430f      	orrs	r7, r1
    1d04:	077b      	lsls	r3, r7, #29
    1d06:	d009      	beq.n	1d1c <__aeabi_dadd+0x120>
    1d08:	230f      	movs	r3, #15
    1d0a:	403b      	ands	r3, r7
    1d0c:	2b04      	cmp	r3, #4
    1d0e:	d005      	beq.n	1d1c <__aeabi_dadd+0x120>
    1d10:	1d3b      	adds	r3, r7, #4
    1d12:	42bb      	cmp	r3, r7
    1d14:	41bf      	sbcs	r7, r7
    1d16:	427f      	negs	r7, r7
    1d18:	19e4      	adds	r4, r4, r7
    1d1a:	001f      	movs	r7, r3
    1d1c:	0223      	lsls	r3, r4, #8
    1d1e:	d52c      	bpl.n	1d7a <__aeabi_dadd+0x17e>
    1d20:	4b96      	ldr	r3, [pc, #600]	; (1f7c <__aeabi_dadd+0x380>)
    1d22:	3601      	adds	r6, #1
    1d24:	429e      	cmp	r6, r3
    1d26:	d100      	bne.n	1d2a <__aeabi_dadd+0x12e>
    1d28:	e09a      	b.n	1e60 <__aeabi_dadd+0x264>
    1d2a:	4645      	mov	r5, r8
    1d2c:	4b94      	ldr	r3, [pc, #592]	; (1f80 <__aeabi_dadd+0x384>)
    1d2e:	08ff      	lsrs	r7, r7, #3
    1d30:	401c      	ands	r4, r3
    1d32:	0760      	lsls	r0, r4, #29
    1d34:	0576      	lsls	r6, r6, #21
    1d36:	0264      	lsls	r4, r4, #9
    1d38:	4307      	orrs	r7, r0
    1d3a:	0b24      	lsrs	r4, r4, #12
    1d3c:	0d76      	lsrs	r6, r6, #21
    1d3e:	2100      	movs	r1, #0
    1d40:	0324      	lsls	r4, r4, #12
    1d42:	0b23      	lsrs	r3, r4, #12
    1d44:	0d0c      	lsrs	r4, r1, #20
    1d46:	4a8f      	ldr	r2, [pc, #572]	; (1f84 <__aeabi_dadd+0x388>)
    1d48:	0524      	lsls	r4, r4, #20
    1d4a:	431c      	orrs	r4, r3
    1d4c:	4014      	ands	r4, r2
    1d4e:	0533      	lsls	r3, r6, #20
    1d50:	4323      	orrs	r3, r4
    1d52:	005b      	lsls	r3, r3, #1
    1d54:	07ed      	lsls	r5, r5, #31
    1d56:	085b      	lsrs	r3, r3, #1
    1d58:	432b      	orrs	r3, r5
    1d5a:	0038      	movs	r0, r7
    1d5c:	0019      	movs	r1, r3
    1d5e:	bc3c      	pop	{r2, r3, r4, r5}
    1d60:	4690      	mov	r8, r2
    1d62:	4699      	mov	r9, r3
    1d64:	46a2      	mov	sl, r4
    1d66:	46ab      	mov	fp, r5
    1d68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1d6a:	4664      	mov	r4, ip
    1d6c:	4304      	orrs	r4, r0
    1d6e:	d100      	bne.n	1d72 <__aeabi_dadd+0x176>
    1d70:	e211      	b.n	2196 <STACK_SIZE+0x196>
    1d72:	0004      	movs	r4, r0
    1d74:	4667      	mov	r7, ip
    1d76:	077b      	lsls	r3, r7, #29
    1d78:	d1c6      	bne.n	1d08 <__aeabi_dadd+0x10c>
    1d7a:	4645      	mov	r5, r8
    1d7c:	0760      	lsls	r0, r4, #29
    1d7e:	08ff      	lsrs	r7, r7, #3
    1d80:	4307      	orrs	r7, r0
    1d82:	08e4      	lsrs	r4, r4, #3
    1d84:	4b7d      	ldr	r3, [pc, #500]	; (1f7c <__aeabi_dadd+0x380>)
    1d86:	429e      	cmp	r6, r3
    1d88:	d030      	beq.n	1dec <__aeabi_dadd+0x1f0>
    1d8a:	0324      	lsls	r4, r4, #12
    1d8c:	0576      	lsls	r6, r6, #21
    1d8e:	0b24      	lsrs	r4, r4, #12
    1d90:	0d76      	lsrs	r6, r6, #21
    1d92:	e7d4      	b.n	1d3e <__aeabi_dadd+0x142>
    1d94:	1a33      	subs	r3, r6, r0
    1d96:	469a      	mov	sl, r3
    1d98:	2b00      	cmp	r3, #0
    1d9a:	dd78      	ble.n	1e8e <__aeabi_dadd+0x292>
    1d9c:	2800      	cmp	r0, #0
    1d9e:	d031      	beq.n	1e04 <__aeabi_dadd+0x208>
    1da0:	4876      	ldr	r0, [pc, #472]	; (1f7c <__aeabi_dadd+0x380>)
    1da2:	4286      	cmp	r6, r0
    1da4:	d0ae      	beq.n	1d04 <__aeabi_dadd+0x108>
    1da6:	2080      	movs	r0, #128	; 0x80
    1da8:	0400      	lsls	r0, r0, #16
    1daa:	4301      	orrs	r1, r0
    1dac:	4653      	mov	r3, sl
    1dae:	2b38      	cmp	r3, #56	; 0x38
    1db0:	dc00      	bgt.n	1db4 <__aeabi_dadd+0x1b8>
    1db2:	e0e9      	b.n	1f88 <__aeabi_dadd+0x38c>
    1db4:	430a      	orrs	r2, r1
    1db6:	1e51      	subs	r1, r2, #1
    1db8:	418a      	sbcs	r2, r1
    1dba:	2100      	movs	r1, #0
    1dbc:	19d2      	adds	r2, r2, r7
    1dbe:	42ba      	cmp	r2, r7
    1dc0:	41bf      	sbcs	r7, r7
    1dc2:	1909      	adds	r1, r1, r4
    1dc4:	427c      	negs	r4, r7
    1dc6:	0017      	movs	r7, r2
    1dc8:	190c      	adds	r4, r1, r4
    1dca:	0223      	lsls	r3, r4, #8
    1dcc:	d5d3      	bpl.n	1d76 <__aeabi_dadd+0x17a>
    1dce:	4b6b      	ldr	r3, [pc, #428]	; (1f7c <__aeabi_dadd+0x380>)
    1dd0:	3601      	adds	r6, #1
    1dd2:	429e      	cmp	r6, r3
    1dd4:	d100      	bne.n	1dd8 <__aeabi_dadd+0x1dc>
    1dd6:	e13a      	b.n	204e <STACK_SIZE+0x4e>
    1dd8:	2001      	movs	r0, #1
    1dda:	4b69      	ldr	r3, [pc, #420]	; (1f80 <__aeabi_dadd+0x384>)
    1ddc:	401c      	ands	r4, r3
    1dde:	087b      	lsrs	r3, r7, #1
    1de0:	4007      	ands	r7, r0
    1de2:	431f      	orrs	r7, r3
    1de4:	07e0      	lsls	r0, r4, #31
    1de6:	4307      	orrs	r7, r0
    1de8:	0864      	lsrs	r4, r4, #1
    1dea:	e78b      	b.n	1d04 <__aeabi_dadd+0x108>
    1dec:	0023      	movs	r3, r4
    1dee:	433b      	orrs	r3, r7
    1df0:	d100      	bne.n	1df4 <__aeabi_dadd+0x1f8>
    1df2:	e1cb      	b.n	218c <STACK_SIZE+0x18c>
    1df4:	2280      	movs	r2, #128	; 0x80
    1df6:	0312      	lsls	r2, r2, #12
    1df8:	4314      	orrs	r4, r2
    1dfa:	0324      	lsls	r4, r4, #12
    1dfc:	0b24      	lsrs	r4, r4, #12
    1dfe:	e79e      	b.n	1d3e <__aeabi_dadd+0x142>
    1e00:	002e      	movs	r6, r5
    1e02:	e77f      	b.n	1d04 <__aeabi_dadd+0x108>
    1e04:	0008      	movs	r0, r1
    1e06:	4310      	orrs	r0, r2
    1e08:	d100      	bne.n	1e0c <__aeabi_dadd+0x210>
    1e0a:	e0b4      	b.n	1f76 <__aeabi_dadd+0x37a>
    1e0c:	1e58      	subs	r0, r3, #1
    1e0e:	2800      	cmp	r0, #0
    1e10:	d000      	beq.n	1e14 <__aeabi_dadd+0x218>
    1e12:	e0de      	b.n	1fd2 <__aeabi_dadd+0x3d6>
    1e14:	18ba      	adds	r2, r7, r2
    1e16:	42ba      	cmp	r2, r7
    1e18:	419b      	sbcs	r3, r3
    1e1a:	1864      	adds	r4, r4, r1
    1e1c:	425b      	negs	r3, r3
    1e1e:	18e4      	adds	r4, r4, r3
    1e20:	0017      	movs	r7, r2
    1e22:	2601      	movs	r6, #1
    1e24:	0223      	lsls	r3, r4, #8
    1e26:	d5a6      	bpl.n	1d76 <__aeabi_dadd+0x17a>
    1e28:	2602      	movs	r6, #2
    1e2a:	e7d5      	b.n	1dd8 <__aeabi_dadd+0x1dc>
    1e2c:	2d00      	cmp	r5, #0
    1e2e:	d16e      	bne.n	1f0e <__aeabi_dadd+0x312>
    1e30:	1c70      	adds	r0, r6, #1
    1e32:	0540      	lsls	r0, r0, #21
    1e34:	0d40      	lsrs	r0, r0, #21
    1e36:	2801      	cmp	r0, #1
    1e38:	dc00      	bgt.n	1e3c <__aeabi_dadd+0x240>
    1e3a:	e0f9      	b.n	2030 <STACK_SIZE+0x30>
    1e3c:	1ab8      	subs	r0, r7, r2
    1e3e:	4684      	mov	ip, r0
    1e40:	4287      	cmp	r7, r0
    1e42:	4180      	sbcs	r0, r0
    1e44:	1ae5      	subs	r5, r4, r3
    1e46:	4240      	negs	r0, r0
    1e48:	1a2d      	subs	r5, r5, r0
    1e4a:	0228      	lsls	r0, r5, #8
    1e4c:	d400      	bmi.n	1e50 <__aeabi_dadd+0x254>
    1e4e:	e089      	b.n	1f64 <__aeabi_dadd+0x368>
    1e50:	1bd7      	subs	r7, r2, r7
    1e52:	42ba      	cmp	r2, r7
    1e54:	4192      	sbcs	r2, r2
    1e56:	1b1c      	subs	r4, r3, r4
    1e58:	4252      	negs	r2, r2
    1e5a:	1aa5      	subs	r5, r4, r2
    1e5c:	46d8      	mov	r8, fp
    1e5e:	e729      	b.n	1cb4 <__aeabi_dadd+0xb8>
    1e60:	4645      	mov	r5, r8
    1e62:	2400      	movs	r4, #0
    1e64:	2700      	movs	r7, #0
    1e66:	e76a      	b.n	1d3e <__aeabi_dadd+0x142>
    1e68:	4c45      	ldr	r4, [pc, #276]	; (1f80 <__aeabi_dadd+0x384>)
    1e6a:	1af6      	subs	r6, r6, r3
    1e6c:	402c      	ands	r4, r5
    1e6e:	e749      	b.n	1d04 <__aeabi_dadd+0x108>
    1e70:	003d      	movs	r5, r7
    1e72:	3828      	subs	r0, #40	; 0x28
    1e74:	4085      	lsls	r5, r0
    1e76:	2700      	movs	r7, #0
    1e78:	e72e      	b.n	1cd8 <__aeabi_dadd+0xdc>
    1e7a:	0038      	movs	r0, r7
    1e7c:	f001 fb04 	bl	3488 <__clzsi2>
    1e80:	3020      	adds	r0, #32
    1e82:	e71d      	b.n	1cc0 <__aeabi_dadd+0xc4>
    1e84:	430a      	orrs	r2, r1
    1e86:	1e51      	subs	r1, r2, #1
    1e88:	418a      	sbcs	r2, r1
    1e8a:	2100      	movs	r1, #0
    1e8c:	e707      	b.n	1c9e <__aeabi_dadd+0xa2>
    1e8e:	2b00      	cmp	r3, #0
    1e90:	d000      	beq.n	1e94 <__aeabi_dadd+0x298>
    1e92:	e0f3      	b.n	207c <STACK_SIZE+0x7c>
    1e94:	1c70      	adds	r0, r6, #1
    1e96:	0543      	lsls	r3, r0, #21
    1e98:	0d5b      	lsrs	r3, r3, #21
    1e9a:	2b01      	cmp	r3, #1
    1e9c:	dc00      	bgt.n	1ea0 <__aeabi_dadd+0x2a4>
    1e9e:	e0ad      	b.n	1ffc <__aeabi_dadd+0x400>
    1ea0:	4b36      	ldr	r3, [pc, #216]	; (1f7c <__aeabi_dadd+0x380>)
    1ea2:	4298      	cmp	r0, r3
    1ea4:	d100      	bne.n	1ea8 <__aeabi_dadd+0x2ac>
    1ea6:	e0d1      	b.n	204c <STACK_SIZE+0x4c>
    1ea8:	18ba      	adds	r2, r7, r2
    1eaa:	42ba      	cmp	r2, r7
    1eac:	41bf      	sbcs	r7, r7
    1eae:	1864      	adds	r4, r4, r1
    1eb0:	427f      	negs	r7, r7
    1eb2:	19e4      	adds	r4, r4, r7
    1eb4:	07e7      	lsls	r7, r4, #31
    1eb6:	0852      	lsrs	r2, r2, #1
    1eb8:	4317      	orrs	r7, r2
    1eba:	0864      	lsrs	r4, r4, #1
    1ebc:	0006      	movs	r6, r0
    1ebe:	e721      	b.n	1d04 <__aeabi_dadd+0x108>
    1ec0:	482e      	ldr	r0, [pc, #184]	; (1f7c <__aeabi_dadd+0x380>)
    1ec2:	4285      	cmp	r5, r0
    1ec4:	d100      	bne.n	1ec8 <__aeabi_dadd+0x2cc>
    1ec6:	e093      	b.n	1ff0 <__aeabi_dadd+0x3f4>
    1ec8:	001d      	movs	r5, r3
    1eca:	e6d0      	b.n	1c6e <__aeabi_dadd+0x72>
    1ecc:	0029      	movs	r1, r5
    1ece:	3e1f      	subs	r6, #31
    1ed0:	40f1      	lsrs	r1, r6
    1ed2:	2b20      	cmp	r3, #32
    1ed4:	d100      	bne.n	1ed8 <__aeabi_dadd+0x2dc>
    1ed6:	e08d      	b.n	1ff4 <__aeabi_dadd+0x3f8>
    1ed8:	2240      	movs	r2, #64	; 0x40
    1eda:	1ad3      	subs	r3, r2, r3
    1edc:	409d      	lsls	r5, r3
    1ede:	432f      	orrs	r7, r5
    1ee0:	1e7d      	subs	r5, r7, #1
    1ee2:	41af      	sbcs	r7, r5
    1ee4:	2400      	movs	r4, #0
    1ee6:	430f      	orrs	r7, r1
    1ee8:	2600      	movs	r6, #0
    1eea:	e744      	b.n	1d76 <__aeabi_dadd+0x17a>
    1eec:	002b      	movs	r3, r5
    1eee:	0008      	movs	r0, r1
    1ef0:	3b20      	subs	r3, #32
    1ef2:	40d8      	lsrs	r0, r3
    1ef4:	0003      	movs	r3, r0
    1ef6:	2d20      	cmp	r5, #32
    1ef8:	d100      	bne.n	1efc <__aeabi_dadd+0x300>
    1efa:	e07d      	b.n	1ff8 <__aeabi_dadd+0x3fc>
    1efc:	2040      	movs	r0, #64	; 0x40
    1efe:	1b45      	subs	r5, r0, r5
    1f00:	40a9      	lsls	r1, r5
    1f02:	430a      	orrs	r2, r1
    1f04:	1e51      	subs	r1, r2, #1
    1f06:	418a      	sbcs	r2, r1
    1f08:	2100      	movs	r1, #0
    1f0a:	431a      	orrs	r2, r3
    1f0c:	e6c7      	b.n	1c9e <__aeabi_dadd+0xa2>
    1f0e:	2e00      	cmp	r6, #0
    1f10:	d050      	beq.n	1fb4 <__aeabi_dadd+0x3b8>
    1f12:	4e1a      	ldr	r6, [pc, #104]	; (1f7c <__aeabi_dadd+0x380>)
    1f14:	42b0      	cmp	r0, r6
    1f16:	d057      	beq.n	1fc8 <__aeabi_dadd+0x3cc>
    1f18:	2680      	movs	r6, #128	; 0x80
    1f1a:	426b      	negs	r3, r5
    1f1c:	4699      	mov	r9, r3
    1f1e:	0436      	lsls	r6, r6, #16
    1f20:	4334      	orrs	r4, r6
    1f22:	464b      	mov	r3, r9
    1f24:	2b38      	cmp	r3, #56	; 0x38
    1f26:	dd00      	ble.n	1f2a <__aeabi_dadd+0x32e>
    1f28:	e0d6      	b.n	20d8 <STACK_SIZE+0xd8>
    1f2a:	2b1f      	cmp	r3, #31
    1f2c:	dd00      	ble.n	1f30 <__aeabi_dadd+0x334>
    1f2e:	e135      	b.n	219c <STACK_SIZE+0x19c>
    1f30:	2620      	movs	r6, #32
    1f32:	1af5      	subs	r5, r6, r3
    1f34:	0026      	movs	r6, r4
    1f36:	40ae      	lsls	r6, r5
    1f38:	46b2      	mov	sl, r6
    1f3a:	003e      	movs	r6, r7
    1f3c:	40de      	lsrs	r6, r3
    1f3e:	46ac      	mov	ip, r5
    1f40:	0035      	movs	r5, r6
    1f42:	4656      	mov	r6, sl
    1f44:	432e      	orrs	r6, r5
    1f46:	4665      	mov	r5, ip
    1f48:	40af      	lsls	r7, r5
    1f4a:	1e7d      	subs	r5, r7, #1
    1f4c:	41af      	sbcs	r7, r5
    1f4e:	40dc      	lsrs	r4, r3
    1f50:	4337      	orrs	r7, r6
    1f52:	1bd7      	subs	r7, r2, r7
    1f54:	42ba      	cmp	r2, r7
    1f56:	4192      	sbcs	r2, r2
    1f58:	1b0c      	subs	r4, r1, r4
    1f5a:	4252      	negs	r2, r2
    1f5c:	1aa4      	subs	r4, r4, r2
    1f5e:	0006      	movs	r6, r0
    1f60:	46d8      	mov	r8, fp
    1f62:	e6a3      	b.n	1cac <__aeabi_dadd+0xb0>
    1f64:	4664      	mov	r4, ip
    1f66:	4667      	mov	r7, ip
    1f68:	432c      	orrs	r4, r5
    1f6a:	d000      	beq.n	1f6e <__aeabi_dadd+0x372>
    1f6c:	e6a2      	b.n	1cb4 <__aeabi_dadd+0xb8>
    1f6e:	2500      	movs	r5, #0
    1f70:	2600      	movs	r6, #0
    1f72:	2700      	movs	r7, #0
    1f74:	e706      	b.n	1d84 <__aeabi_dadd+0x188>
    1f76:	001e      	movs	r6, r3
    1f78:	e6c4      	b.n	1d04 <__aeabi_dadd+0x108>
    1f7a:	46c0      	nop			; (mov r8, r8)
    1f7c:	000007ff 	.word	0x000007ff
    1f80:	ff7fffff 	.word	0xff7fffff
    1f84:	800fffff 	.word	0x800fffff
    1f88:	2b1f      	cmp	r3, #31
    1f8a:	dc63      	bgt.n	2054 <STACK_SIZE+0x54>
    1f8c:	2020      	movs	r0, #32
    1f8e:	1ac3      	subs	r3, r0, r3
    1f90:	0008      	movs	r0, r1
    1f92:	4098      	lsls	r0, r3
    1f94:	469c      	mov	ip, r3
    1f96:	4683      	mov	fp, r0
    1f98:	4653      	mov	r3, sl
    1f9a:	0010      	movs	r0, r2
    1f9c:	40d8      	lsrs	r0, r3
    1f9e:	0003      	movs	r3, r0
    1fa0:	4658      	mov	r0, fp
    1fa2:	4318      	orrs	r0, r3
    1fa4:	4663      	mov	r3, ip
    1fa6:	409a      	lsls	r2, r3
    1fa8:	1e53      	subs	r3, r2, #1
    1faa:	419a      	sbcs	r2, r3
    1fac:	4653      	mov	r3, sl
    1fae:	4302      	orrs	r2, r0
    1fb0:	40d9      	lsrs	r1, r3
    1fb2:	e703      	b.n	1dbc <__aeabi_dadd+0x1c0>
    1fb4:	0026      	movs	r6, r4
    1fb6:	433e      	orrs	r6, r7
    1fb8:	d006      	beq.n	1fc8 <__aeabi_dadd+0x3cc>
    1fba:	43eb      	mvns	r3, r5
    1fbc:	4699      	mov	r9, r3
    1fbe:	2b00      	cmp	r3, #0
    1fc0:	d0c7      	beq.n	1f52 <__aeabi_dadd+0x356>
    1fc2:	4e94      	ldr	r6, [pc, #592]	; (2214 <STACK_SIZE+0x214>)
    1fc4:	42b0      	cmp	r0, r6
    1fc6:	d1ac      	bne.n	1f22 <__aeabi_dadd+0x326>
    1fc8:	000c      	movs	r4, r1
    1fca:	0017      	movs	r7, r2
    1fcc:	0006      	movs	r6, r0
    1fce:	46d8      	mov	r8, fp
    1fd0:	e698      	b.n	1d04 <__aeabi_dadd+0x108>
    1fd2:	4b90      	ldr	r3, [pc, #576]	; (2214 <STACK_SIZE+0x214>)
    1fd4:	459a      	cmp	sl, r3
    1fd6:	d00b      	beq.n	1ff0 <__aeabi_dadd+0x3f4>
    1fd8:	4682      	mov	sl, r0
    1fda:	e6e7      	b.n	1dac <__aeabi_dadd+0x1b0>
    1fdc:	2800      	cmp	r0, #0
    1fde:	d000      	beq.n	1fe2 <__aeabi_dadd+0x3e6>
    1fe0:	e09e      	b.n	2120 <STACK_SIZE+0x120>
    1fe2:	0018      	movs	r0, r3
    1fe4:	4310      	orrs	r0, r2
    1fe6:	d100      	bne.n	1fea <__aeabi_dadd+0x3ee>
    1fe8:	e0e9      	b.n	21be <STACK_SIZE+0x1be>
    1fea:	001c      	movs	r4, r3
    1fec:	0017      	movs	r7, r2
    1fee:	46d8      	mov	r8, fp
    1ff0:	4e88      	ldr	r6, [pc, #544]	; (2214 <STACK_SIZE+0x214>)
    1ff2:	e687      	b.n	1d04 <__aeabi_dadd+0x108>
    1ff4:	2500      	movs	r5, #0
    1ff6:	e772      	b.n	1ede <__aeabi_dadd+0x2e2>
    1ff8:	2100      	movs	r1, #0
    1ffa:	e782      	b.n	1f02 <__aeabi_dadd+0x306>
    1ffc:	0023      	movs	r3, r4
    1ffe:	433b      	orrs	r3, r7
    2000:	2e00      	cmp	r6, #0
    2002:	d000      	beq.n	2006 <STACK_SIZE+0x6>
    2004:	e0ab      	b.n	215e <STACK_SIZE+0x15e>
    2006:	2b00      	cmp	r3, #0
    2008:	d100      	bne.n	200c <STACK_SIZE+0xc>
    200a:	e0e7      	b.n	21dc <STACK_SIZE+0x1dc>
    200c:	000b      	movs	r3, r1
    200e:	4313      	orrs	r3, r2
    2010:	d100      	bne.n	2014 <STACK_SIZE+0x14>
    2012:	e677      	b.n	1d04 <__aeabi_dadd+0x108>
    2014:	18ba      	adds	r2, r7, r2
    2016:	42ba      	cmp	r2, r7
    2018:	41bf      	sbcs	r7, r7
    201a:	1864      	adds	r4, r4, r1
    201c:	427f      	negs	r7, r7
    201e:	19e4      	adds	r4, r4, r7
    2020:	0223      	lsls	r3, r4, #8
    2022:	d400      	bmi.n	2026 <STACK_SIZE+0x26>
    2024:	e0f2      	b.n	220c <STACK_SIZE+0x20c>
    2026:	4b7c      	ldr	r3, [pc, #496]	; (2218 <STACK_SIZE+0x218>)
    2028:	0017      	movs	r7, r2
    202a:	401c      	ands	r4, r3
    202c:	0006      	movs	r6, r0
    202e:	e669      	b.n	1d04 <__aeabi_dadd+0x108>
    2030:	0020      	movs	r0, r4
    2032:	4338      	orrs	r0, r7
    2034:	2e00      	cmp	r6, #0
    2036:	d1d1      	bne.n	1fdc <__aeabi_dadd+0x3e0>
    2038:	2800      	cmp	r0, #0
    203a:	d15b      	bne.n	20f4 <STACK_SIZE+0xf4>
    203c:	001c      	movs	r4, r3
    203e:	4314      	orrs	r4, r2
    2040:	d100      	bne.n	2044 <STACK_SIZE+0x44>
    2042:	e0a8      	b.n	2196 <STACK_SIZE+0x196>
    2044:	001c      	movs	r4, r3
    2046:	0017      	movs	r7, r2
    2048:	46d8      	mov	r8, fp
    204a:	e65b      	b.n	1d04 <__aeabi_dadd+0x108>
    204c:	0006      	movs	r6, r0
    204e:	2400      	movs	r4, #0
    2050:	2700      	movs	r7, #0
    2052:	e697      	b.n	1d84 <__aeabi_dadd+0x188>
    2054:	4650      	mov	r0, sl
    2056:	000b      	movs	r3, r1
    2058:	3820      	subs	r0, #32
    205a:	40c3      	lsrs	r3, r0
    205c:	4699      	mov	r9, r3
    205e:	4653      	mov	r3, sl
    2060:	2b20      	cmp	r3, #32
    2062:	d100      	bne.n	2066 <STACK_SIZE+0x66>
    2064:	e095      	b.n	2192 <STACK_SIZE+0x192>
    2066:	2340      	movs	r3, #64	; 0x40
    2068:	4650      	mov	r0, sl
    206a:	1a1b      	subs	r3, r3, r0
    206c:	4099      	lsls	r1, r3
    206e:	430a      	orrs	r2, r1
    2070:	1e51      	subs	r1, r2, #1
    2072:	418a      	sbcs	r2, r1
    2074:	464b      	mov	r3, r9
    2076:	2100      	movs	r1, #0
    2078:	431a      	orrs	r2, r3
    207a:	e69f      	b.n	1dbc <__aeabi_dadd+0x1c0>
    207c:	2e00      	cmp	r6, #0
    207e:	d130      	bne.n	20e2 <STACK_SIZE+0xe2>
    2080:	0026      	movs	r6, r4
    2082:	433e      	orrs	r6, r7
    2084:	d067      	beq.n	2156 <STACK_SIZE+0x156>
    2086:	43db      	mvns	r3, r3
    2088:	469a      	mov	sl, r3
    208a:	2b00      	cmp	r3, #0
    208c:	d01c      	beq.n	20c8 <STACK_SIZE+0xc8>
    208e:	4e61      	ldr	r6, [pc, #388]	; (2214 <STACK_SIZE+0x214>)
    2090:	42b0      	cmp	r0, r6
    2092:	d060      	beq.n	2156 <STACK_SIZE+0x156>
    2094:	4653      	mov	r3, sl
    2096:	2b38      	cmp	r3, #56	; 0x38
    2098:	dd00      	ble.n	209c <STACK_SIZE+0x9c>
    209a:	e096      	b.n	21ca <STACK_SIZE+0x1ca>
    209c:	2b1f      	cmp	r3, #31
    209e:	dd00      	ble.n	20a2 <STACK_SIZE+0xa2>
    20a0:	e09f      	b.n	21e2 <STACK_SIZE+0x1e2>
    20a2:	2620      	movs	r6, #32
    20a4:	1af3      	subs	r3, r6, r3
    20a6:	0026      	movs	r6, r4
    20a8:	409e      	lsls	r6, r3
    20aa:	469c      	mov	ip, r3
    20ac:	46b3      	mov	fp, r6
    20ae:	4653      	mov	r3, sl
    20b0:	003e      	movs	r6, r7
    20b2:	40de      	lsrs	r6, r3
    20b4:	0033      	movs	r3, r6
    20b6:	465e      	mov	r6, fp
    20b8:	431e      	orrs	r6, r3
    20ba:	4663      	mov	r3, ip
    20bc:	409f      	lsls	r7, r3
    20be:	1e7b      	subs	r3, r7, #1
    20c0:	419f      	sbcs	r7, r3
    20c2:	4653      	mov	r3, sl
    20c4:	40dc      	lsrs	r4, r3
    20c6:	4337      	orrs	r7, r6
    20c8:	18bf      	adds	r7, r7, r2
    20ca:	4297      	cmp	r7, r2
    20cc:	4192      	sbcs	r2, r2
    20ce:	1864      	adds	r4, r4, r1
    20d0:	4252      	negs	r2, r2
    20d2:	18a4      	adds	r4, r4, r2
    20d4:	0006      	movs	r6, r0
    20d6:	e678      	b.n	1dca <__aeabi_dadd+0x1ce>
    20d8:	4327      	orrs	r7, r4
    20da:	1e7c      	subs	r4, r7, #1
    20dc:	41a7      	sbcs	r7, r4
    20de:	2400      	movs	r4, #0
    20e0:	e737      	b.n	1f52 <__aeabi_dadd+0x356>
    20e2:	4e4c      	ldr	r6, [pc, #304]	; (2214 <STACK_SIZE+0x214>)
    20e4:	42b0      	cmp	r0, r6
    20e6:	d036      	beq.n	2156 <STACK_SIZE+0x156>
    20e8:	2680      	movs	r6, #128	; 0x80
    20ea:	425b      	negs	r3, r3
    20ec:	0436      	lsls	r6, r6, #16
    20ee:	469a      	mov	sl, r3
    20f0:	4334      	orrs	r4, r6
    20f2:	e7cf      	b.n	2094 <STACK_SIZE+0x94>
    20f4:	0018      	movs	r0, r3
    20f6:	4310      	orrs	r0, r2
    20f8:	d100      	bne.n	20fc <STACK_SIZE+0xfc>
    20fa:	e603      	b.n	1d04 <__aeabi_dadd+0x108>
    20fc:	1ab8      	subs	r0, r7, r2
    20fe:	4684      	mov	ip, r0
    2100:	4567      	cmp	r7, ip
    2102:	41ad      	sbcs	r5, r5
    2104:	1ae0      	subs	r0, r4, r3
    2106:	426d      	negs	r5, r5
    2108:	1b40      	subs	r0, r0, r5
    210a:	0205      	lsls	r5, r0, #8
    210c:	d400      	bmi.n	2110 <STACK_SIZE+0x110>
    210e:	e62c      	b.n	1d6a <__aeabi_dadd+0x16e>
    2110:	1bd7      	subs	r7, r2, r7
    2112:	42ba      	cmp	r2, r7
    2114:	4192      	sbcs	r2, r2
    2116:	1b1c      	subs	r4, r3, r4
    2118:	4252      	negs	r2, r2
    211a:	1aa4      	subs	r4, r4, r2
    211c:	46d8      	mov	r8, fp
    211e:	e5f1      	b.n	1d04 <__aeabi_dadd+0x108>
    2120:	0018      	movs	r0, r3
    2122:	4310      	orrs	r0, r2
    2124:	d100      	bne.n	2128 <STACK_SIZE+0x128>
    2126:	e763      	b.n	1ff0 <__aeabi_dadd+0x3f4>
    2128:	08f8      	lsrs	r0, r7, #3
    212a:	0767      	lsls	r7, r4, #29
    212c:	4307      	orrs	r7, r0
    212e:	2080      	movs	r0, #128	; 0x80
    2130:	08e4      	lsrs	r4, r4, #3
    2132:	0300      	lsls	r0, r0, #12
    2134:	4204      	tst	r4, r0
    2136:	d008      	beq.n	214a <STACK_SIZE+0x14a>
    2138:	08dd      	lsrs	r5, r3, #3
    213a:	4205      	tst	r5, r0
    213c:	d105      	bne.n	214a <STACK_SIZE+0x14a>
    213e:	08d2      	lsrs	r2, r2, #3
    2140:	0759      	lsls	r1, r3, #29
    2142:	4311      	orrs	r1, r2
    2144:	000f      	movs	r7, r1
    2146:	002c      	movs	r4, r5
    2148:	46d8      	mov	r8, fp
    214a:	0f7b      	lsrs	r3, r7, #29
    214c:	00e4      	lsls	r4, r4, #3
    214e:	431c      	orrs	r4, r3
    2150:	00ff      	lsls	r7, r7, #3
    2152:	4e30      	ldr	r6, [pc, #192]	; (2214 <STACK_SIZE+0x214>)
    2154:	e5d6      	b.n	1d04 <__aeabi_dadd+0x108>
    2156:	000c      	movs	r4, r1
    2158:	0017      	movs	r7, r2
    215a:	0006      	movs	r6, r0
    215c:	e5d2      	b.n	1d04 <__aeabi_dadd+0x108>
    215e:	2b00      	cmp	r3, #0
    2160:	d038      	beq.n	21d4 <STACK_SIZE+0x1d4>
    2162:	000b      	movs	r3, r1
    2164:	4313      	orrs	r3, r2
    2166:	d100      	bne.n	216a <STACK_SIZE+0x16a>
    2168:	e742      	b.n	1ff0 <__aeabi_dadd+0x3f4>
    216a:	08f8      	lsrs	r0, r7, #3
    216c:	0767      	lsls	r7, r4, #29
    216e:	4307      	orrs	r7, r0
    2170:	2080      	movs	r0, #128	; 0x80
    2172:	08e4      	lsrs	r4, r4, #3
    2174:	0300      	lsls	r0, r0, #12
    2176:	4204      	tst	r4, r0
    2178:	d0e7      	beq.n	214a <STACK_SIZE+0x14a>
    217a:	08cb      	lsrs	r3, r1, #3
    217c:	4203      	tst	r3, r0
    217e:	d1e4      	bne.n	214a <STACK_SIZE+0x14a>
    2180:	08d2      	lsrs	r2, r2, #3
    2182:	0749      	lsls	r1, r1, #29
    2184:	4311      	orrs	r1, r2
    2186:	000f      	movs	r7, r1
    2188:	001c      	movs	r4, r3
    218a:	e7de      	b.n	214a <STACK_SIZE+0x14a>
    218c:	2700      	movs	r7, #0
    218e:	2400      	movs	r4, #0
    2190:	e5d5      	b.n	1d3e <__aeabi_dadd+0x142>
    2192:	2100      	movs	r1, #0
    2194:	e76b      	b.n	206e <STACK_SIZE+0x6e>
    2196:	2500      	movs	r5, #0
    2198:	2700      	movs	r7, #0
    219a:	e5f3      	b.n	1d84 <__aeabi_dadd+0x188>
    219c:	464e      	mov	r6, r9
    219e:	0025      	movs	r5, r4
    21a0:	3e20      	subs	r6, #32
    21a2:	40f5      	lsrs	r5, r6
    21a4:	464b      	mov	r3, r9
    21a6:	002e      	movs	r6, r5
    21a8:	2b20      	cmp	r3, #32
    21aa:	d02d      	beq.n	2208 <STACK_SIZE+0x208>
    21ac:	2540      	movs	r5, #64	; 0x40
    21ae:	1aed      	subs	r5, r5, r3
    21b0:	40ac      	lsls	r4, r5
    21b2:	4327      	orrs	r7, r4
    21b4:	1e7c      	subs	r4, r7, #1
    21b6:	41a7      	sbcs	r7, r4
    21b8:	2400      	movs	r4, #0
    21ba:	4337      	orrs	r7, r6
    21bc:	e6c9      	b.n	1f52 <__aeabi_dadd+0x356>
    21be:	2480      	movs	r4, #128	; 0x80
    21c0:	2500      	movs	r5, #0
    21c2:	0324      	lsls	r4, r4, #12
    21c4:	4e13      	ldr	r6, [pc, #76]	; (2214 <STACK_SIZE+0x214>)
    21c6:	2700      	movs	r7, #0
    21c8:	e5dc      	b.n	1d84 <__aeabi_dadd+0x188>
    21ca:	4327      	orrs	r7, r4
    21cc:	1e7c      	subs	r4, r7, #1
    21ce:	41a7      	sbcs	r7, r4
    21d0:	2400      	movs	r4, #0
    21d2:	e779      	b.n	20c8 <STACK_SIZE+0xc8>
    21d4:	000c      	movs	r4, r1
    21d6:	0017      	movs	r7, r2
    21d8:	4e0e      	ldr	r6, [pc, #56]	; (2214 <STACK_SIZE+0x214>)
    21da:	e593      	b.n	1d04 <__aeabi_dadd+0x108>
    21dc:	000c      	movs	r4, r1
    21de:	0017      	movs	r7, r2
    21e0:	e590      	b.n	1d04 <__aeabi_dadd+0x108>
    21e2:	4656      	mov	r6, sl
    21e4:	0023      	movs	r3, r4
    21e6:	3e20      	subs	r6, #32
    21e8:	40f3      	lsrs	r3, r6
    21ea:	4699      	mov	r9, r3
    21ec:	4653      	mov	r3, sl
    21ee:	2b20      	cmp	r3, #32
    21f0:	d00e      	beq.n	2210 <STACK_SIZE+0x210>
    21f2:	2340      	movs	r3, #64	; 0x40
    21f4:	4656      	mov	r6, sl
    21f6:	1b9b      	subs	r3, r3, r6
    21f8:	409c      	lsls	r4, r3
    21fa:	4327      	orrs	r7, r4
    21fc:	1e7c      	subs	r4, r7, #1
    21fe:	41a7      	sbcs	r7, r4
    2200:	464b      	mov	r3, r9
    2202:	2400      	movs	r4, #0
    2204:	431f      	orrs	r7, r3
    2206:	e75f      	b.n	20c8 <STACK_SIZE+0xc8>
    2208:	2400      	movs	r4, #0
    220a:	e7d2      	b.n	21b2 <STACK_SIZE+0x1b2>
    220c:	0017      	movs	r7, r2
    220e:	e5b2      	b.n	1d76 <__aeabi_dadd+0x17a>
    2210:	2400      	movs	r4, #0
    2212:	e7f2      	b.n	21fa <STACK_SIZE+0x1fa>
    2214:	000007ff 	.word	0x000007ff
    2218:	ff7fffff 	.word	0xff7fffff

0000221c <__aeabi_ddiv>:
    221c:	b5f0      	push	{r4, r5, r6, r7, lr}
    221e:	4657      	mov	r7, sl
    2220:	4645      	mov	r5, r8
    2222:	46de      	mov	lr, fp
    2224:	464e      	mov	r6, r9
    2226:	b5e0      	push	{r5, r6, r7, lr}
    2228:	004c      	lsls	r4, r1, #1
    222a:	030e      	lsls	r6, r1, #12
    222c:	b087      	sub	sp, #28
    222e:	4683      	mov	fp, r0
    2230:	4692      	mov	sl, r2
    2232:	001d      	movs	r5, r3
    2234:	4680      	mov	r8, r0
    2236:	0b36      	lsrs	r6, r6, #12
    2238:	0d64      	lsrs	r4, r4, #21
    223a:	0fcf      	lsrs	r7, r1, #31
    223c:	2c00      	cmp	r4, #0
    223e:	d04f      	beq.n	22e0 <__aeabi_ddiv+0xc4>
    2240:	4b6f      	ldr	r3, [pc, #444]	; (2400 <__aeabi_ddiv+0x1e4>)
    2242:	429c      	cmp	r4, r3
    2244:	d035      	beq.n	22b2 <__aeabi_ddiv+0x96>
    2246:	2380      	movs	r3, #128	; 0x80
    2248:	0f42      	lsrs	r2, r0, #29
    224a:	041b      	lsls	r3, r3, #16
    224c:	00f6      	lsls	r6, r6, #3
    224e:	4313      	orrs	r3, r2
    2250:	4333      	orrs	r3, r6
    2252:	4699      	mov	r9, r3
    2254:	00c3      	lsls	r3, r0, #3
    2256:	4698      	mov	r8, r3
    2258:	4b6a      	ldr	r3, [pc, #424]	; (2404 <__aeabi_ddiv+0x1e8>)
    225a:	2600      	movs	r6, #0
    225c:	469c      	mov	ip, r3
    225e:	2300      	movs	r3, #0
    2260:	4464      	add	r4, ip
    2262:	9303      	str	r3, [sp, #12]
    2264:	032b      	lsls	r3, r5, #12
    2266:	0b1b      	lsrs	r3, r3, #12
    2268:	469b      	mov	fp, r3
    226a:	006b      	lsls	r3, r5, #1
    226c:	0fed      	lsrs	r5, r5, #31
    226e:	4650      	mov	r0, sl
    2270:	0d5b      	lsrs	r3, r3, #21
    2272:	9501      	str	r5, [sp, #4]
    2274:	d05e      	beq.n	2334 <__aeabi_ddiv+0x118>
    2276:	4a62      	ldr	r2, [pc, #392]	; (2400 <__aeabi_ddiv+0x1e4>)
    2278:	4293      	cmp	r3, r2
    227a:	d053      	beq.n	2324 <__aeabi_ddiv+0x108>
    227c:	465a      	mov	r2, fp
    227e:	00d1      	lsls	r1, r2, #3
    2280:	2280      	movs	r2, #128	; 0x80
    2282:	0f40      	lsrs	r0, r0, #29
    2284:	0412      	lsls	r2, r2, #16
    2286:	4302      	orrs	r2, r0
    2288:	430a      	orrs	r2, r1
    228a:	4693      	mov	fp, r2
    228c:	4652      	mov	r2, sl
    228e:	00d1      	lsls	r1, r2, #3
    2290:	4a5c      	ldr	r2, [pc, #368]	; (2404 <__aeabi_ddiv+0x1e8>)
    2292:	4694      	mov	ip, r2
    2294:	2200      	movs	r2, #0
    2296:	4463      	add	r3, ip
    2298:	0038      	movs	r0, r7
    229a:	4068      	eors	r0, r5
    229c:	4684      	mov	ip, r0
    229e:	9002      	str	r0, [sp, #8]
    22a0:	1ae4      	subs	r4, r4, r3
    22a2:	4316      	orrs	r6, r2
    22a4:	2e0f      	cmp	r6, #15
    22a6:	d900      	bls.n	22aa <__aeabi_ddiv+0x8e>
    22a8:	e0b4      	b.n	2414 <__aeabi_ddiv+0x1f8>
    22aa:	4b57      	ldr	r3, [pc, #348]	; (2408 <__aeabi_ddiv+0x1ec>)
    22ac:	00b6      	lsls	r6, r6, #2
    22ae:	599b      	ldr	r3, [r3, r6]
    22b0:	469f      	mov	pc, r3
    22b2:	0003      	movs	r3, r0
    22b4:	4333      	orrs	r3, r6
    22b6:	4699      	mov	r9, r3
    22b8:	d16c      	bne.n	2394 <__aeabi_ddiv+0x178>
    22ba:	2300      	movs	r3, #0
    22bc:	4698      	mov	r8, r3
    22be:	3302      	adds	r3, #2
    22c0:	2608      	movs	r6, #8
    22c2:	9303      	str	r3, [sp, #12]
    22c4:	e7ce      	b.n	2264 <__aeabi_ddiv+0x48>
    22c6:	46cb      	mov	fp, r9
    22c8:	4641      	mov	r1, r8
    22ca:	9a03      	ldr	r2, [sp, #12]
    22cc:	9701      	str	r7, [sp, #4]
    22ce:	2a02      	cmp	r2, #2
    22d0:	d165      	bne.n	239e <__aeabi_ddiv+0x182>
    22d2:	9b01      	ldr	r3, [sp, #4]
    22d4:	4c4a      	ldr	r4, [pc, #296]	; (2400 <__aeabi_ddiv+0x1e4>)
    22d6:	469c      	mov	ip, r3
    22d8:	2300      	movs	r3, #0
    22da:	2200      	movs	r2, #0
    22dc:	4698      	mov	r8, r3
    22de:	e06b      	b.n	23b8 <__aeabi_ddiv+0x19c>
    22e0:	0003      	movs	r3, r0
    22e2:	4333      	orrs	r3, r6
    22e4:	4699      	mov	r9, r3
    22e6:	d04e      	beq.n	2386 <__aeabi_ddiv+0x16a>
    22e8:	2e00      	cmp	r6, #0
    22ea:	d100      	bne.n	22ee <__aeabi_ddiv+0xd2>
    22ec:	e1bc      	b.n	2668 <__aeabi_ddiv+0x44c>
    22ee:	0030      	movs	r0, r6
    22f0:	f001 f8ca 	bl	3488 <__clzsi2>
    22f4:	0003      	movs	r3, r0
    22f6:	3b0b      	subs	r3, #11
    22f8:	2b1c      	cmp	r3, #28
    22fa:	dd00      	ble.n	22fe <__aeabi_ddiv+0xe2>
    22fc:	e1ac      	b.n	2658 <__aeabi_ddiv+0x43c>
    22fe:	221d      	movs	r2, #29
    2300:	1ad3      	subs	r3, r2, r3
    2302:	465a      	mov	r2, fp
    2304:	0001      	movs	r1, r0
    2306:	40da      	lsrs	r2, r3
    2308:	3908      	subs	r1, #8
    230a:	408e      	lsls	r6, r1
    230c:	0013      	movs	r3, r2
    230e:	4333      	orrs	r3, r6
    2310:	4699      	mov	r9, r3
    2312:	465b      	mov	r3, fp
    2314:	408b      	lsls	r3, r1
    2316:	4698      	mov	r8, r3
    2318:	2300      	movs	r3, #0
    231a:	4c3c      	ldr	r4, [pc, #240]	; (240c <__aeabi_ddiv+0x1f0>)
    231c:	2600      	movs	r6, #0
    231e:	1a24      	subs	r4, r4, r0
    2320:	9303      	str	r3, [sp, #12]
    2322:	e79f      	b.n	2264 <__aeabi_ddiv+0x48>
    2324:	4651      	mov	r1, sl
    2326:	465a      	mov	r2, fp
    2328:	4311      	orrs	r1, r2
    232a:	d129      	bne.n	2380 <__aeabi_ddiv+0x164>
    232c:	2200      	movs	r2, #0
    232e:	4693      	mov	fp, r2
    2330:	3202      	adds	r2, #2
    2332:	e7b1      	b.n	2298 <__aeabi_ddiv+0x7c>
    2334:	4659      	mov	r1, fp
    2336:	4301      	orrs	r1, r0
    2338:	d01e      	beq.n	2378 <__aeabi_ddiv+0x15c>
    233a:	465b      	mov	r3, fp
    233c:	2b00      	cmp	r3, #0
    233e:	d100      	bne.n	2342 <__aeabi_ddiv+0x126>
    2340:	e19e      	b.n	2680 <__aeabi_ddiv+0x464>
    2342:	4658      	mov	r0, fp
    2344:	f001 f8a0 	bl	3488 <__clzsi2>
    2348:	0003      	movs	r3, r0
    234a:	3b0b      	subs	r3, #11
    234c:	2b1c      	cmp	r3, #28
    234e:	dd00      	ble.n	2352 <__aeabi_ddiv+0x136>
    2350:	e18f      	b.n	2672 <__aeabi_ddiv+0x456>
    2352:	0002      	movs	r2, r0
    2354:	4659      	mov	r1, fp
    2356:	3a08      	subs	r2, #8
    2358:	4091      	lsls	r1, r2
    235a:	468b      	mov	fp, r1
    235c:	211d      	movs	r1, #29
    235e:	1acb      	subs	r3, r1, r3
    2360:	4651      	mov	r1, sl
    2362:	40d9      	lsrs	r1, r3
    2364:	000b      	movs	r3, r1
    2366:	4659      	mov	r1, fp
    2368:	430b      	orrs	r3, r1
    236a:	4651      	mov	r1, sl
    236c:	469b      	mov	fp, r3
    236e:	4091      	lsls	r1, r2
    2370:	4b26      	ldr	r3, [pc, #152]	; (240c <__aeabi_ddiv+0x1f0>)
    2372:	2200      	movs	r2, #0
    2374:	1a1b      	subs	r3, r3, r0
    2376:	e78f      	b.n	2298 <__aeabi_ddiv+0x7c>
    2378:	2300      	movs	r3, #0
    237a:	2201      	movs	r2, #1
    237c:	469b      	mov	fp, r3
    237e:	e78b      	b.n	2298 <__aeabi_ddiv+0x7c>
    2380:	4651      	mov	r1, sl
    2382:	2203      	movs	r2, #3
    2384:	e788      	b.n	2298 <__aeabi_ddiv+0x7c>
    2386:	2300      	movs	r3, #0
    2388:	4698      	mov	r8, r3
    238a:	3301      	adds	r3, #1
    238c:	2604      	movs	r6, #4
    238e:	2400      	movs	r4, #0
    2390:	9303      	str	r3, [sp, #12]
    2392:	e767      	b.n	2264 <__aeabi_ddiv+0x48>
    2394:	2303      	movs	r3, #3
    2396:	46b1      	mov	r9, r6
    2398:	9303      	str	r3, [sp, #12]
    239a:	260c      	movs	r6, #12
    239c:	e762      	b.n	2264 <__aeabi_ddiv+0x48>
    239e:	2a03      	cmp	r2, #3
    23a0:	d100      	bne.n	23a4 <__aeabi_ddiv+0x188>
    23a2:	e25c      	b.n	285e <__aeabi_ddiv+0x642>
    23a4:	9b01      	ldr	r3, [sp, #4]
    23a6:	2a01      	cmp	r2, #1
    23a8:	d000      	beq.n	23ac <__aeabi_ddiv+0x190>
    23aa:	e1e4      	b.n	2776 <__aeabi_ddiv+0x55a>
    23ac:	4013      	ands	r3, r2
    23ae:	469c      	mov	ip, r3
    23b0:	2300      	movs	r3, #0
    23b2:	2400      	movs	r4, #0
    23b4:	2200      	movs	r2, #0
    23b6:	4698      	mov	r8, r3
    23b8:	2100      	movs	r1, #0
    23ba:	0312      	lsls	r2, r2, #12
    23bc:	0b13      	lsrs	r3, r2, #12
    23be:	0d0a      	lsrs	r2, r1, #20
    23c0:	0512      	lsls	r2, r2, #20
    23c2:	431a      	orrs	r2, r3
    23c4:	0523      	lsls	r3, r4, #20
    23c6:	4c12      	ldr	r4, [pc, #72]	; (2410 <__aeabi_ddiv+0x1f4>)
    23c8:	4640      	mov	r0, r8
    23ca:	4022      	ands	r2, r4
    23cc:	4313      	orrs	r3, r2
    23ce:	4662      	mov	r2, ip
    23d0:	005b      	lsls	r3, r3, #1
    23d2:	07d2      	lsls	r2, r2, #31
    23d4:	085b      	lsrs	r3, r3, #1
    23d6:	4313      	orrs	r3, r2
    23d8:	0019      	movs	r1, r3
    23da:	b007      	add	sp, #28
    23dc:	bc3c      	pop	{r2, r3, r4, r5}
    23de:	4690      	mov	r8, r2
    23e0:	4699      	mov	r9, r3
    23e2:	46a2      	mov	sl, r4
    23e4:	46ab      	mov	fp, r5
    23e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    23e8:	2300      	movs	r3, #0
    23ea:	2280      	movs	r2, #128	; 0x80
    23ec:	469c      	mov	ip, r3
    23ee:	0312      	lsls	r2, r2, #12
    23f0:	4698      	mov	r8, r3
    23f2:	4c03      	ldr	r4, [pc, #12]	; (2400 <__aeabi_ddiv+0x1e4>)
    23f4:	e7e0      	b.n	23b8 <__aeabi_ddiv+0x19c>
    23f6:	2300      	movs	r3, #0
    23f8:	4c01      	ldr	r4, [pc, #4]	; (2400 <__aeabi_ddiv+0x1e4>)
    23fa:	2200      	movs	r2, #0
    23fc:	4698      	mov	r8, r3
    23fe:	e7db      	b.n	23b8 <__aeabi_ddiv+0x19c>
    2400:	000007ff 	.word	0x000007ff
    2404:	fffffc01 	.word	0xfffffc01
    2408:	0000374c 	.word	0x0000374c
    240c:	fffffc0d 	.word	0xfffffc0d
    2410:	800fffff 	.word	0x800fffff
    2414:	45d9      	cmp	r9, fp
    2416:	d900      	bls.n	241a <__aeabi_ddiv+0x1fe>
    2418:	e139      	b.n	268e <__aeabi_ddiv+0x472>
    241a:	d100      	bne.n	241e <__aeabi_ddiv+0x202>
    241c:	e134      	b.n	2688 <__aeabi_ddiv+0x46c>
    241e:	2300      	movs	r3, #0
    2420:	4646      	mov	r6, r8
    2422:	464d      	mov	r5, r9
    2424:	469a      	mov	sl, r3
    2426:	3c01      	subs	r4, #1
    2428:	465b      	mov	r3, fp
    242a:	0e0a      	lsrs	r2, r1, #24
    242c:	021b      	lsls	r3, r3, #8
    242e:	431a      	orrs	r2, r3
    2430:	020b      	lsls	r3, r1, #8
    2432:	0c17      	lsrs	r7, r2, #16
    2434:	9303      	str	r3, [sp, #12]
    2436:	0413      	lsls	r3, r2, #16
    2438:	0c1b      	lsrs	r3, r3, #16
    243a:	0039      	movs	r1, r7
    243c:	0028      	movs	r0, r5
    243e:	4690      	mov	r8, r2
    2440:	9301      	str	r3, [sp, #4]
    2442:	f7ff fa3b 	bl	18bc <__udivsi3>
    2446:	0002      	movs	r2, r0
    2448:	9b01      	ldr	r3, [sp, #4]
    244a:	4683      	mov	fp, r0
    244c:	435a      	muls	r2, r3
    244e:	0028      	movs	r0, r5
    2450:	0039      	movs	r1, r7
    2452:	4691      	mov	r9, r2
    2454:	f7ff fab8 	bl	19c8 <__aeabi_uidivmod>
    2458:	0c35      	lsrs	r5, r6, #16
    245a:	0409      	lsls	r1, r1, #16
    245c:	430d      	orrs	r5, r1
    245e:	45a9      	cmp	r9, r5
    2460:	d90d      	bls.n	247e <__aeabi_ddiv+0x262>
    2462:	465b      	mov	r3, fp
    2464:	4445      	add	r5, r8
    2466:	3b01      	subs	r3, #1
    2468:	45a8      	cmp	r8, r5
    246a:	d900      	bls.n	246e <__aeabi_ddiv+0x252>
    246c:	e13a      	b.n	26e4 <__aeabi_ddiv+0x4c8>
    246e:	45a9      	cmp	r9, r5
    2470:	d800      	bhi.n	2474 <__aeabi_ddiv+0x258>
    2472:	e137      	b.n	26e4 <__aeabi_ddiv+0x4c8>
    2474:	2302      	movs	r3, #2
    2476:	425b      	negs	r3, r3
    2478:	469c      	mov	ip, r3
    247a:	4445      	add	r5, r8
    247c:	44e3      	add	fp, ip
    247e:	464b      	mov	r3, r9
    2480:	1aeb      	subs	r3, r5, r3
    2482:	0039      	movs	r1, r7
    2484:	0018      	movs	r0, r3
    2486:	9304      	str	r3, [sp, #16]
    2488:	f7ff fa18 	bl	18bc <__udivsi3>
    248c:	9b01      	ldr	r3, [sp, #4]
    248e:	0005      	movs	r5, r0
    2490:	4343      	muls	r3, r0
    2492:	0039      	movs	r1, r7
    2494:	9804      	ldr	r0, [sp, #16]
    2496:	4699      	mov	r9, r3
    2498:	f7ff fa96 	bl	19c8 <__aeabi_uidivmod>
    249c:	0433      	lsls	r3, r6, #16
    249e:	0409      	lsls	r1, r1, #16
    24a0:	0c1b      	lsrs	r3, r3, #16
    24a2:	430b      	orrs	r3, r1
    24a4:	4599      	cmp	r9, r3
    24a6:	d909      	bls.n	24bc <__aeabi_ddiv+0x2a0>
    24a8:	4443      	add	r3, r8
    24aa:	1e6a      	subs	r2, r5, #1
    24ac:	4598      	cmp	r8, r3
    24ae:	d900      	bls.n	24b2 <__aeabi_ddiv+0x296>
    24b0:	e11a      	b.n	26e8 <__aeabi_ddiv+0x4cc>
    24b2:	4599      	cmp	r9, r3
    24b4:	d800      	bhi.n	24b8 <__aeabi_ddiv+0x29c>
    24b6:	e117      	b.n	26e8 <__aeabi_ddiv+0x4cc>
    24b8:	3d02      	subs	r5, #2
    24ba:	4443      	add	r3, r8
    24bc:	464a      	mov	r2, r9
    24be:	1a9b      	subs	r3, r3, r2
    24c0:	465a      	mov	r2, fp
    24c2:	0412      	lsls	r2, r2, #16
    24c4:	432a      	orrs	r2, r5
    24c6:	9903      	ldr	r1, [sp, #12]
    24c8:	4693      	mov	fp, r2
    24ca:	0c10      	lsrs	r0, r2, #16
    24cc:	0c0a      	lsrs	r2, r1, #16
    24ce:	4691      	mov	r9, r2
    24d0:	0409      	lsls	r1, r1, #16
    24d2:	465a      	mov	r2, fp
    24d4:	0c09      	lsrs	r1, r1, #16
    24d6:	464e      	mov	r6, r9
    24d8:	000d      	movs	r5, r1
    24da:	0412      	lsls	r2, r2, #16
    24dc:	0c12      	lsrs	r2, r2, #16
    24de:	4345      	muls	r5, r0
    24e0:	9105      	str	r1, [sp, #20]
    24e2:	4351      	muls	r1, r2
    24e4:	4372      	muls	r2, r6
    24e6:	4370      	muls	r0, r6
    24e8:	1952      	adds	r2, r2, r5
    24ea:	0c0e      	lsrs	r6, r1, #16
    24ec:	18b2      	adds	r2, r6, r2
    24ee:	4295      	cmp	r5, r2
    24f0:	d903      	bls.n	24fa <__aeabi_ddiv+0x2de>
    24f2:	2580      	movs	r5, #128	; 0x80
    24f4:	026d      	lsls	r5, r5, #9
    24f6:	46ac      	mov	ip, r5
    24f8:	4460      	add	r0, ip
    24fa:	0c15      	lsrs	r5, r2, #16
    24fc:	0409      	lsls	r1, r1, #16
    24fe:	0412      	lsls	r2, r2, #16
    2500:	0c09      	lsrs	r1, r1, #16
    2502:	1828      	adds	r0, r5, r0
    2504:	1852      	adds	r2, r2, r1
    2506:	4283      	cmp	r3, r0
    2508:	d200      	bcs.n	250c <__aeabi_ddiv+0x2f0>
    250a:	e0ce      	b.n	26aa <__aeabi_ddiv+0x48e>
    250c:	d100      	bne.n	2510 <__aeabi_ddiv+0x2f4>
    250e:	e0c8      	b.n	26a2 <__aeabi_ddiv+0x486>
    2510:	1a1d      	subs	r5, r3, r0
    2512:	4653      	mov	r3, sl
    2514:	1a9e      	subs	r6, r3, r2
    2516:	45b2      	cmp	sl, r6
    2518:	4192      	sbcs	r2, r2
    251a:	4252      	negs	r2, r2
    251c:	1aab      	subs	r3, r5, r2
    251e:	469a      	mov	sl, r3
    2520:	4598      	cmp	r8, r3
    2522:	d100      	bne.n	2526 <__aeabi_ddiv+0x30a>
    2524:	e117      	b.n	2756 <__aeabi_ddiv+0x53a>
    2526:	0039      	movs	r1, r7
    2528:	0018      	movs	r0, r3
    252a:	f7ff f9c7 	bl	18bc <__udivsi3>
    252e:	9b01      	ldr	r3, [sp, #4]
    2530:	0005      	movs	r5, r0
    2532:	4343      	muls	r3, r0
    2534:	0039      	movs	r1, r7
    2536:	4650      	mov	r0, sl
    2538:	9304      	str	r3, [sp, #16]
    253a:	f7ff fa45 	bl	19c8 <__aeabi_uidivmod>
    253e:	9804      	ldr	r0, [sp, #16]
    2540:	040b      	lsls	r3, r1, #16
    2542:	0c31      	lsrs	r1, r6, #16
    2544:	4319      	orrs	r1, r3
    2546:	4288      	cmp	r0, r1
    2548:	d909      	bls.n	255e <__aeabi_ddiv+0x342>
    254a:	4441      	add	r1, r8
    254c:	1e6b      	subs	r3, r5, #1
    254e:	4588      	cmp	r8, r1
    2550:	d900      	bls.n	2554 <__aeabi_ddiv+0x338>
    2552:	e107      	b.n	2764 <__aeabi_ddiv+0x548>
    2554:	4288      	cmp	r0, r1
    2556:	d800      	bhi.n	255a <__aeabi_ddiv+0x33e>
    2558:	e104      	b.n	2764 <__aeabi_ddiv+0x548>
    255a:	3d02      	subs	r5, #2
    255c:	4441      	add	r1, r8
    255e:	9b04      	ldr	r3, [sp, #16]
    2560:	1acb      	subs	r3, r1, r3
    2562:	0018      	movs	r0, r3
    2564:	0039      	movs	r1, r7
    2566:	9304      	str	r3, [sp, #16]
    2568:	f7ff f9a8 	bl	18bc <__udivsi3>
    256c:	9b01      	ldr	r3, [sp, #4]
    256e:	4682      	mov	sl, r0
    2570:	4343      	muls	r3, r0
    2572:	0039      	movs	r1, r7
    2574:	9804      	ldr	r0, [sp, #16]
    2576:	9301      	str	r3, [sp, #4]
    2578:	f7ff fa26 	bl	19c8 <__aeabi_uidivmod>
    257c:	9801      	ldr	r0, [sp, #4]
    257e:	040b      	lsls	r3, r1, #16
    2580:	0431      	lsls	r1, r6, #16
    2582:	0c09      	lsrs	r1, r1, #16
    2584:	4319      	orrs	r1, r3
    2586:	4288      	cmp	r0, r1
    2588:	d90d      	bls.n	25a6 <__aeabi_ddiv+0x38a>
    258a:	4653      	mov	r3, sl
    258c:	4441      	add	r1, r8
    258e:	3b01      	subs	r3, #1
    2590:	4588      	cmp	r8, r1
    2592:	d900      	bls.n	2596 <__aeabi_ddiv+0x37a>
    2594:	e0e8      	b.n	2768 <__aeabi_ddiv+0x54c>
    2596:	4288      	cmp	r0, r1
    2598:	d800      	bhi.n	259c <__aeabi_ddiv+0x380>
    259a:	e0e5      	b.n	2768 <__aeabi_ddiv+0x54c>
    259c:	2302      	movs	r3, #2
    259e:	425b      	negs	r3, r3
    25a0:	469c      	mov	ip, r3
    25a2:	4441      	add	r1, r8
    25a4:	44e2      	add	sl, ip
    25a6:	9b01      	ldr	r3, [sp, #4]
    25a8:	042d      	lsls	r5, r5, #16
    25aa:	1ace      	subs	r6, r1, r3
    25ac:	4651      	mov	r1, sl
    25ae:	4329      	orrs	r1, r5
    25b0:	9d05      	ldr	r5, [sp, #20]
    25b2:	464f      	mov	r7, r9
    25b4:	002a      	movs	r2, r5
    25b6:	040b      	lsls	r3, r1, #16
    25b8:	0c08      	lsrs	r0, r1, #16
    25ba:	0c1b      	lsrs	r3, r3, #16
    25bc:	435a      	muls	r2, r3
    25be:	4345      	muls	r5, r0
    25c0:	437b      	muls	r3, r7
    25c2:	4378      	muls	r0, r7
    25c4:	195b      	adds	r3, r3, r5
    25c6:	0c17      	lsrs	r7, r2, #16
    25c8:	18fb      	adds	r3, r7, r3
    25ca:	429d      	cmp	r5, r3
    25cc:	d903      	bls.n	25d6 <__aeabi_ddiv+0x3ba>
    25ce:	2580      	movs	r5, #128	; 0x80
    25d0:	026d      	lsls	r5, r5, #9
    25d2:	46ac      	mov	ip, r5
    25d4:	4460      	add	r0, ip
    25d6:	0c1d      	lsrs	r5, r3, #16
    25d8:	0412      	lsls	r2, r2, #16
    25da:	041b      	lsls	r3, r3, #16
    25dc:	0c12      	lsrs	r2, r2, #16
    25de:	1828      	adds	r0, r5, r0
    25e0:	189b      	adds	r3, r3, r2
    25e2:	4286      	cmp	r6, r0
    25e4:	d200      	bcs.n	25e8 <__aeabi_ddiv+0x3cc>
    25e6:	e093      	b.n	2710 <__aeabi_ddiv+0x4f4>
    25e8:	d100      	bne.n	25ec <__aeabi_ddiv+0x3d0>
    25ea:	e08e      	b.n	270a <__aeabi_ddiv+0x4ee>
    25ec:	2301      	movs	r3, #1
    25ee:	4319      	orrs	r1, r3
    25f0:	4ba0      	ldr	r3, [pc, #640]	; (2874 <__aeabi_ddiv+0x658>)
    25f2:	18e3      	adds	r3, r4, r3
    25f4:	2b00      	cmp	r3, #0
    25f6:	dc00      	bgt.n	25fa <__aeabi_ddiv+0x3de>
    25f8:	e099      	b.n	272e <__aeabi_ddiv+0x512>
    25fa:	074a      	lsls	r2, r1, #29
    25fc:	d000      	beq.n	2600 <__aeabi_ddiv+0x3e4>
    25fe:	e09e      	b.n	273e <__aeabi_ddiv+0x522>
    2600:	465a      	mov	r2, fp
    2602:	01d2      	lsls	r2, r2, #7
    2604:	d506      	bpl.n	2614 <__aeabi_ddiv+0x3f8>
    2606:	465a      	mov	r2, fp
    2608:	4b9b      	ldr	r3, [pc, #620]	; (2878 <__aeabi_ddiv+0x65c>)
    260a:	401a      	ands	r2, r3
    260c:	2380      	movs	r3, #128	; 0x80
    260e:	4693      	mov	fp, r2
    2610:	00db      	lsls	r3, r3, #3
    2612:	18e3      	adds	r3, r4, r3
    2614:	4a99      	ldr	r2, [pc, #612]	; (287c <__aeabi_ddiv+0x660>)
    2616:	4293      	cmp	r3, r2
    2618:	dd68      	ble.n	26ec <__aeabi_ddiv+0x4d0>
    261a:	2301      	movs	r3, #1
    261c:	9a02      	ldr	r2, [sp, #8]
    261e:	4c98      	ldr	r4, [pc, #608]	; (2880 <__aeabi_ddiv+0x664>)
    2620:	401a      	ands	r2, r3
    2622:	2300      	movs	r3, #0
    2624:	4694      	mov	ip, r2
    2626:	4698      	mov	r8, r3
    2628:	2200      	movs	r2, #0
    262a:	e6c5      	b.n	23b8 <__aeabi_ddiv+0x19c>
    262c:	2280      	movs	r2, #128	; 0x80
    262e:	464b      	mov	r3, r9
    2630:	0312      	lsls	r2, r2, #12
    2632:	4213      	tst	r3, r2
    2634:	d00a      	beq.n	264c <__aeabi_ddiv+0x430>
    2636:	465b      	mov	r3, fp
    2638:	4213      	tst	r3, r2
    263a:	d106      	bne.n	264a <__aeabi_ddiv+0x42e>
    263c:	431a      	orrs	r2, r3
    263e:	0312      	lsls	r2, r2, #12
    2640:	0b12      	lsrs	r2, r2, #12
    2642:	46ac      	mov	ip, r5
    2644:	4688      	mov	r8, r1
    2646:	4c8e      	ldr	r4, [pc, #568]	; (2880 <__aeabi_ddiv+0x664>)
    2648:	e6b6      	b.n	23b8 <__aeabi_ddiv+0x19c>
    264a:	464b      	mov	r3, r9
    264c:	431a      	orrs	r2, r3
    264e:	0312      	lsls	r2, r2, #12
    2650:	0b12      	lsrs	r2, r2, #12
    2652:	46bc      	mov	ip, r7
    2654:	4c8a      	ldr	r4, [pc, #552]	; (2880 <__aeabi_ddiv+0x664>)
    2656:	e6af      	b.n	23b8 <__aeabi_ddiv+0x19c>
    2658:	0003      	movs	r3, r0
    265a:	465a      	mov	r2, fp
    265c:	3b28      	subs	r3, #40	; 0x28
    265e:	409a      	lsls	r2, r3
    2660:	2300      	movs	r3, #0
    2662:	4691      	mov	r9, r2
    2664:	4698      	mov	r8, r3
    2666:	e657      	b.n	2318 <__aeabi_ddiv+0xfc>
    2668:	4658      	mov	r0, fp
    266a:	f000 ff0d 	bl	3488 <__clzsi2>
    266e:	3020      	adds	r0, #32
    2670:	e640      	b.n	22f4 <__aeabi_ddiv+0xd8>
    2672:	0003      	movs	r3, r0
    2674:	4652      	mov	r2, sl
    2676:	3b28      	subs	r3, #40	; 0x28
    2678:	409a      	lsls	r2, r3
    267a:	2100      	movs	r1, #0
    267c:	4693      	mov	fp, r2
    267e:	e677      	b.n	2370 <__aeabi_ddiv+0x154>
    2680:	f000 ff02 	bl	3488 <__clzsi2>
    2684:	3020      	adds	r0, #32
    2686:	e65f      	b.n	2348 <__aeabi_ddiv+0x12c>
    2688:	4588      	cmp	r8, r1
    268a:	d200      	bcs.n	268e <__aeabi_ddiv+0x472>
    268c:	e6c7      	b.n	241e <__aeabi_ddiv+0x202>
    268e:	464b      	mov	r3, r9
    2690:	07de      	lsls	r6, r3, #31
    2692:	085d      	lsrs	r5, r3, #1
    2694:	4643      	mov	r3, r8
    2696:	085b      	lsrs	r3, r3, #1
    2698:	431e      	orrs	r6, r3
    269a:	4643      	mov	r3, r8
    269c:	07db      	lsls	r3, r3, #31
    269e:	469a      	mov	sl, r3
    26a0:	e6c2      	b.n	2428 <__aeabi_ddiv+0x20c>
    26a2:	2500      	movs	r5, #0
    26a4:	4592      	cmp	sl, r2
    26a6:	d300      	bcc.n	26aa <__aeabi_ddiv+0x48e>
    26a8:	e733      	b.n	2512 <__aeabi_ddiv+0x2f6>
    26aa:	9e03      	ldr	r6, [sp, #12]
    26ac:	4659      	mov	r1, fp
    26ae:	46b4      	mov	ip, r6
    26b0:	44e2      	add	sl, ip
    26b2:	45b2      	cmp	sl, r6
    26b4:	41ad      	sbcs	r5, r5
    26b6:	426d      	negs	r5, r5
    26b8:	4445      	add	r5, r8
    26ba:	18eb      	adds	r3, r5, r3
    26bc:	3901      	subs	r1, #1
    26be:	4598      	cmp	r8, r3
    26c0:	d207      	bcs.n	26d2 <__aeabi_ddiv+0x4b6>
    26c2:	4298      	cmp	r0, r3
    26c4:	d900      	bls.n	26c8 <__aeabi_ddiv+0x4ac>
    26c6:	e07f      	b.n	27c8 <__aeabi_ddiv+0x5ac>
    26c8:	d100      	bne.n	26cc <__aeabi_ddiv+0x4b0>
    26ca:	e0bc      	b.n	2846 <__aeabi_ddiv+0x62a>
    26cc:	1a1d      	subs	r5, r3, r0
    26ce:	468b      	mov	fp, r1
    26d0:	e71f      	b.n	2512 <__aeabi_ddiv+0x2f6>
    26d2:	4598      	cmp	r8, r3
    26d4:	d1fa      	bne.n	26cc <__aeabi_ddiv+0x4b0>
    26d6:	9d03      	ldr	r5, [sp, #12]
    26d8:	4555      	cmp	r5, sl
    26da:	d9f2      	bls.n	26c2 <__aeabi_ddiv+0x4a6>
    26dc:	4643      	mov	r3, r8
    26de:	468b      	mov	fp, r1
    26e0:	1a1d      	subs	r5, r3, r0
    26e2:	e716      	b.n	2512 <__aeabi_ddiv+0x2f6>
    26e4:	469b      	mov	fp, r3
    26e6:	e6ca      	b.n	247e <__aeabi_ddiv+0x262>
    26e8:	0015      	movs	r5, r2
    26ea:	e6e7      	b.n	24bc <__aeabi_ddiv+0x2a0>
    26ec:	465a      	mov	r2, fp
    26ee:	08c9      	lsrs	r1, r1, #3
    26f0:	0752      	lsls	r2, r2, #29
    26f2:	430a      	orrs	r2, r1
    26f4:	055b      	lsls	r3, r3, #21
    26f6:	4690      	mov	r8, r2
    26f8:	0d5c      	lsrs	r4, r3, #21
    26fa:	465a      	mov	r2, fp
    26fc:	2301      	movs	r3, #1
    26fe:	9902      	ldr	r1, [sp, #8]
    2700:	0252      	lsls	r2, r2, #9
    2702:	4019      	ands	r1, r3
    2704:	0b12      	lsrs	r2, r2, #12
    2706:	468c      	mov	ip, r1
    2708:	e656      	b.n	23b8 <__aeabi_ddiv+0x19c>
    270a:	2b00      	cmp	r3, #0
    270c:	d100      	bne.n	2710 <__aeabi_ddiv+0x4f4>
    270e:	e76f      	b.n	25f0 <__aeabi_ddiv+0x3d4>
    2710:	4446      	add	r6, r8
    2712:	1e4a      	subs	r2, r1, #1
    2714:	45b0      	cmp	r8, r6
    2716:	d929      	bls.n	276c <__aeabi_ddiv+0x550>
    2718:	0011      	movs	r1, r2
    271a:	4286      	cmp	r6, r0
    271c:	d000      	beq.n	2720 <__aeabi_ddiv+0x504>
    271e:	e765      	b.n	25ec <__aeabi_ddiv+0x3d0>
    2720:	9a03      	ldr	r2, [sp, #12]
    2722:	4293      	cmp	r3, r2
    2724:	d000      	beq.n	2728 <__aeabi_ddiv+0x50c>
    2726:	e761      	b.n	25ec <__aeabi_ddiv+0x3d0>
    2728:	e762      	b.n	25f0 <__aeabi_ddiv+0x3d4>
    272a:	2101      	movs	r1, #1
    272c:	4249      	negs	r1, r1
    272e:	2001      	movs	r0, #1
    2730:	1ac2      	subs	r2, r0, r3
    2732:	2a38      	cmp	r2, #56	; 0x38
    2734:	dd21      	ble.n	277a <__aeabi_ddiv+0x55e>
    2736:	9b02      	ldr	r3, [sp, #8]
    2738:	4003      	ands	r3, r0
    273a:	469c      	mov	ip, r3
    273c:	e638      	b.n	23b0 <__aeabi_ddiv+0x194>
    273e:	220f      	movs	r2, #15
    2740:	400a      	ands	r2, r1
    2742:	2a04      	cmp	r2, #4
    2744:	d100      	bne.n	2748 <__aeabi_ddiv+0x52c>
    2746:	e75b      	b.n	2600 <__aeabi_ddiv+0x3e4>
    2748:	000a      	movs	r2, r1
    274a:	1d11      	adds	r1, r2, #4
    274c:	4291      	cmp	r1, r2
    274e:	4192      	sbcs	r2, r2
    2750:	4252      	negs	r2, r2
    2752:	4493      	add	fp, r2
    2754:	e754      	b.n	2600 <__aeabi_ddiv+0x3e4>
    2756:	4b47      	ldr	r3, [pc, #284]	; (2874 <__aeabi_ddiv+0x658>)
    2758:	18e3      	adds	r3, r4, r3
    275a:	2b00      	cmp	r3, #0
    275c:	dde5      	ble.n	272a <__aeabi_ddiv+0x50e>
    275e:	2201      	movs	r2, #1
    2760:	4252      	negs	r2, r2
    2762:	e7f2      	b.n	274a <__aeabi_ddiv+0x52e>
    2764:	001d      	movs	r5, r3
    2766:	e6fa      	b.n	255e <__aeabi_ddiv+0x342>
    2768:	469a      	mov	sl, r3
    276a:	e71c      	b.n	25a6 <__aeabi_ddiv+0x38a>
    276c:	42b0      	cmp	r0, r6
    276e:	d839      	bhi.n	27e4 <__aeabi_ddiv+0x5c8>
    2770:	d06e      	beq.n	2850 <__aeabi_ddiv+0x634>
    2772:	0011      	movs	r1, r2
    2774:	e73a      	b.n	25ec <__aeabi_ddiv+0x3d0>
    2776:	9302      	str	r3, [sp, #8]
    2778:	e73a      	b.n	25f0 <__aeabi_ddiv+0x3d4>
    277a:	2a1f      	cmp	r2, #31
    277c:	dc3c      	bgt.n	27f8 <__aeabi_ddiv+0x5dc>
    277e:	2320      	movs	r3, #32
    2780:	1a9b      	subs	r3, r3, r2
    2782:	000c      	movs	r4, r1
    2784:	4658      	mov	r0, fp
    2786:	4099      	lsls	r1, r3
    2788:	4098      	lsls	r0, r3
    278a:	1e4b      	subs	r3, r1, #1
    278c:	4199      	sbcs	r1, r3
    278e:	465b      	mov	r3, fp
    2790:	40d4      	lsrs	r4, r2
    2792:	40d3      	lsrs	r3, r2
    2794:	4320      	orrs	r0, r4
    2796:	4308      	orrs	r0, r1
    2798:	001a      	movs	r2, r3
    279a:	0743      	lsls	r3, r0, #29
    279c:	d009      	beq.n	27b2 <__aeabi_ddiv+0x596>
    279e:	230f      	movs	r3, #15
    27a0:	4003      	ands	r3, r0
    27a2:	2b04      	cmp	r3, #4
    27a4:	d005      	beq.n	27b2 <__aeabi_ddiv+0x596>
    27a6:	0001      	movs	r1, r0
    27a8:	1d08      	adds	r0, r1, #4
    27aa:	4288      	cmp	r0, r1
    27ac:	419b      	sbcs	r3, r3
    27ae:	425b      	negs	r3, r3
    27b0:	18d2      	adds	r2, r2, r3
    27b2:	0213      	lsls	r3, r2, #8
    27b4:	d53a      	bpl.n	282c <__aeabi_ddiv+0x610>
    27b6:	2301      	movs	r3, #1
    27b8:	9a02      	ldr	r2, [sp, #8]
    27ba:	2401      	movs	r4, #1
    27bc:	401a      	ands	r2, r3
    27be:	2300      	movs	r3, #0
    27c0:	4694      	mov	ip, r2
    27c2:	4698      	mov	r8, r3
    27c4:	2200      	movs	r2, #0
    27c6:	e5f7      	b.n	23b8 <__aeabi_ddiv+0x19c>
    27c8:	2102      	movs	r1, #2
    27ca:	4249      	negs	r1, r1
    27cc:	468c      	mov	ip, r1
    27ce:	9d03      	ldr	r5, [sp, #12]
    27d0:	44e3      	add	fp, ip
    27d2:	46ac      	mov	ip, r5
    27d4:	44e2      	add	sl, ip
    27d6:	45aa      	cmp	sl, r5
    27d8:	41ad      	sbcs	r5, r5
    27da:	426d      	negs	r5, r5
    27dc:	4445      	add	r5, r8
    27de:	18ed      	adds	r5, r5, r3
    27e0:	1a2d      	subs	r5, r5, r0
    27e2:	e696      	b.n	2512 <__aeabi_ddiv+0x2f6>
    27e4:	1e8a      	subs	r2, r1, #2
    27e6:	9903      	ldr	r1, [sp, #12]
    27e8:	004d      	lsls	r5, r1, #1
    27ea:	428d      	cmp	r5, r1
    27ec:	4189      	sbcs	r1, r1
    27ee:	4249      	negs	r1, r1
    27f0:	4441      	add	r1, r8
    27f2:	1876      	adds	r6, r6, r1
    27f4:	9503      	str	r5, [sp, #12]
    27f6:	e78f      	b.n	2718 <__aeabi_ddiv+0x4fc>
    27f8:	201f      	movs	r0, #31
    27fa:	4240      	negs	r0, r0
    27fc:	1ac3      	subs	r3, r0, r3
    27fe:	4658      	mov	r0, fp
    2800:	40d8      	lsrs	r0, r3
    2802:	0003      	movs	r3, r0
    2804:	2a20      	cmp	r2, #32
    2806:	d028      	beq.n	285a <__aeabi_ddiv+0x63e>
    2808:	2040      	movs	r0, #64	; 0x40
    280a:	465d      	mov	r5, fp
    280c:	1a82      	subs	r2, r0, r2
    280e:	4095      	lsls	r5, r2
    2810:	4329      	orrs	r1, r5
    2812:	1e4a      	subs	r2, r1, #1
    2814:	4191      	sbcs	r1, r2
    2816:	4319      	orrs	r1, r3
    2818:	2307      	movs	r3, #7
    281a:	2200      	movs	r2, #0
    281c:	400b      	ands	r3, r1
    281e:	d009      	beq.n	2834 <__aeabi_ddiv+0x618>
    2820:	230f      	movs	r3, #15
    2822:	2200      	movs	r2, #0
    2824:	400b      	ands	r3, r1
    2826:	0008      	movs	r0, r1
    2828:	2b04      	cmp	r3, #4
    282a:	d1bd      	bne.n	27a8 <__aeabi_ddiv+0x58c>
    282c:	0001      	movs	r1, r0
    282e:	0753      	lsls	r3, r2, #29
    2830:	0252      	lsls	r2, r2, #9
    2832:	0b12      	lsrs	r2, r2, #12
    2834:	08c9      	lsrs	r1, r1, #3
    2836:	4319      	orrs	r1, r3
    2838:	2301      	movs	r3, #1
    283a:	4688      	mov	r8, r1
    283c:	9902      	ldr	r1, [sp, #8]
    283e:	2400      	movs	r4, #0
    2840:	4019      	ands	r1, r3
    2842:	468c      	mov	ip, r1
    2844:	e5b8      	b.n	23b8 <__aeabi_ddiv+0x19c>
    2846:	4552      	cmp	r2, sl
    2848:	d8be      	bhi.n	27c8 <__aeabi_ddiv+0x5ac>
    284a:	468b      	mov	fp, r1
    284c:	2500      	movs	r5, #0
    284e:	e660      	b.n	2512 <__aeabi_ddiv+0x2f6>
    2850:	9d03      	ldr	r5, [sp, #12]
    2852:	429d      	cmp	r5, r3
    2854:	d3c6      	bcc.n	27e4 <__aeabi_ddiv+0x5c8>
    2856:	0011      	movs	r1, r2
    2858:	e762      	b.n	2720 <__aeabi_ddiv+0x504>
    285a:	2500      	movs	r5, #0
    285c:	e7d8      	b.n	2810 <__aeabi_ddiv+0x5f4>
    285e:	2280      	movs	r2, #128	; 0x80
    2860:	465b      	mov	r3, fp
    2862:	0312      	lsls	r2, r2, #12
    2864:	431a      	orrs	r2, r3
    2866:	9b01      	ldr	r3, [sp, #4]
    2868:	0312      	lsls	r2, r2, #12
    286a:	0b12      	lsrs	r2, r2, #12
    286c:	469c      	mov	ip, r3
    286e:	4688      	mov	r8, r1
    2870:	4c03      	ldr	r4, [pc, #12]	; (2880 <__aeabi_ddiv+0x664>)
    2872:	e5a1      	b.n	23b8 <__aeabi_ddiv+0x19c>
    2874:	000003ff 	.word	0x000003ff
    2878:	feffffff 	.word	0xfeffffff
    287c:	000007fe 	.word	0x000007fe
    2880:	000007ff 	.word	0x000007ff

00002884 <__aeabi_dmul>:
    2884:	b5f0      	push	{r4, r5, r6, r7, lr}
    2886:	4657      	mov	r7, sl
    2888:	4645      	mov	r5, r8
    288a:	46de      	mov	lr, fp
    288c:	464e      	mov	r6, r9
    288e:	b5e0      	push	{r5, r6, r7, lr}
    2890:	030c      	lsls	r4, r1, #12
    2892:	4698      	mov	r8, r3
    2894:	004e      	lsls	r6, r1, #1
    2896:	0b23      	lsrs	r3, r4, #12
    2898:	b087      	sub	sp, #28
    289a:	0007      	movs	r7, r0
    289c:	4692      	mov	sl, r2
    289e:	469b      	mov	fp, r3
    28a0:	0d76      	lsrs	r6, r6, #21
    28a2:	0fcd      	lsrs	r5, r1, #31
    28a4:	2e00      	cmp	r6, #0
    28a6:	d06b      	beq.n	2980 <__aeabi_dmul+0xfc>
    28a8:	4b6d      	ldr	r3, [pc, #436]	; (2a60 <__aeabi_dmul+0x1dc>)
    28aa:	429e      	cmp	r6, r3
    28ac:	d035      	beq.n	291a <__aeabi_dmul+0x96>
    28ae:	2480      	movs	r4, #128	; 0x80
    28b0:	465b      	mov	r3, fp
    28b2:	0f42      	lsrs	r2, r0, #29
    28b4:	0424      	lsls	r4, r4, #16
    28b6:	00db      	lsls	r3, r3, #3
    28b8:	4314      	orrs	r4, r2
    28ba:	431c      	orrs	r4, r3
    28bc:	00c3      	lsls	r3, r0, #3
    28be:	4699      	mov	r9, r3
    28c0:	4b68      	ldr	r3, [pc, #416]	; (2a64 <__aeabi_dmul+0x1e0>)
    28c2:	46a3      	mov	fp, r4
    28c4:	469c      	mov	ip, r3
    28c6:	2300      	movs	r3, #0
    28c8:	2700      	movs	r7, #0
    28ca:	4466      	add	r6, ip
    28cc:	9302      	str	r3, [sp, #8]
    28ce:	4643      	mov	r3, r8
    28d0:	031c      	lsls	r4, r3, #12
    28d2:	005a      	lsls	r2, r3, #1
    28d4:	0fdb      	lsrs	r3, r3, #31
    28d6:	4650      	mov	r0, sl
    28d8:	0b24      	lsrs	r4, r4, #12
    28da:	0d52      	lsrs	r2, r2, #21
    28dc:	4698      	mov	r8, r3
    28de:	d100      	bne.n	28e2 <__aeabi_dmul+0x5e>
    28e0:	e076      	b.n	29d0 <__aeabi_dmul+0x14c>
    28e2:	4b5f      	ldr	r3, [pc, #380]	; (2a60 <__aeabi_dmul+0x1dc>)
    28e4:	429a      	cmp	r2, r3
    28e6:	d06d      	beq.n	29c4 <__aeabi_dmul+0x140>
    28e8:	2380      	movs	r3, #128	; 0x80
    28ea:	0f41      	lsrs	r1, r0, #29
    28ec:	041b      	lsls	r3, r3, #16
    28ee:	430b      	orrs	r3, r1
    28f0:	495c      	ldr	r1, [pc, #368]	; (2a64 <__aeabi_dmul+0x1e0>)
    28f2:	00e4      	lsls	r4, r4, #3
    28f4:	468c      	mov	ip, r1
    28f6:	431c      	orrs	r4, r3
    28f8:	00c3      	lsls	r3, r0, #3
    28fa:	2000      	movs	r0, #0
    28fc:	4462      	add	r2, ip
    28fe:	4641      	mov	r1, r8
    2900:	18b6      	adds	r6, r6, r2
    2902:	4069      	eors	r1, r5
    2904:	1c72      	adds	r2, r6, #1
    2906:	9101      	str	r1, [sp, #4]
    2908:	4694      	mov	ip, r2
    290a:	4307      	orrs	r7, r0
    290c:	2f0f      	cmp	r7, #15
    290e:	d900      	bls.n	2912 <__aeabi_dmul+0x8e>
    2910:	e0b0      	b.n	2a74 <__aeabi_dmul+0x1f0>
    2912:	4a55      	ldr	r2, [pc, #340]	; (2a68 <__aeabi_dmul+0x1e4>)
    2914:	00bf      	lsls	r7, r7, #2
    2916:	59d2      	ldr	r2, [r2, r7]
    2918:	4697      	mov	pc, r2
    291a:	465b      	mov	r3, fp
    291c:	4303      	orrs	r3, r0
    291e:	4699      	mov	r9, r3
    2920:	d000      	beq.n	2924 <__aeabi_dmul+0xa0>
    2922:	e087      	b.n	2a34 <__aeabi_dmul+0x1b0>
    2924:	2300      	movs	r3, #0
    2926:	469b      	mov	fp, r3
    2928:	3302      	adds	r3, #2
    292a:	2708      	movs	r7, #8
    292c:	9302      	str	r3, [sp, #8]
    292e:	e7ce      	b.n	28ce <__aeabi_dmul+0x4a>
    2930:	4642      	mov	r2, r8
    2932:	9201      	str	r2, [sp, #4]
    2934:	2802      	cmp	r0, #2
    2936:	d067      	beq.n	2a08 <__aeabi_dmul+0x184>
    2938:	2803      	cmp	r0, #3
    293a:	d100      	bne.n	293e <__aeabi_dmul+0xba>
    293c:	e20e      	b.n	2d5c <__aeabi_dmul+0x4d8>
    293e:	2801      	cmp	r0, #1
    2940:	d000      	beq.n	2944 <__aeabi_dmul+0xc0>
    2942:	e162      	b.n	2c0a <__aeabi_dmul+0x386>
    2944:	2300      	movs	r3, #0
    2946:	2400      	movs	r4, #0
    2948:	2200      	movs	r2, #0
    294a:	4699      	mov	r9, r3
    294c:	9901      	ldr	r1, [sp, #4]
    294e:	4001      	ands	r1, r0
    2950:	b2cd      	uxtb	r5, r1
    2952:	2100      	movs	r1, #0
    2954:	0312      	lsls	r2, r2, #12
    2956:	0d0b      	lsrs	r3, r1, #20
    2958:	0b12      	lsrs	r2, r2, #12
    295a:	051b      	lsls	r3, r3, #20
    295c:	4313      	orrs	r3, r2
    295e:	4a43      	ldr	r2, [pc, #268]	; (2a6c <__aeabi_dmul+0x1e8>)
    2960:	0524      	lsls	r4, r4, #20
    2962:	4013      	ands	r3, r2
    2964:	431c      	orrs	r4, r3
    2966:	0064      	lsls	r4, r4, #1
    2968:	07ed      	lsls	r5, r5, #31
    296a:	0864      	lsrs	r4, r4, #1
    296c:	432c      	orrs	r4, r5
    296e:	4648      	mov	r0, r9
    2970:	0021      	movs	r1, r4
    2972:	b007      	add	sp, #28
    2974:	bc3c      	pop	{r2, r3, r4, r5}
    2976:	4690      	mov	r8, r2
    2978:	4699      	mov	r9, r3
    297a:	46a2      	mov	sl, r4
    297c:	46ab      	mov	fp, r5
    297e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2980:	4303      	orrs	r3, r0
    2982:	4699      	mov	r9, r3
    2984:	d04f      	beq.n	2a26 <__aeabi_dmul+0x1a2>
    2986:	465b      	mov	r3, fp
    2988:	2b00      	cmp	r3, #0
    298a:	d100      	bne.n	298e <__aeabi_dmul+0x10a>
    298c:	e189      	b.n	2ca2 <__aeabi_dmul+0x41e>
    298e:	4658      	mov	r0, fp
    2990:	f000 fd7a 	bl	3488 <__clzsi2>
    2994:	0003      	movs	r3, r0
    2996:	3b0b      	subs	r3, #11
    2998:	2b1c      	cmp	r3, #28
    299a:	dd00      	ble.n	299e <__aeabi_dmul+0x11a>
    299c:	e17a      	b.n	2c94 <__aeabi_dmul+0x410>
    299e:	221d      	movs	r2, #29
    29a0:	1ad3      	subs	r3, r2, r3
    29a2:	003a      	movs	r2, r7
    29a4:	0001      	movs	r1, r0
    29a6:	465c      	mov	r4, fp
    29a8:	40da      	lsrs	r2, r3
    29aa:	3908      	subs	r1, #8
    29ac:	408c      	lsls	r4, r1
    29ae:	0013      	movs	r3, r2
    29b0:	408f      	lsls	r7, r1
    29b2:	4323      	orrs	r3, r4
    29b4:	469b      	mov	fp, r3
    29b6:	46b9      	mov	r9, r7
    29b8:	2300      	movs	r3, #0
    29ba:	4e2d      	ldr	r6, [pc, #180]	; (2a70 <__aeabi_dmul+0x1ec>)
    29bc:	2700      	movs	r7, #0
    29be:	1a36      	subs	r6, r6, r0
    29c0:	9302      	str	r3, [sp, #8]
    29c2:	e784      	b.n	28ce <__aeabi_dmul+0x4a>
    29c4:	4653      	mov	r3, sl
    29c6:	4323      	orrs	r3, r4
    29c8:	d12a      	bne.n	2a20 <__aeabi_dmul+0x19c>
    29ca:	2400      	movs	r4, #0
    29cc:	2002      	movs	r0, #2
    29ce:	e796      	b.n	28fe <__aeabi_dmul+0x7a>
    29d0:	4653      	mov	r3, sl
    29d2:	4323      	orrs	r3, r4
    29d4:	d020      	beq.n	2a18 <__aeabi_dmul+0x194>
    29d6:	2c00      	cmp	r4, #0
    29d8:	d100      	bne.n	29dc <__aeabi_dmul+0x158>
    29da:	e157      	b.n	2c8c <__aeabi_dmul+0x408>
    29dc:	0020      	movs	r0, r4
    29de:	f000 fd53 	bl	3488 <__clzsi2>
    29e2:	0003      	movs	r3, r0
    29e4:	3b0b      	subs	r3, #11
    29e6:	2b1c      	cmp	r3, #28
    29e8:	dd00      	ble.n	29ec <__aeabi_dmul+0x168>
    29ea:	e149      	b.n	2c80 <__aeabi_dmul+0x3fc>
    29ec:	211d      	movs	r1, #29
    29ee:	1acb      	subs	r3, r1, r3
    29f0:	4651      	mov	r1, sl
    29f2:	0002      	movs	r2, r0
    29f4:	40d9      	lsrs	r1, r3
    29f6:	4653      	mov	r3, sl
    29f8:	3a08      	subs	r2, #8
    29fa:	4094      	lsls	r4, r2
    29fc:	4093      	lsls	r3, r2
    29fe:	430c      	orrs	r4, r1
    2a00:	4a1b      	ldr	r2, [pc, #108]	; (2a70 <__aeabi_dmul+0x1ec>)
    2a02:	1a12      	subs	r2, r2, r0
    2a04:	2000      	movs	r0, #0
    2a06:	e77a      	b.n	28fe <__aeabi_dmul+0x7a>
    2a08:	2501      	movs	r5, #1
    2a0a:	9b01      	ldr	r3, [sp, #4]
    2a0c:	4c14      	ldr	r4, [pc, #80]	; (2a60 <__aeabi_dmul+0x1dc>)
    2a0e:	401d      	ands	r5, r3
    2a10:	2300      	movs	r3, #0
    2a12:	2200      	movs	r2, #0
    2a14:	4699      	mov	r9, r3
    2a16:	e79c      	b.n	2952 <__aeabi_dmul+0xce>
    2a18:	2400      	movs	r4, #0
    2a1a:	2200      	movs	r2, #0
    2a1c:	2001      	movs	r0, #1
    2a1e:	e76e      	b.n	28fe <__aeabi_dmul+0x7a>
    2a20:	4653      	mov	r3, sl
    2a22:	2003      	movs	r0, #3
    2a24:	e76b      	b.n	28fe <__aeabi_dmul+0x7a>
    2a26:	2300      	movs	r3, #0
    2a28:	469b      	mov	fp, r3
    2a2a:	3301      	adds	r3, #1
    2a2c:	2704      	movs	r7, #4
    2a2e:	2600      	movs	r6, #0
    2a30:	9302      	str	r3, [sp, #8]
    2a32:	e74c      	b.n	28ce <__aeabi_dmul+0x4a>
    2a34:	2303      	movs	r3, #3
    2a36:	4681      	mov	r9, r0
    2a38:	270c      	movs	r7, #12
    2a3a:	9302      	str	r3, [sp, #8]
    2a3c:	e747      	b.n	28ce <__aeabi_dmul+0x4a>
    2a3e:	2280      	movs	r2, #128	; 0x80
    2a40:	2300      	movs	r3, #0
    2a42:	2500      	movs	r5, #0
    2a44:	0312      	lsls	r2, r2, #12
    2a46:	4699      	mov	r9, r3
    2a48:	4c05      	ldr	r4, [pc, #20]	; (2a60 <__aeabi_dmul+0x1dc>)
    2a4a:	e782      	b.n	2952 <__aeabi_dmul+0xce>
    2a4c:	465c      	mov	r4, fp
    2a4e:	464b      	mov	r3, r9
    2a50:	9802      	ldr	r0, [sp, #8]
    2a52:	e76f      	b.n	2934 <__aeabi_dmul+0xb0>
    2a54:	465c      	mov	r4, fp
    2a56:	464b      	mov	r3, r9
    2a58:	9501      	str	r5, [sp, #4]
    2a5a:	9802      	ldr	r0, [sp, #8]
    2a5c:	e76a      	b.n	2934 <__aeabi_dmul+0xb0>
    2a5e:	46c0      	nop			; (mov r8, r8)
    2a60:	000007ff 	.word	0x000007ff
    2a64:	fffffc01 	.word	0xfffffc01
    2a68:	0000378c 	.word	0x0000378c
    2a6c:	800fffff 	.word	0x800fffff
    2a70:	fffffc0d 	.word	0xfffffc0d
    2a74:	464a      	mov	r2, r9
    2a76:	4649      	mov	r1, r9
    2a78:	0c17      	lsrs	r7, r2, #16
    2a7a:	0c1a      	lsrs	r2, r3, #16
    2a7c:	041b      	lsls	r3, r3, #16
    2a7e:	0c1b      	lsrs	r3, r3, #16
    2a80:	0408      	lsls	r0, r1, #16
    2a82:	0019      	movs	r1, r3
    2a84:	0c00      	lsrs	r0, r0, #16
    2a86:	4341      	muls	r1, r0
    2a88:	0015      	movs	r5, r2
    2a8a:	4688      	mov	r8, r1
    2a8c:	0019      	movs	r1, r3
    2a8e:	437d      	muls	r5, r7
    2a90:	4379      	muls	r1, r7
    2a92:	9503      	str	r5, [sp, #12]
    2a94:	4689      	mov	r9, r1
    2a96:	0029      	movs	r1, r5
    2a98:	0015      	movs	r5, r2
    2a9a:	4345      	muls	r5, r0
    2a9c:	444d      	add	r5, r9
    2a9e:	9502      	str	r5, [sp, #8]
    2aa0:	4645      	mov	r5, r8
    2aa2:	0c2d      	lsrs	r5, r5, #16
    2aa4:	46aa      	mov	sl, r5
    2aa6:	9d02      	ldr	r5, [sp, #8]
    2aa8:	4455      	add	r5, sl
    2aaa:	45a9      	cmp	r9, r5
    2aac:	d906      	bls.n	2abc <__aeabi_dmul+0x238>
    2aae:	468a      	mov	sl, r1
    2ab0:	2180      	movs	r1, #128	; 0x80
    2ab2:	0249      	lsls	r1, r1, #9
    2ab4:	4689      	mov	r9, r1
    2ab6:	44ca      	add	sl, r9
    2ab8:	4651      	mov	r1, sl
    2aba:	9103      	str	r1, [sp, #12]
    2abc:	0c29      	lsrs	r1, r5, #16
    2abe:	9104      	str	r1, [sp, #16]
    2ac0:	4641      	mov	r1, r8
    2ac2:	0409      	lsls	r1, r1, #16
    2ac4:	042d      	lsls	r5, r5, #16
    2ac6:	0c09      	lsrs	r1, r1, #16
    2ac8:	4688      	mov	r8, r1
    2aca:	0029      	movs	r1, r5
    2acc:	0c25      	lsrs	r5, r4, #16
    2ace:	0424      	lsls	r4, r4, #16
    2ad0:	4441      	add	r1, r8
    2ad2:	0c24      	lsrs	r4, r4, #16
    2ad4:	9105      	str	r1, [sp, #20]
    2ad6:	0021      	movs	r1, r4
    2ad8:	4341      	muls	r1, r0
    2ada:	4688      	mov	r8, r1
    2adc:	0021      	movs	r1, r4
    2ade:	4379      	muls	r1, r7
    2ae0:	468a      	mov	sl, r1
    2ae2:	4368      	muls	r0, r5
    2ae4:	4641      	mov	r1, r8
    2ae6:	4450      	add	r0, sl
    2ae8:	4681      	mov	r9, r0
    2aea:	0c08      	lsrs	r0, r1, #16
    2aec:	4448      	add	r0, r9
    2aee:	436f      	muls	r7, r5
    2af0:	4582      	cmp	sl, r0
    2af2:	d903      	bls.n	2afc <__aeabi_dmul+0x278>
    2af4:	2180      	movs	r1, #128	; 0x80
    2af6:	0249      	lsls	r1, r1, #9
    2af8:	4689      	mov	r9, r1
    2afa:	444f      	add	r7, r9
    2afc:	0c01      	lsrs	r1, r0, #16
    2afe:	4689      	mov	r9, r1
    2b00:	0039      	movs	r1, r7
    2b02:	4449      	add	r1, r9
    2b04:	9102      	str	r1, [sp, #8]
    2b06:	4641      	mov	r1, r8
    2b08:	040f      	lsls	r7, r1, #16
    2b0a:	9904      	ldr	r1, [sp, #16]
    2b0c:	0c3f      	lsrs	r7, r7, #16
    2b0e:	4688      	mov	r8, r1
    2b10:	0400      	lsls	r0, r0, #16
    2b12:	19c0      	adds	r0, r0, r7
    2b14:	4480      	add	r8, r0
    2b16:	4641      	mov	r1, r8
    2b18:	9104      	str	r1, [sp, #16]
    2b1a:	4659      	mov	r1, fp
    2b1c:	0c0f      	lsrs	r7, r1, #16
    2b1e:	0409      	lsls	r1, r1, #16
    2b20:	0c09      	lsrs	r1, r1, #16
    2b22:	4688      	mov	r8, r1
    2b24:	4359      	muls	r1, r3
    2b26:	468a      	mov	sl, r1
    2b28:	0039      	movs	r1, r7
    2b2a:	4351      	muls	r1, r2
    2b2c:	4689      	mov	r9, r1
    2b2e:	4641      	mov	r1, r8
    2b30:	434a      	muls	r2, r1
    2b32:	4651      	mov	r1, sl
    2b34:	0c09      	lsrs	r1, r1, #16
    2b36:	468b      	mov	fp, r1
    2b38:	437b      	muls	r3, r7
    2b3a:	18d2      	adds	r2, r2, r3
    2b3c:	445a      	add	r2, fp
    2b3e:	4293      	cmp	r3, r2
    2b40:	d903      	bls.n	2b4a <__aeabi_dmul+0x2c6>
    2b42:	2380      	movs	r3, #128	; 0x80
    2b44:	025b      	lsls	r3, r3, #9
    2b46:	469b      	mov	fp, r3
    2b48:	44d9      	add	r9, fp
    2b4a:	4651      	mov	r1, sl
    2b4c:	0409      	lsls	r1, r1, #16
    2b4e:	0c09      	lsrs	r1, r1, #16
    2b50:	468a      	mov	sl, r1
    2b52:	4641      	mov	r1, r8
    2b54:	4361      	muls	r1, r4
    2b56:	437c      	muls	r4, r7
    2b58:	0c13      	lsrs	r3, r2, #16
    2b5a:	0412      	lsls	r2, r2, #16
    2b5c:	444b      	add	r3, r9
    2b5e:	4452      	add	r2, sl
    2b60:	46a1      	mov	r9, r4
    2b62:	468a      	mov	sl, r1
    2b64:	003c      	movs	r4, r7
    2b66:	4641      	mov	r1, r8
    2b68:	436c      	muls	r4, r5
    2b6a:	434d      	muls	r5, r1
    2b6c:	4651      	mov	r1, sl
    2b6e:	444d      	add	r5, r9
    2b70:	0c0f      	lsrs	r7, r1, #16
    2b72:	197d      	adds	r5, r7, r5
    2b74:	45a9      	cmp	r9, r5
    2b76:	d903      	bls.n	2b80 <__aeabi_dmul+0x2fc>
    2b78:	2180      	movs	r1, #128	; 0x80
    2b7a:	0249      	lsls	r1, r1, #9
    2b7c:	4688      	mov	r8, r1
    2b7e:	4444      	add	r4, r8
    2b80:	9f04      	ldr	r7, [sp, #16]
    2b82:	9903      	ldr	r1, [sp, #12]
    2b84:	46b8      	mov	r8, r7
    2b86:	4441      	add	r1, r8
    2b88:	468b      	mov	fp, r1
    2b8a:	4583      	cmp	fp, r0
    2b8c:	4180      	sbcs	r0, r0
    2b8e:	4241      	negs	r1, r0
    2b90:	4688      	mov	r8, r1
    2b92:	4651      	mov	r1, sl
    2b94:	0408      	lsls	r0, r1, #16
    2b96:	042f      	lsls	r7, r5, #16
    2b98:	0c00      	lsrs	r0, r0, #16
    2b9a:	183f      	adds	r7, r7, r0
    2b9c:	4658      	mov	r0, fp
    2b9e:	9902      	ldr	r1, [sp, #8]
    2ba0:	1810      	adds	r0, r2, r0
    2ba2:	4689      	mov	r9, r1
    2ba4:	4290      	cmp	r0, r2
    2ba6:	4192      	sbcs	r2, r2
    2ba8:	444f      	add	r7, r9
    2baa:	46ba      	mov	sl, r7
    2bac:	4252      	negs	r2, r2
    2bae:	4699      	mov	r9, r3
    2bb0:	4693      	mov	fp, r2
    2bb2:	44c2      	add	sl, r8
    2bb4:	44d1      	add	r9, sl
    2bb6:	44cb      	add	fp, r9
    2bb8:	428f      	cmp	r7, r1
    2bba:	41bf      	sbcs	r7, r7
    2bbc:	45c2      	cmp	sl, r8
    2bbe:	4189      	sbcs	r1, r1
    2bc0:	4599      	cmp	r9, r3
    2bc2:	419b      	sbcs	r3, r3
    2bc4:	4593      	cmp	fp, r2
    2bc6:	4192      	sbcs	r2, r2
    2bc8:	427f      	negs	r7, r7
    2bca:	4249      	negs	r1, r1
    2bcc:	0c2d      	lsrs	r5, r5, #16
    2bce:	4252      	negs	r2, r2
    2bd0:	430f      	orrs	r7, r1
    2bd2:	425b      	negs	r3, r3
    2bd4:	4313      	orrs	r3, r2
    2bd6:	197f      	adds	r7, r7, r5
    2bd8:	18ff      	adds	r7, r7, r3
    2bda:	465b      	mov	r3, fp
    2bdc:	193c      	adds	r4, r7, r4
    2bde:	0ddb      	lsrs	r3, r3, #23
    2be0:	9a05      	ldr	r2, [sp, #20]
    2be2:	0264      	lsls	r4, r4, #9
    2be4:	431c      	orrs	r4, r3
    2be6:	0243      	lsls	r3, r0, #9
    2be8:	4313      	orrs	r3, r2
    2bea:	1e5d      	subs	r5, r3, #1
    2bec:	41ab      	sbcs	r3, r5
    2bee:	465a      	mov	r2, fp
    2bf0:	0dc0      	lsrs	r0, r0, #23
    2bf2:	4303      	orrs	r3, r0
    2bf4:	0252      	lsls	r2, r2, #9
    2bf6:	4313      	orrs	r3, r2
    2bf8:	01e2      	lsls	r2, r4, #7
    2bfa:	d556      	bpl.n	2caa <__aeabi_dmul+0x426>
    2bfc:	2001      	movs	r0, #1
    2bfe:	085a      	lsrs	r2, r3, #1
    2c00:	4003      	ands	r3, r0
    2c02:	4313      	orrs	r3, r2
    2c04:	07e2      	lsls	r2, r4, #31
    2c06:	4313      	orrs	r3, r2
    2c08:	0864      	lsrs	r4, r4, #1
    2c0a:	485a      	ldr	r0, [pc, #360]	; (2d74 <__aeabi_dmul+0x4f0>)
    2c0c:	4460      	add	r0, ip
    2c0e:	2800      	cmp	r0, #0
    2c10:	dd4d      	ble.n	2cae <__aeabi_dmul+0x42a>
    2c12:	075a      	lsls	r2, r3, #29
    2c14:	d009      	beq.n	2c2a <__aeabi_dmul+0x3a6>
    2c16:	220f      	movs	r2, #15
    2c18:	401a      	ands	r2, r3
    2c1a:	2a04      	cmp	r2, #4
    2c1c:	d005      	beq.n	2c2a <__aeabi_dmul+0x3a6>
    2c1e:	1d1a      	adds	r2, r3, #4
    2c20:	429a      	cmp	r2, r3
    2c22:	419b      	sbcs	r3, r3
    2c24:	425b      	negs	r3, r3
    2c26:	18e4      	adds	r4, r4, r3
    2c28:	0013      	movs	r3, r2
    2c2a:	01e2      	lsls	r2, r4, #7
    2c2c:	d504      	bpl.n	2c38 <__aeabi_dmul+0x3b4>
    2c2e:	2080      	movs	r0, #128	; 0x80
    2c30:	4a51      	ldr	r2, [pc, #324]	; (2d78 <__aeabi_dmul+0x4f4>)
    2c32:	00c0      	lsls	r0, r0, #3
    2c34:	4014      	ands	r4, r2
    2c36:	4460      	add	r0, ip
    2c38:	4a50      	ldr	r2, [pc, #320]	; (2d7c <__aeabi_dmul+0x4f8>)
    2c3a:	4290      	cmp	r0, r2
    2c3c:	dd00      	ble.n	2c40 <__aeabi_dmul+0x3bc>
    2c3e:	e6e3      	b.n	2a08 <__aeabi_dmul+0x184>
    2c40:	2501      	movs	r5, #1
    2c42:	08db      	lsrs	r3, r3, #3
    2c44:	0762      	lsls	r2, r4, #29
    2c46:	431a      	orrs	r2, r3
    2c48:	0264      	lsls	r4, r4, #9
    2c4a:	9b01      	ldr	r3, [sp, #4]
    2c4c:	4691      	mov	r9, r2
    2c4e:	0b22      	lsrs	r2, r4, #12
    2c50:	0544      	lsls	r4, r0, #21
    2c52:	0d64      	lsrs	r4, r4, #21
    2c54:	401d      	ands	r5, r3
    2c56:	e67c      	b.n	2952 <__aeabi_dmul+0xce>
    2c58:	2280      	movs	r2, #128	; 0x80
    2c5a:	4659      	mov	r1, fp
    2c5c:	0312      	lsls	r2, r2, #12
    2c5e:	4211      	tst	r1, r2
    2c60:	d008      	beq.n	2c74 <__aeabi_dmul+0x3f0>
    2c62:	4214      	tst	r4, r2
    2c64:	d106      	bne.n	2c74 <__aeabi_dmul+0x3f0>
    2c66:	4322      	orrs	r2, r4
    2c68:	0312      	lsls	r2, r2, #12
    2c6a:	0b12      	lsrs	r2, r2, #12
    2c6c:	4645      	mov	r5, r8
    2c6e:	4699      	mov	r9, r3
    2c70:	4c43      	ldr	r4, [pc, #268]	; (2d80 <__aeabi_dmul+0x4fc>)
    2c72:	e66e      	b.n	2952 <__aeabi_dmul+0xce>
    2c74:	465b      	mov	r3, fp
    2c76:	431a      	orrs	r2, r3
    2c78:	0312      	lsls	r2, r2, #12
    2c7a:	0b12      	lsrs	r2, r2, #12
    2c7c:	4c40      	ldr	r4, [pc, #256]	; (2d80 <__aeabi_dmul+0x4fc>)
    2c7e:	e668      	b.n	2952 <__aeabi_dmul+0xce>
    2c80:	0003      	movs	r3, r0
    2c82:	4654      	mov	r4, sl
    2c84:	3b28      	subs	r3, #40	; 0x28
    2c86:	409c      	lsls	r4, r3
    2c88:	2300      	movs	r3, #0
    2c8a:	e6b9      	b.n	2a00 <__aeabi_dmul+0x17c>
    2c8c:	f000 fbfc 	bl	3488 <__clzsi2>
    2c90:	3020      	adds	r0, #32
    2c92:	e6a6      	b.n	29e2 <__aeabi_dmul+0x15e>
    2c94:	0003      	movs	r3, r0
    2c96:	3b28      	subs	r3, #40	; 0x28
    2c98:	409f      	lsls	r7, r3
    2c9a:	2300      	movs	r3, #0
    2c9c:	46bb      	mov	fp, r7
    2c9e:	4699      	mov	r9, r3
    2ca0:	e68a      	b.n	29b8 <__aeabi_dmul+0x134>
    2ca2:	f000 fbf1 	bl	3488 <__clzsi2>
    2ca6:	3020      	adds	r0, #32
    2ca8:	e674      	b.n	2994 <__aeabi_dmul+0x110>
    2caa:	46b4      	mov	ip, r6
    2cac:	e7ad      	b.n	2c0a <__aeabi_dmul+0x386>
    2cae:	2501      	movs	r5, #1
    2cb0:	1a2a      	subs	r2, r5, r0
    2cb2:	2a38      	cmp	r2, #56	; 0x38
    2cb4:	dd06      	ble.n	2cc4 <__aeabi_dmul+0x440>
    2cb6:	9b01      	ldr	r3, [sp, #4]
    2cb8:	2400      	movs	r4, #0
    2cba:	401d      	ands	r5, r3
    2cbc:	2300      	movs	r3, #0
    2cbe:	2200      	movs	r2, #0
    2cc0:	4699      	mov	r9, r3
    2cc2:	e646      	b.n	2952 <__aeabi_dmul+0xce>
    2cc4:	2a1f      	cmp	r2, #31
    2cc6:	dc21      	bgt.n	2d0c <__aeabi_dmul+0x488>
    2cc8:	2520      	movs	r5, #32
    2cca:	0020      	movs	r0, r4
    2ccc:	1aad      	subs	r5, r5, r2
    2cce:	001e      	movs	r6, r3
    2cd0:	40ab      	lsls	r3, r5
    2cd2:	40a8      	lsls	r0, r5
    2cd4:	40d6      	lsrs	r6, r2
    2cd6:	1e5d      	subs	r5, r3, #1
    2cd8:	41ab      	sbcs	r3, r5
    2cda:	4330      	orrs	r0, r6
    2cdc:	4318      	orrs	r0, r3
    2cde:	40d4      	lsrs	r4, r2
    2ce0:	0743      	lsls	r3, r0, #29
    2ce2:	d009      	beq.n	2cf8 <__aeabi_dmul+0x474>
    2ce4:	230f      	movs	r3, #15
    2ce6:	4003      	ands	r3, r0
    2ce8:	2b04      	cmp	r3, #4
    2cea:	d005      	beq.n	2cf8 <__aeabi_dmul+0x474>
    2cec:	0003      	movs	r3, r0
    2cee:	1d18      	adds	r0, r3, #4
    2cf0:	4298      	cmp	r0, r3
    2cf2:	419b      	sbcs	r3, r3
    2cf4:	425b      	negs	r3, r3
    2cf6:	18e4      	adds	r4, r4, r3
    2cf8:	0223      	lsls	r3, r4, #8
    2cfa:	d521      	bpl.n	2d40 <__aeabi_dmul+0x4bc>
    2cfc:	2501      	movs	r5, #1
    2cfe:	9b01      	ldr	r3, [sp, #4]
    2d00:	2401      	movs	r4, #1
    2d02:	401d      	ands	r5, r3
    2d04:	2300      	movs	r3, #0
    2d06:	2200      	movs	r2, #0
    2d08:	4699      	mov	r9, r3
    2d0a:	e622      	b.n	2952 <__aeabi_dmul+0xce>
    2d0c:	251f      	movs	r5, #31
    2d0e:	0021      	movs	r1, r4
    2d10:	426d      	negs	r5, r5
    2d12:	1a28      	subs	r0, r5, r0
    2d14:	40c1      	lsrs	r1, r0
    2d16:	0008      	movs	r0, r1
    2d18:	2a20      	cmp	r2, #32
    2d1a:	d01d      	beq.n	2d58 <__aeabi_dmul+0x4d4>
    2d1c:	355f      	adds	r5, #95	; 0x5f
    2d1e:	1aaa      	subs	r2, r5, r2
    2d20:	4094      	lsls	r4, r2
    2d22:	4323      	orrs	r3, r4
    2d24:	1e5c      	subs	r4, r3, #1
    2d26:	41a3      	sbcs	r3, r4
    2d28:	2507      	movs	r5, #7
    2d2a:	4303      	orrs	r3, r0
    2d2c:	401d      	ands	r5, r3
    2d2e:	2200      	movs	r2, #0
    2d30:	2d00      	cmp	r5, #0
    2d32:	d009      	beq.n	2d48 <__aeabi_dmul+0x4c4>
    2d34:	220f      	movs	r2, #15
    2d36:	2400      	movs	r4, #0
    2d38:	401a      	ands	r2, r3
    2d3a:	0018      	movs	r0, r3
    2d3c:	2a04      	cmp	r2, #4
    2d3e:	d1d6      	bne.n	2cee <__aeabi_dmul+0x46a>
    2d40:	0003      	movs	r3, r0
    2d42:	0765      	lsls	r5, r4, #29
    2d44:	0264      	lsls	r4, r4, #9
    2d46:	0b22      	lsrs	r2, r4, #12
    2d48:	08db      	lsrs	r3, r3, #3
    2d4a:	432b      	orrs	r3, r5
    2d4c:	2501      	movs	r5, #1
    2d4e:	4699      	mov	r9, r3
    2d50:	9b01      	ldr	r3, [sp, #4]
    2d52:	2400      	movs	r4, #0
    2d54:	401d      	ands	r5, r3
    2d56:	e5fc      	b.n	2952 <__aeabi_dmul+0xce>
    2d58:	2400      	movs	r4, #0
    2d5a:	e7e2      	b.n	2d22 <__aeabi_dmul+0x49e>
    2d5c:	2280      	movs	r2, #128	; 0x80
    2d5e:	2501      	movs	r5, #1
    2d60:	0312      	lsls	r2, r2, #12
    2d62:	4322      	orrs	r2, r4
    2d64:	9901      	ldr	r1, [sp, #4]
    2d66:	0312      	lsls	r2, r2, #12
    2d68:	0b12      	lsrs	r2, r2, #12
    2d6a:	400d      	ands	r5, r1
    2d6c:	4699      	mov	r9, r3
    2d6e:	4c04      	ldr	r4, [pc, #16]	; (2d80 <__aeabi_dmul+0x4fc>)
    2d70:	e5ef      	b.n	2952 <__aeabi_dmul+0xce>
    2d72:	46c0      	nop			; (mov r8, r8)
    2d74:	000003ff 	.word	0x000003ff
    2d78:	feffffff 	.word	0xfeffffff
    2d7c:	000007fe 	.word	0x000007fe
    2d80:	000007ff 	.word	0x000007ff

00002d84 <__aeabi_dsub>:
    2d84:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d86:	4646      	mov	r6, r8
    2d88:	46d6      	mov	lr, sl
    2d8a:	464f      	mov	r7, r9
    2d8c:	030c      	lsls	r4, r1, #12
    2d8e:	b5c0      	push	{r6, r7, lr}
    2d90:	0fcd      	lsrs	r5, r1, #31
    2d92:	004e      	lsls	r6, r1, #1
    2d94:	0a61      	lsrs	r1, r4, #9
    2d96:	0f44      	lsrs	r4, r0, #29
    2d98:	430c      	orrs	r4, r1
    2d9a:	00c1      	lsls	r1, r0, #3
    2d9c:	0058      	lsls	r0, r3, #1
    2d9e:	0d40      	lsrs	r0, r0, #21
    2da0:	4684      	mov	ip, r0
    2da2:	468a      	mov	sl, r1
    2da4:	000f      	movs	r7, r1
    2da6:	0319      	lsls	r1, r3, #12
    2da8:	0f50      	lsrs	r0, r2, #29
    2daa:	0a49      	lsrs	r1, r1, #9
    2dac:	4301      	orrs	r1, r0
    2dae:	48c6      	ldr	r0, [pc, #792]	; (30c8 <__aeabi_dsub+0x344>)
    2db0:	0d76      	lsrs	r6, r6, #21
    2db2:	46a8      	mov	r8, r5
    2db4:	0fdb      	lsrs	r3, r3, #31
    2db6:	00d2      	lsls	r2, r2, #3
    2db8:	4584      	cmp	ip, r0
    2dba:	d100      	bne.n	2dbe <__aeabi_dsub+0x3a>
    2dbc:	e0d8      	b.n	2f70 <__aeabi_dsub+0x1ec>
    2dbe:	2001      	movs	r0, #1
    2dc0:	4043      	eors	r3, r0
    2dc2:	42ab      	cmp	r3, r5
    2dc4:	d100      	bne.n	2dc8 <__aeabi_dsub+0x44>
    2dc6:	e0a6      	b.n	2f16 <__aeabi_dsub+0x192>
    2dc8:	4660      	mov	r0, ip
    2dca:	1a35      	subs	r5, r6, r0
    2dcc:	2d00      	cmp	r5, #0
    2dce:	dc00      	bgt.n	2dd2 <__aeabi_dsub+0x4e>
    2dd0:	e105      	b.n	2fde <__aeabi_dsub+0x25a>
    2dd2:	2800      	cmp	r0, #0
    2dd4:	d110      	bne.n	2df8 <__aeabi_dsub+0x74>
    2dd6:	000b      	movs	r3, r1
    2dd8:	4313      	orrs	r3, r2
    2dda:	d100      	bne.n	2dde <__aeabi_dsub+0x5a>
    2ddc:	e0d7      	b.n	2f8e <__aeabi_dsub+0x20a>
    2dde:	1e6b      	subs	r3, r5, #1
    2de0:	2b00      	cmp	r3, #0
    2de2:	d000      	beq.n	2de6 <__aeabi_dsub+0x62>
    2de4:	e14b      	b.n	307e <__aeabi_dsub+0x2fa>
    2de6:	4653      	mov	r3, sl
    2de8:	1a9f      	subs	r7, r3, r2
    2dea:	45ba      	cmp	sl, r7
    2dec:	4180      	sbcs	r0, r0
    2dee:	1a64      	subs	r4, r4, r1
    2df0:	4240      	negs	r0, r0
    2df2:	1a24      	subs	r4, r4, r0
    2df4:	2601      	movs	r6, #1
    2df6:	e01e      	b.n	2e36 <__aeabi_dsub+0xb2>
    2df8:	4bb3      	ldr	r3, [pc, #716]	; (30c8 <__aeabi_dsub+0x344>)
    2dfa:	429e      	cmp	r6, r3
    2dfc:	d048      	beq.n	2e90 <__aeabi_dsub+0x10c>
    2dfe:	2380      	movs	r3, #128	; 0x80
    2e00:	041b      	lsls	r3, r3, #16
    2e02:	4319      	orrs	r1, r3
    2e04:	2d38      	cmp	r5, #56	; 0x38
    2e06:	dd00      	ble.n	2e0a <__aeabi_dsub+0x86>
    2e08:	e119      	b.n	303e <__aeabi_dsub+0x2ba>
    2e0a:	2d1f      	cmp	r5, #31
    2e0c:	dd00      	ble.n	2e10 <__aeabi_dsub+0x8c>
    2e0e:	e14c      	b.n	30aa <__aeabi_dsub+0x326>
    2e10:	2320      	movs	r3, #32
    2e12:	000f      	movs	r7, r1
    2e14:	1b5b      	subs	r3, r3, r5
    2e16:	0010      	movs	r0, r2
    2e18:	409a      	lsls	r2, r3
    2e1a:	409f      	lsls	r7, r3
    2e1c:	40e8      	lsrs	r0, r5
    2e1e:	1e53      	subs	r3, r2, #1
    2e20:	419a      	sbcs	r2, r3
    2e22:	40e9      	lsrs	r1, r5
    2e24:	4307      	orrs	r7, r0
    2e26:	4317      	orrs	r7, r2
    2e28:	4653      	mov	r3, sl
    2e2a:	1bdf      	subs	r7, r3, r7
    2e2c:	1a61      	subs	r1, r4, r1
    2e2e:	45ba      	cmp	sl, r7
    2e30:	41a4      	sbcs	r4, r4
    2e32:	4264      	negs	r4, r4
    2e34:	1b0c      	subs	r4, r1, r4
    2e36:	0223      	lsls	r3, r4, #8
    2e38:	d400      	bmi.n	2e3c <__aeabi_dsub+0xb8>
    2e3a:	e0c5      	b.n	2fc8 <__aeabi_dsub+0x244>
    2e3c:	0264      	lsls	r4, r4, #9
    2e3e:	0a65      	lsrs	r5, r4, #9
    2e40:	2d00      	cmp	r5, #0
    2e42:	d100      	bne.n	2e46 <__aeabi_dsub+0xc2>
    2e44:	e0f6      	b.n	3034 <__aeabi_dsub+0x2b0>
    2e46:	0028      	movs	r0, r5
    2e48:	f000 fb1e 	bl	3488 <__clzsi2>
    2e4c:	0003      	movs	r3, r0
    2e4e:	3b08      	subs	r3, #8
    2e50:	2b1f      	cmp	r3, #31
    2e52:	dd00      	ble.n	2e56 <__aeabi_dsub+0xd2>
    2e54:	e0e9      	b.n	302a <__aeabi_dsub+0x2a6>
    2e56:	2220      	movs	r2, #32
    2e58:	003c      	movs	r4, r7
    2e5a:	1ad2      	subs	r2, r2, r3
    2e5c:	409d      	lsls	r5, r3
    2e5e:	40d4      	lsrs	r4, r2
    2e60:	409f      	lsls	r7, r3
    2e62:	4325      	orrs	r5, r4
    2e64:	429e      	cmp	r6, r3
    2e66:	dd00      	ble.n	2e6a <__aeabi_dsub+0xe6>
    2e68:	e0db      	b.n	3022 <__aeabi_dsub+0x29e>
    2e6a:	1b9e      	subs	r6, r3, r6
    2e6c:	1c73      	adds	r3, r6, #1
    2e6e:	2b1f      	cmp	r3, #31
    2e70:	dd00      	ble.n	2e74 <__aeabi_dsub+0xf0>
    2e72:	e10a      	b.n	308a <__aeabi_dsub+0x306>
    2e74:	2220      	movs	r2, #32
    2e76:	0038      	movs	r0, r7
    2e78:	1ad2      	subs	r2, r2, r3
    2e7a:	0029      	movs	r1, r5
    2e7c:	4097      	lsls	r7, r2
    2e7e:	002c      	movs	r4, r5
    2e80:	4091      	lsls	r1, r2
    2e82:	40d8      	lsrs	r0, r3
    2e84:	1e7a      	subs	r2, r7, #1
    2e86:	4197      	sbcs	r7, r2
    2e88:	40dc      	lsrs	r4, r3
    2e8a:	2600      	movs	r6, #0
    2e8c:	4301      	orrs	r1, r0
    2e8e:	430f      	orrs	r7, r1
    2e90:	077b      	lsls	r3, r7, #29
    2e92:	d009      	beq.n	2ea8 <__aeabi_dsub+0x124>
    2e94:	230f      	movs	r3, #15
    2e96:	403b      	ands	r3, r7
    2e98:	2b04      	cmp	r3, #4
    2e9a:	d005      	beq.n	2ea8 <__aeabi_dsub+0x124>
    2e9c:	1d3b      	adds	r3, r7, #4
    2e9e:	42bb      	cmp	r3, r7
    2ea0:	41bf      	sbcs	r7, r7
    2ea2:	427f      	negs	r7, r7
    2ea4:	19e4      	adds	r4, r4, r7
    2ea6:	001f      	movs	r7, r3
    2ea8:	0223      	lsls	r3, r4, #8
    2eaa:	d525      	bpl.n	2ef8 <__aeabi_dsub+0x174>
    2eac:	4b86      	ldr	r3, [pc, #536]	; (30c8 <__aeabi_dsub+0x344>)
    2eae:	3601      	adds	r6, #1
    2eb0:	429e      	cmp	r6, r3
    2eb2:	d100      	bne.n	2eb6 <__aeabi_dsub+0x132>
    2eb4:	e0af      	b.n	3016 <__aeabi_dsub+0x292>
    2eb6:	4b85      	ldr	r3, [pc, #532]	; (30cc <__aeabi_dsub+0x348>)
    2eb8:	2501      	movs	r5, #1
    2eba:	401c      	ands	r4, r3
    2ebc:	4643      	mov	r3, r8
    2ebe:	0762      	lsls	r2, r4, #29
    2ec0:	08ff      	lsrs	r7, r7, #3
    2ec2:	0264      	lsls	r4, r4, #9
    2ec4:	0576      	lsls	r6, r6, #21
    2ec6:	4317      	orrs	r7, r2
    2ec8:	0b24      	lsrs	r4, r4, #12
    2eca:	0d76      	lsrs	r6, r6, #21
    2ecc:	401d      	ands	r5, r3
    2ece:	2100      	movs	r1, #0
    2ed0:	0324      	lsls	r4, r4, #12
    2ed2:	0b23      	lsrs	r3, r4, #12
    2ed4:	0d0c      	lsrs	r4, r1, #20
    2ed6:	4a7e      	ldr	r2, [pc, #504]	; (30d0 <__aeabi_dsub+0x34c>)
    2ed8:	0524      	lsls	r4, r4, #20
    2eda:	431c      	orrs	r4, r3
    2edc:	4014      	ands	r4, r2
    2ede:	0533      	lsls	r3, r6, #20
    2ee0:	4323      	orrs	r3, r4
    2ee2:	005b      	lsls	r3, r3, #1
    2ee4:	07ed      	lsls	r5, r5, #31
    2ee6:	085b      	lsrs	r3, r3, #1
    2ee8:	432b      	orrs	r3, r5
    2eea:	0038      	movs	r0, r7
    2eec:	0019      	movs	r1, r3
    2eee:	bc1c      	pop	{r2, r3, r4}
    2ef0:	4690      	mov	r8, r2
    2ef2:	4699      	mov	r9, r3
    2ef4:	46a2      	mov	sl, r4
    2ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2ef8:	2501      	movs	r5, #1
    2efa:	4643      	mov	r3, r8
    2efc:	0762      	lsls	r2, r4, #29
    2efe:	08ff      	lsrs	r7, r7, #3
    2f00:	4317      	orrs	r7, r2
    2f02:	08e4      	lsrs	r4, r4, #3
    2f04:	401d      	ands	r5, r3
    2f06:	4b70      	ldr	r3, [pc, #448]	; (30c8 <__aeabi_dsub+0x344>)
    2f08:	429e      	cmp	r6, r3
    2f0a:	d036      	beq.n	2f7a <__aeabi_dsub+0x1f6>
    2f0c:	0324      	lsls	r4, r4, #12
    2f0e:	0576      	lsls	r6, r6, #21
    2f10:	0b24      	lsrs	r4, r4, #12
    2f12:	0d76      	lsrs	r6, r6, #21
    2f14:	e7db      	b.n	2ece <__aeabi_dsub+0x14a>
    2f16:	4663      	mov	r3, ip
    2f18:	1af3      	subs	r3, r6, r3
    2f1a:	2b00      	cmp	r3, #0
    2f1c:	dc00      	bgt.n	2f20 <__aeabi_dsub+0x19c>
    2f1e:	e094      	b.n	304a <__aeabi_dsub+0x2c6>
    2f20:	4660      	mov	r0, ip
    2f22:	2800      	cmp	r0, #0
    2f24:	d035      	beq.n	2f92 <__aeabi_dsub+0x20e>
    2f26:	4868      	ldr	r0, [pc, #416]	; (30c8 <__aeabi_dsub+0x344>)
    2f28:	4286      	cmp	r6, r0
    2f2a:	d0b1      	beq.n	2e90 <__aeabi_dsub+0x10c>
    2f2c:	2780      	movs	r7, #128	; 0x80
    2f2e:	043f      	lsls	r7, r7, #16
    2f30:	4339      	orrs	r1, r7
    2f32:	2b38      	cmp	r3, #56	; 0x38
    2f34:	dc00      	bgt.n	2f38 <__aeabi_dsub+0x1b4>
    2f36:	e0fd      	b.n	3134 <__aeabi_dsub+0x3b0>
    2f38:	430a      	orrs	r2, r1
    2f3a:	0017      	movs	r7, r2
    2f3c:	2100      	movs	r1, #0
    2f3e:	1e7a      	subs	r2, r7, #1
    2f40:	4197      	sbcs	r7, r2
    2f42:	4457      	add	r7, sl
    2f44:	4557      	cmp	r7, sl
    2f46:	4180      	sbcs	r0, r0
    2f48:	1909      	adds	r1, r1, r4
    2f4a:	4244      	negs	r4, r0
    2f4c:	190c      	adds	r4, r1, r4
    2f4e:	0223      	lsls	r3, r4, #8
    2f50:	d53a      	bpl.n	2fc8 <__aeabi_dsub+0x244>
    2f52:	4b5d      	ldr	r3, [pc, #372]	; (30c8 <__aeabi_dsub+0x344>)
    2f54:	3601      	adds	r6, #1
    2f56:	429e      	cmp	r6, r3
    2f58:	d100      	bne.n	2f5c <__aeabi_dsub+0x1d8>
    2f5a:	e14b      	b.n	31f4 <__aeabi_dsub+0x470>
    2f5c:	2201      	movs	r2, #1
    2f5e:	4b5b      	ldr	r3, [pc, #364]	; (30cc <__aeabi_dsub+0x348>)
    2f60:	401c      	ands	r4, r3
    2f62:	087b      	lsrs	r3, r7, #1
    2f64:	4017      	ands	r7, r2
    2f66:	431f      	orrs	r7, r3
    2f68:	07e2      	lsls	r2, r4, #31
    2f6a:	4317      	orrs	r7, r2
    2f6c:	0864      	lsrs	r4, r4, #1
    2f6e:	e78f      	b.n	2e90 <__aeabi_dsub+0x10c>
    2f70:	0008      	movs	r0, r1
    2f72:	4310      	orrs	r0, r2
    2f74:	d000      	beq.n	2f78 <__aeabi_dsub+0x1f4>
    2f76:	e724      	b.n	2dc2 <__aeabi_dsub+0x3e>
    2f78:	e721      	b.n	2dbe <__aeabi_dsub+0x3a>
    2f7a:	0023      	movs	r3, r4
    2f7c:	433b      	orrs	r3, r7
    2f7e:	d100      	bne.n	2f82 <__aeabi_dsub+0x1fe>
    2f80:	e1b9      	b.n	32f6 <__aeabi_dsub+0x572>
    2f82:	2280      	movs	r2, #128	; 0x80
    2f84:	0312      	lsls	r2, r2, #12
    2f86:	4314      	orrs	r4, r2
    2f88:	0324      	lsls	r4, r4, #12
    2f8a:	0b24      	lsrs	r4, r4, #12
    2f8c:	e79f      	b.n	2ece <__aeabi_dsub+0x14a>
    2f8e:	002e      	movs	r6, r5
    2f90:	e77e      	b.n	2e90 <__aeabi_dsub+0x10c>
    2f92:	0008      	movs	r0, r1
    2f94:	4310      	orrs	r0, r2
    2f96:	d100      	bne.n	2f9a <__aeabi_dsub+0x216>
    2f98:	e0ca      	b.n	3130 <__aeabi_dsub+0x3ac>
    2f9a:	1e58      	subs	r0, r3, #1
    2f9c:	4684      	mov	ip, r0
    2f9e:	2800      	cmp	r0, #0
    2fa0:	d000      	beq.n	2fa4 <__aeabi_dsub+0x220>
    2fa2:	e0e7      	b.n	3174 <__aeabi_dsub+0x3f0>
    2fa4:	4452      	add	r2, sl
    2fa6:	4552      	cmp	r2, sl
    2fa8:	4180      	sbcs	r0, r0
    2faa:	1864      	adds	r4, r4, r1
    2fac:	4240      	negs	r0, r0
    2fae:	1824      	adds	r4, r4, r0
    2fb0:	0017      	movs	r7, r2
    2fb2:	2601      	movs	r6, #1
    2fb4:	0223      	lsls	r3, r4, #8
    2fb6:	d507      	bpl.n	2fc8 <__aeabi_dsub+0x244>
    2fb8:	2602      	movs	r6, #2
    2fba:	e7cf      	b.n	2f5c <__aeabi_dsub+0x1d8>
    2fbc:	4664      	mov	r4, ip
    2fbe:	432c      	orrs	r4, r5
    2fc0:	d100      	bne.n	2fc4 <__aeabi_dsub+0x240>
    2fc2:	e1b3      	b.n	332c <__aeabi_dsub+0x5a8>
    2fc4:	002c      	movs	r4, r5
    2fc6:	4667      	mov	r7, ip
    2fc8:	077b      	lsls	r3, r7, #29
    2fca:	d000      	beq.n	2fce <__aeabi_dsub+0x24a>
    2fcc:	e762      	b.n	2e94 <__aeabi_dsub+0x110>
    2fce:	0763      	lsls	r3, r4, #29
    2fd0:	08ff      	lsrs	r7, r7, #3
    2fd2:	431f      	orrs	r7, r3
    2fd4:	2501      	movs	r5, #1
    2fd6:	4643      	mov	r3, r8
    2fd8:	08e4      	lsrs	r4, r4, #3
    2fda:	401d      	ands	r5, r3
    2fdc:	e793      	b.n	2f06 <__aeabi_dsub+0x182>
    2fde:	2d00      	cmp	r5, #0
    2fe0:	d178      	bne.n	30d4 <__aeabi_dsub+0x350>
    2fe2:	1c75      	adds	r5, r6, #1
    2fe4:	056d      	lsls	r5, r5, #21
    2fe6:	0d6d      	lsrs	r5, r5, #21
    2fe8:	2d01      	cmp	r5, #1
    2fea:	dc00      	bgt.n	2fee <__aeabi_dsub+0x26a>
    2fec:	e0f2      	b.n	31d4 <__aeabi_dsub+0x450>
    2fee:	4650      	mov	r0, sl
    2ff0:	1a80      	subs	r0, r0, r2
    2ff2:	4582      	cmp	sl, r0
    2ff4:	41bf      	sbcs	r7, r7
    2ff6:	1a65      	subs	r5, r4, r1
    2ff8:	427f      	negs	r7, r7
    2ffa:	1bed      	subs	r5, r5, r7
    2ffc:	4684      	mov	ip, r0
    2ffe:	0228      	lsls	r0, r5, #8
    3000:	d400      	bmi.n	3004 <__aeabi_dsub+0x280>
    3002:	e08c      	b.n	311e <__aeabi_dsub+0x39a>
    3004:	4650      	mov	r0, sl
    3006:	1a17      	subs	r7, r2, r0
    3008:	42ba      	cmp	r2, r7
    300a:	4192      	sbcs	r2, r2
    300c:	1b0c      	subs	r4, r1, r4
    300e:	4255      	negs	r5, r2
    3010:	1b65      	subs	r5, r4, r5
    3012:	4698      	mov	r8, r3
    3014:	e714      	b.n	2e40 <__aeabi_dsub+0xbc>
    3016:	2501      	movs	r5, #1
    3018:	4643      	mov	r3, r8
    301a:	2400      	movs	r4, #0
    301c:	401d      	ands	r5, r3
    301e:	2700      	movs	r7, #0
    3020:	e755      	b.n	2ece <__aeabi_dsub+0x14a>
    3022:	4c2a      	ldr	r4, [pc, #168]	; (30cc <__aeabi_dsub+0x348>)
    3024:	1af6      	subs	r6, r6, r3
    3026:	402c      	ands	r4, r5
    3028:	e732      	b.n	2e90 <__aeabi_dsub+0x10c>
    302a:	003d      	movs	r5, r7
    302c:	3828      	subs	r0, #40	; 0x28
    302e:	4085      	lsls	r5, r0
    3030:	2700      	movs	r7, #0
    3032:	e717      	b.n	2e64 <__aeabi_dsub+0xe0>
    3034:	0038      	movs	r0, r7
    3036:	f000 fa27 	bl	3488 <__clzsi2>
    303a:	3020      	adds	r0, #32
    303c:	e706      	b.n	2e4c <__aeabi_dsub+0xc8>
    303e:	430a      	orrs	r2, r1
    3040:	0017      	movs	r7, r2
    3042:	2100      	movs	r1, #0
    3044:	1e7a      	subs	r2, r7, #1
    3046:	4197      	sbcs	r7, r2
    3048:	e6ee      	b.n	2e28 <__aeabi_dsub+0xa4>
    304a:	2b00      	cmp	r3, #0
    304c:	d000      	beq.n	3050 <__aeabi_dsub+0x2cc>
    304e:	e0e5      	b.n	321c <__aeabi_dsub+0x498>
    3050:	1c73      	adds	r3, r6, #1
    3052:	469c      	mov	ip, r3
    3054:	055b      	lsls	r3, r3, #21
    3056:	0d5b      	lsrs	r3, r3, #21
    3058:	2b01      	cmp	r3, #1
    305a:	dc00      	bgt.n	305e <__aeabi_dsub+0x2da>
    305c:	e09f      	b.n	319e <__aeabi_dsub+0x41a>
    305e:	4b1a      	ldr	r3, [pc, #104]	; (30c8 <__aeabi_dsub+0x344>)
    3060:	459c      	cmp	ip, r3
    3062:	d100      	bne.n	3066 <__aeabi_dsub+0x2e2>
    3064:	e0c5      	b.n	31f2 <__aeabi_dsub+0x46e>
    3066:	4452      	add	r2, sl
    3068:	4552      	cmp	r2, sl
    306a:	4180      	sbcs	r0, r0
    306c:	1864      	adds	r4, r4, r1
    306e:	4240      	negs	r0, r0
    3070:	1824      	adds	r4, r4, r0
    3072:	07e7      	lsls	r7, r4, #31
    3074:	0852      	lsrs	r2, r2, #1
    3076:	4317      	orrs	r7, r2
    3078:	0864      	lsrs	r4, r4, #1
    307a:	4666      	mov	r6, ip
    307c:	e708      	b.n	2e90 <__aeabi_dsub+0x10c>
    307e:	4812      	ldr	r0, [pc, #72]	; (30c8 <__aeabi_dsub+0x344>)
    3080:	4285      	cmp	r5, r0
    3082:	d100      	bne.n	3086 <__aeabi_dsub+0x302>
    3084:	e085      	b.n	3192 <__aeabi_dsub+0x40e>
    3086:	001d      	movs	r5, r3
    3088:	e6bc      	b.n	2e04 <__aeabi_dsub+0x80>
    308a:	0029      	movs	r1, r5
    308c:	3e1f      	subs	r6, #31
    308e:	40f1      	lsrs	r1, r6
    3090:	2b20      	cmp	r3, #32
    3092:	d100      	bne.n	3096 <__aeabi_dsub+0x312>
    3094:	e07f      	b.n	3196 <__aeabi_dsub+0x412>
    3096:	2240      	movs	r2, #64	; 0x40
    3098:	1ad3      	subs	r3, r2, r3
    309a:	409d      	lsls	r5, r3
    309c:	432f      	orrs	r7, r5
    309e:	1e7d      	subs	r5, r7, #1
    30a0:	41af      	sbcs	r7, r5
    30a2:	2400      	movs	r4, #0
    30a4:	430f      	orrs	r7, r1
    30a6:	2600      	movs	r6, #0
    30a8:	e78e      	b.n	2fc8 <__aeabi_dsub+0x244>
    30aa:	002b      	movs	r3, r5
    30ac:	000f      	movs	r7, r1
    30ae:	3b20      	subs	r3, #32
    30b0:	40df      	lsrs	r7, r3
    30b2:	2d20      	cmp	r5, #32
    30b4:	d071      	beq.n	319a <__aeabi_dsub+0x416>
    30b6:	2340      	movs	r3, #64	; 0x40
    30b8:	1b5d      	subs	r5, r3, r5
    30ba:	40a9      	lsls	r1, r5
    30bc:	430a      	orrs	r2, r1
    30be:	1e51      	subs	r1, r2, #1
    30c0:	418a      	sbcs	r2, r1
    30c2:	2100      	movs	r1, #0
    30c4:	4317      	orrs	r7, r2
    30c6:	e6af      	b.n	2e28 <__aeabi_dsub+0xa4>
    30c8:	000007ff 	.word	0x000007ff
    30cc:	ff7fffff 	.word	0xff7fffff
    30d0:	800fffff 	.word	0x800fffff
    30d4:	2e00      	cmp	r6, #0
    30d6:	d03e      	beq.n	3156 <__aeabi_dsub+0x3d2>
    30d8:	4eb3      	ldr	r6, [pc, #716]	; (33a8 <__aeabi_dsub+0x624>)
    30da:	45b4      	cmp	ip, r6
    30dc:	d045      	beq.n	316a <__aeabi_dsub+0x3e6>
    30de:	2680      	movs	r6, #128	; 0x80
    30e0:	0436      	lsls	r6, r6, #16
    30e2:	426d      	negs	r5, r5
    30e4:	4334      	orrs	r4, r6
    30e6:	2d38      	cmp	r5, #56	; 0x38
    30e8:	dd00      	ble.n	30ec <__aeabi_dsub+0x368>
    30ea:	e0a8      	b.n	323e <__aeabi_dsub+0x4ba>
    30ec:	2d1f      	cmp	r5, #31
    30ee:	dd00      	ble.n	30f2 <__aeabi_dsub+0x36e>
    30f0:	e11f      	b.n	3332 <__aeabi_dsub+0x5ae>
    30f2:	2620      	movs	r6, #32
    30f4:	0027      	movs	r7, r4
    30f6:	4650      	mov	r0, sl
    30f8:	1b76      	subs	r6, r6, r5
    30fa:	40b7      	lsls	r7, r6
    30fc:	40e8      	lsrs	r0, r5
    30fe:	4307      	orrs	r7, r0
    3100:	4650      	mov	r0, sl
    3102:	40b0      	lsls	r0, r6
    3104:	1e46      	subs	r6, r0, #1
    3106:	41b0      	sbcs	r0, r6
    3108:	40ec      	lsrs	r4, r5
    310a:	4338      	orrs	r0, r7
    310c:	1a17      	subs	r7, r2, r0
    310e:	42ba      	cmp	r2, r7
    3110:	4192      	sbcs	r2, r2
    3112:	1b0c      	subs	r4, r1, r4
    3114:	4252      	negs	r2, r2
    3116:	1aa4      	subs	r4, r4, r2
    3118:	4666      	mov	r6, ip
    311a:	4698      	mov	r8, r3
    311c:	e68b      	b.n	2e36 <__aeabi_dsub+0xb2>
    311e:	4664      	mov	r4, ip
    3120:	4667      	mov	r7, ip
    3122:	432c      	orrs	r4, r5
    3124:	d000      	beq.n	3128 <__aeabi_dsub+0x3a4>
    3126:	e68b      	b.n	2e40 <__aeabi_dsub+0xbc>
    3128:	2500      	movs	r5, #0
    312a:	2600      	movs	r6, #0
    312c:	2700      	movs	r7, #0
    312e:	e6ea      	b.n	2f06 <__aeabi_dsub+0x182>
    3130:	001e      	movs	r6, r3
    3132:	e6ad      	b.n	2e90 <__aeabi_dsub+0x10c>
    3134:	2b1f      	cmp	r3, #31
    3136:	dc60      	bgt.n	31fa <__aeabi_dsub+0x476>
    3138:	2720      	movs	r7, #32
    313a:	1af8      	subs	r0, r7, r3
    313c:	000f      	movs	r7, r1
    313e:	4684      	mov	ip, r0
    3140:	4087      	lsls	r7, r0
    3142:	0010      	movs	r0, r2
    3144:	40d8      	lsrs	r0, r3
    3146:	4307      	orrs	r7, r0
    3148:	4660      	mov	r0, ip
    314a:	4082      	lsls	r2, r0
    314c:	1e50      	subs	r0, r2, #1
    314e:	4182      	sbcs	r2, r0
    3150:	40d9      	lsrs	r1, r3
    3152:	4317      	orrs	r7, r2
    3154:	e6f5      	b.n	2f42 <__aeabi_dsub+0x1be>
    3156:	0026      	movs	r6, r4
    3158:	4650      	mov	r0, sl
    315a:	4306      	orrs	r6, r0
    315c:	d005      	beq.n	316a <__aeabi_dsub+0x3e6>
    315e:	43ed      	mvns	r5, r5
    3160:	2d00      	cmp	r5, #0
    3162:	d0d3      	beq.n	310c <__aeabi_dsub+0x388>
    3164:	4e90      	ldr	r6, [pc, #576]	; (33a8 <__aeabi_dsub+0x624>)
    3166:	45b4      	cmp	ip, r6
    3168:	d1bd      	bne.n	30e6 <__aeabi_dsub+0x362>
    316a:	000c      	movs	r4, r1
    316c:	0017      	movs	r7, r2
    316e:	4666      	mov	r6, ip
    3170:	4698      	mov	r8, r3
    3172:	e68d      	b.n	2e90 <__aeabi_dsub+0x10c>
    3174:	488c      	ldr	r0, [pc, #560]	; (33a8 <__aeabi_dsub+0x624>)
    3176:	4283      	cmp	r3, r0
    3178:	d00b      	beq.n	3192 <__aeabi_dsub+0x40e>
    317a:	4663      	mov	r3, ip
    317c:	e6d9      	b.n	2f32 <__aeabi_dsub+0x1ae>
    317e:	2d00      	cmp	r5, #0
    3180:	d000      	beq.n	3184 <__aeabi_dsub+0x400>
    3182:	e096      	b.n	32b2 <__aeabi_dsub+0x52e>
    3184:	0008      	movs	r0, r1
    3186:	4310      	orrs	r0, r2
    3188:	d100      	bne.n	318c <__aeabi_dsub+0x408>
    318a:	e0e2      	b.n	3352 <__aeabi_dsub+0x5ce>
    318c:	000c      	movs	r4, r1
    318e:	0017      	movs	r7, r2
    3190:	4698      	mov	r8, r3
    3192:	4e85      	ldr	r6, [pc, #532]	; (33a8 <__aeabi_dsub+0x624>)
    3194:	e67c      	b.n	2e90 <__aeabi_dsub+0x10c>
    3196:	2500      	movs	r5, #0
    3198:	e780      	b.n	309c <__aeabi_dsub+0x318>
    319a:	2100      	movs	r1, #0
    319c:	e78e      	b.n	30bc <__aeabi_dsub+0x338>
    319e:	0023      	movs	r3, r4
    31a0:	4650      	mov	r0, sl
    31a2:	4303      	orrs	r3, r0
    31a4:	2e00      	cmp	r6, #0
    31a6:	d000      	beq.n	31aa <__aeabi_dsub+0x426>
    31a8:	e0a8      	b.n	32fc <__aeabi_dsub+0x578>
    31aa:	2b00      	cmp	r3, #0
    31ac:	d100      	bne.n	31b0 <__aeabi_dsub+0x42c>
    31ae:	e0de      	b.n	336e <__aeabi_dsub+0x5ea>
    31b0:	000b      	movs	r3, r1
    31b2:	4313      	orrs	r3, r2
    31b4:	d100      	bne.n	31b8 <__aeabi_dsub+0x434>
    31b6:	e66b      	b.n	2e90 <__aeabi_dsub+0x10c>
    31b8:	4452      	add	r2, sl
    31ba:	4552      	cmp	r2, sl
    31bc:	4180      	sbcs	r0, r0
    31be:	1864      	adds	r4, r4, r1
    31c0:	4240      	negs	r0, r0
    31c2:	1824      	adds	r4, r4, r0
    31c4:	0017      	movs	r7, r2
    31c6:	0223      	lsls	r3, r4, #8
    31c8:	d400      	bmi.n	31cc <__aeabi_dsub+0x448>
    31ca:	e6fd      	b.n	2fc8 <__aeabi_dsub+0x244>
    31cc:	4b77      	ldr	r3, [pc, #476]	; (33ac <__aeabi_dsub+0x628>)
    31ce:	4666      	mov	r6, ip
    31d0:	401c      	ands	r4, r3
    31d2:	e65d      	b.n	2e90 <__aeabi_dsub+0x10c>
    31d4:	0025      	movs	r5, r4
    31d6:	4650      	mov	r0, sl
    31d8:	4305      	orrs	r5, r0
    31da:	2e00      	cmp	r6, #0
    31dc:	d1cf      	bne.n	317e <__aeabi_dsub+0x3fa>
    31de:	2d00      	cmp	r5, #0
    31e0:	d14f      	bne.n	3282 <__aeabi_dsub+0x4fe>
    31e2:	000c      	movs	r4, r1
    31e4:	4314      	orrs	r4, r2
    31e6:	d100      	bne.n	31ea <__aeabi_dsub+0x466>
    31e8:	e0a0      	b.n	332c <__aeabi_dsub+0x5a8>
    31ea:	000c      	movs	r4, r1
    31ec:	0017      	movs	r7, r2
    31ee:	4698      	mov	r8, r3
    31f0:	e64e      	b.n	2e90 <__aeabi_dsub+0x10c>
    31f2:	4666      	mov	r6, ip
    31f4:	2400      	movs	r4, #0
    31f6:	2700      	movs	r7, #0
    31f8:	e685      	b.n	2f06 <__aeabi_dsub+0x182>
    31fa:	001f      	movs	r7, r3
    31fc:	0008      	movs	r0, r1
    31fe:	3f20      	subs	r7, #32
    3200:	40f8      	lsrs	r0, r7
    3202:	0007      	movs	r7, r0
    3204:	2b20      	cmp	r3, #32
    3206:	d100      	bne.n	320a <__aeabi_dsub+0x486>
    3208:	e08e      	b.n	3328 <__aeabi_dsub+0x5a4>
    320a:	2040      	movs	r0, #64	; 0x40
    320c:	1ac3      	subs	r3, r0, r3
    320e:	4099      	lsls	r1, r3
    3210:	430a      	orrs	r2, r1
    3212:	1e51      	subs	r1, r2, #1
    3214:	418a      	sbcs	r2, r1
    3216:	2100      	movs	r1, #0
    3218:	4317      	orrs	r7, r2
    321a:	e692      	b.n	2f42 <__aeabi_dsub+0x1be>
    321c:	2e00      	cmp	r6, #0
    321e:	d114      	bne.n	324a <__aeabi_dsub+0x4c6>
    3220:	0026      	movs	r6, r4
    3222:	4650      	mov	r0, sl
    3224:	4306      	orrs	r6, r0
    3226:	d062      	beq.n	32ee <__aeabi_dsub+0x56a>
    3228:	43db      	mvns	r3, r3
    322a:	2b00      	cmp	r3, #0
    322c:	d15c      	bne.n	32e8 <__aeabi_dsub+0x564>
    322e:	1887      	adds	r7, r0, r2
    3230:	4297      	cmp	r7, r2
    3232:	4192      	sbcs	r2, r2
    3234:	1864      	adds	r4, r4, r1
    3236:	4252      	negs	r2, r2
    3238:	18a4      	adds	r4, r4, r2
    323a:	4666      	mov	r6, ip
    323c:	e687      	b.n	2f4e <__aeabi_dsub+0x1ca>
    323e:	4650      	mov	r0, sl
    3240:	4320      	orrs	r0, r4
    3242:	1e44      	subs	r4, r0, #1
    3244:	41a0      	sbcs	r0, r4
    3246:	2400      	movs	r4, #0
    3248:	e760      	b.n	310c <__aeabi_dsub+0x388>
    324a:	4e57      	ldr	r6, [pc, #348]	; (33a8 <__aeabi_dsub+0x624>)
    324c:	45b4      	cmp	ip, r6
    324e:	d04e      	beq.n	32ee <__aeabi_dsub+0x56a>
    3250:	2680      	movs	r6, #128	; 0x80
    3252:	0436      	lsls	r6, r6, #16
    3254:	425b      	negs	r3, r3
    3256:	4334      	orrs	r4, r6
    3258:	2b38      	cmp	r3, #56	; 0x38
    325a:	dd00      	ble.n	325e <__aeabi_dsub+0x4da>
    325c:	e07f      	b.n	335e <__aeabi_dsub+0x5da>
    325e:	2b1f      	cmp	r3, #31
    3260:	dd00      	ble.n	3264 <__aeabi_dsub+0x4e0>
    3262:	e08b      	b.n	337c <__aeabi_dsub+0x5f8>
    3264:	2620      	movs	r6, #32
    3266:	0027      	movs	r7, r4
    3268:	4650      	mov	r0, sl
    326a:	1af6      	subs	r6, r6, r3
    326c:	40b7      	lsls	r7, r6
    326e:	40d8      	lsrs	r0, r3
    3270:	4307      	orrs	r7, r0
    3272:	4650      	mov	r0, sl
    3274:	40b0      	lsls	r0, r6
    3276:	1e46      	subs	r6, r0, #1
    3278:	41b0      	sbcs	r0, r6
    327a:	4307      	orrs	r7, r0
    327c:	40dc      	lsrs	r4, r3
    327e:	18bf      	adds	r7, r7, r2
    3280:	e7d6      	b.n	3230 <__aeabi_dsub+0x4ac>
    3282:	000d      	movs	r5, r1
    3284:	4315      	orrs	r5, r2
    3286:	d100      	bne.n	328a <__aeabi_dsub+0x506>
    3288:	e602      	b.n	2e90 <__aeabi_dsub+0x10c>
    328a:	4650      	mov	r0, sl
    328c:	1a80      	subs	r0, r0, r2
    328e:	4582      	cmp	sl, r0
    3290:	41bf      	sbcs	r7, r7
    3292:	1a65      	subs	r5, r4, r1
    3294:	427f      	negs	r7, r7
    3296:	1bed      	subs	r5, r5, r7
    3298:	4684      	mov	ip, r0
    329a:	0228      	lsls	r0, r5, #8
    329c:	d400      	bmi.n	32a0 <__aeabi_dsub+0x51c>
    329e:	e68d      	b.n	2fbc <__aeabi_dsub+0x238>
    32a0:	4650      	mov	r0, sl
    32a2:	1a17      	subs	r7, r2, r0
    32a4:	42ba      	cmp	r2, r7
    32a6:	4192      	sbcs	r2, r2
    32a8:	1b0c      	subs	r4, r1, r4
    32aa:	4252      	negs	r2, r2
    32ac:	1aa4      	subs	r4, r4, r2
    32ae:	4698      	mov	r8, r3
    32b0:	e5ee      	b.n	2e90 <__aeabi_dsub+0x10c>
    32b2:	000d      	movs	r5, r1
    32b4:	4315      	orrs	r5, r2
    32b6:	d100      	bne.n	32ba <__aeabi_dsub+0x536>
    32b8:	e76b      	b.n	3192 <__aeabi_dsub+0x40e>
    32ba:	4650      	mov	r0, sl
    32bc:	0767      	lsls	r7, r4, #29
    32be:	08c0      	lsrs	r0, r0, #3
    32c0:	4307      	orrs	r7, r0
    32c2:	2080      	movs	r0, #128	; 0x80
    32c4:	08e4      	lsrs	r4, r4, #3
    32c6:	0300      	lsls	r0, r0, #12
    32c8:	4204      	tst	r4, r0
    32ca:	d007      	beq.n	32dc <__aeabi_dsub+0x558>
    32cc:	08cd      	lsrs	r5, r1, #3
    32ce:	4205      	tst	r5, r0
    32d0:	d104      	bne.n	32dc <__aeabi_dsub+0x558>
    32d2:	002c      	movs	r4, r5
    32d4:	4698      	mov	r8, r3
    32d6:	08d7      	lsrs	r7, r2, #3
    32d8:	0749      	lsls	r1, r1, #29
    32da:	430f      	orrs	r7, r1
    32dc:	0f7b      	lsrs	r3, r7, #29
    32de:	00e4      	lsls	r4, r4, #3
    32e0:	431c      	orrs	r4, r3
    32e2:	00ff      	lsls	r7, r7, #3
    32e4:	4e30      	ldr	r6, [pc, #192]	; (33a8 <__aeabi_dsub+0x624>)
    32e6:	e5d3      	b.n	2e90 <__aeabi_dsub+0x10c>
    32e8:	4e2f      	ldr	r6, [pc, #188]	; (33a8 <__aeabi_dsub+0x624>)
    32ea:	45b4      	cmp	ip, r6
    32ec:	d1b4      	bne.n	3258 <__aeabi_dsub+0x4d4>
    32ee:	000c      	movs	r4, r1
    32f0:	0017      	movs	r7, r2
    32f2:	4666      	mov	r6, ip
    32f4:	e5cc      	b.n	2e90 <__aeabi_dsub+0x10c>
    32f6:	2700      	movs	r7, #0
    32f8:	2400      	movs	r4, #0
    32fa:	e5e8      	b.n	2ece <__aeabi_dsub+0x14a>
    32fc:	2b00      	cmp	r3, #0
    32fe:	d039      	beq.n	3374 <__aeabi_dsub+0x5f0>
    3300:	000b      	movs	r3, r1
    3302:	4313      	orrs	r3, r2
    3304:	d100      	bne.n	3308 <__aeabi_dsub+0x584>
    3306:	e744      	b.n	3192 <__aeabi_dsub+0x40e>
    3308:	08c0      	lsrs	r0, r0, #3
    330a:	0767      	lsls	r7, r4, #29
    330c:	4307      	orrs	r7, r0
    330e:	2080      	movs	r0, #128	; 0x80
    3310:	08e4      	lsrs	r4, r4, #3
    3312:	0300      	lsls	r0, r0, #12
    3314:	4204      	tst	r4, r0
    3316:	d0e1      	beq.n	32dc <__aeabi_dsub+0x558>
    3318:	08cb      	lsrs	r3, r1, #3
    331a:	4203      	tst	r3, r0
    331c:	d1de      	bne.n	32dc <__aeabi_dsub+0x558>
    331e:	08d7      	lsrs	r7, r2, #3
    3320:	0749      	lsls	r1, r1, #29
    3322:	430f      	orrs	r7, r1
    3324:	001c      	movs	r4, r3
    3326:	e7d9      	b.n	32dc <__aeabi_dsub+0x558>
    3328:	2100      	movs	r1, #0
    332a:	e771      	b.n	3210 <__aeabi_dsub+0x48c>
    332c:	2500      	movs	r5, #0
    332e:	2700      	movs	r7, #0
    3330:	e5e9      	b.n	2f06 <__aeabi_dsub+0x182>
    3332:	002e      	movs	r6, r5
    3334:	0027      	movs	r7, r4
    3336:	3e20      	subs	r6, #32
    3338:	40f7      	lsrs	r7, r6
    333a:	2d20      	cmp	r5, #32
    333c:	d02f      	beq.n	339e <__aeabi_dsub+0x61a>
    333e:	2640      	movs	r6, #64	; 0x40
    3340:	1b75      	subs	r5, r6, r5
    3342:	40ac      	lsls	r4, r5
    3344:	4650      	mov	r0, sl
    3346:	4320      	orrs	r0, r4
    3348:	1e44      	subs	r4, r0, #1
    334a:	41a0      	sbcs	r0, r4
    334c:	2400      	movs	r4, #0
    334e:	4338      	orrs	r0, r7
    3350:	e6dc      	b.n	310c <__aeabi_dsub+0x388>
    3352:	2480      	movs	r4, #128	; 0x80
    3354:	2500      	movs	r5, #0
    3356:	0324      	lsls	r4, r4, #12
    3358:	4e13      	ldr	r6, [pc, #76]	; (33a8 <__aeabi_dsub+0x624>)
    335a:	2700      	movs	r7, #0
    335c:	e5d3      	b.n	2f06 <__aeabi_dsub+0x182>
    335e:	4650      	mov	r0, sl
    3360:	4320      	orrs	r0, r4
    3362:	0007      	movs	r7, r0
    3364:	1e78      	subs	r0, r7, #1
    3366:	4187      	sbcs	r7, r0
    3368:	2400      	movs	r4, #0
    336a:	18bf      	adds	r7, r7, r2
    336c:	e760      	b.n	3230 <__aeabi_dsub+0x4ac>
    336e:	000c      	movs	r4, r1
    3370:	0017      	movs	r7, r2
    3372:	e58d      	b.n	2e90 <__aeabi_dsub+0x10c>
    3374:	000c      	movs	r4, r1
    3376:	0017      	movs	r7, r2
    3378:	4e0b      	ldr	r6, [pc, #44]	; (33a8 <__aeabi_dsub+0x624>)
    337a:	e589      	b.n	2e90 <__aeabi_dsub+0x10c>
    337c:	001e      	movs	r6, r3
    337e:	0027      	movs	r7, r4
    3380:	3e20      	subs	r6, #32
    3382:	40f7      	lsrs	r7, r6
    3384:	2b20      	cmp	r3, #32
    3386:	d00c      	beq.n	33a2 <__aeabi_dsub+0x61e>
    3388:	2640      	movs	r6, #64	; 0x40
    338a:	1af3      	subs	r3, r6, r3
    338c:	409c      	lsls	r4, r3
    338e:	4650      	mov	r0, sl
    3390:	4320      	orrs	r0, r4
    3392:	1e44      	subs	r4, r0, #1
    3394:	41a0      	sbcs	r0, r4
    3396:	4307      	orrs	r7, r0
    3398:	2400      	movs	r4, #0
    339a:	18bf      	adds	r7, r7, r2
    339c:	e748      	b.n	3230 <__aeabi_dsub+0x4ac>
    339e:	2400      	movs	r4, #0
    33a0:	e7d0      	b.n	3344 <__aeabi_dsub+0x5c0>
    33a2:	2400      	movs	r4, #0
    33a4:	e7f3      	b.n	338e <__aeabi_dsub+0x60a>
    33a6:	46c0      	nop			; (mov r8, r8)
    33a8:	000007ff 	.word	0x000007ff
    33ac:	ff7fffff 	.word	0xff7fffff

000033b0 <__aeabi_d2iz>:
    33b0:	b530      	push	{r4, r5, lr}
    33b2:	4d13      	ldr	r5, [pc, #76]	; (3400 <__aeabi_d2iz+0x50>)
    33b4:	030a      	lsls	r2, r1, #12
    33b6:	004b      	lsls	r3, r1, #1
    33b8:	0b12      	lsrs	r2, r2, #12
    33ba:	0d5b      	lsrs	r3, r3, #21
    33bc:	0fc9      	lsrs	r1, r1, #31
    33be:	2400      	movs	r4, #0
    33c0:	42ab      	cmp	r3, r5
    33c2:	dd10      	ble.n	33e6 <__aeabi_d2iz+0x36>
    33c4:	4c0f      	ldr	r4, [pc, #60]	; (3404 <__aeabi_d2iz+0x54>)
    33c6:	42a3      	cmp	r3, r4
    33c8:	dc0f      	bgt.n	33ea <__aeabi_d2iz+0x3a>
    33ca:	2480      	movs	r4, #128	; 0x80
    33cc:	4d0e      	ldr	r5, [pc, #56]	; (3408 <__aeabi_d2iz+0x58>)
    33ce:	0364      	lsls	r4, r4, #13
    33d0:	4322      	orrs	r2, r4
    33d2:	1aed      	subs	r5, r5, r3
    33d4:	2d1f      	cmp	r5, #31
    33d6:	dd0b      	ble.n	33f0 <__aeabi_d2iz+0x40>
    33d8:	480c      	ldr	r0, [pc, #48]	; (340c <__aeabi_d2iz+0x5c>)
    33da:	1ac3      	subs	r3, r0, r3
    33dc:	40da      	lsrs	r2, r3
    33de:	4254      	negs	r4, r2
    33e0:	2900      	cmp	r1, #0
    33e2:	d100      	bne.n	33e6 <__aeabi_d2iz+0x36>
    33e4:	0014      	movs	r4, r2
    33e6:	0020      	movs	r0, r4
    33e8:	bd30      	pop	{r4, r5, pc}
    33ea:	4b09      	ldr	r3, [pc, #36]	; (3410 <__aeabi_d2iz+0x60>)
    33ec:	18cc      	adds	r4, r1, r3
    33ee:	e7fa      	b.n	33e6 <__aeabi_d2iz+0x36>
    33f0:	4c08      	ldr	r4, [pc, #32]	; (3414 <__aeabi_d2iz+0x64>)
    33f2:	40e8      	lsrs	r0, r5
    33f4:	46a4      	mov	ip, r4
    33f6:	4463      	add	r3, ip
    33f8:	409a      	lsls	r2, r3
    33fa:	4302      	orrs	r2, r0
    33fc:	e7ef      	b.n	33de <__aeabi_d2iz+0x2e>
    33fe:	46c0      	nop			; (mov r8, r8)
    3400:	000003fe 	.word	0x000003fe
    3404:	0000041d 	.word	0x0000041d
    3408:	00000433 	.word	0x00000433
    340c:	00000413 	.word	0x00000413
    3410:	7fffffff 	.word	0x7fffffff
    3414:	fffffbed 	.word	0xfffffbed

00003418 <__aeabi_ui2d>:
    3418:	b510      	push	{r4, lr}
    341a:	1e04      	subs	r4, r0, #0
    341c:	d028      	beq.n	3470 <__aeabi_ui2d+0x58>
    341e:	f000 f833 	bl	3488 <__clzsi2>
    3422:	4b15      	ldr	r3, [pc, #84]	; (3478 <__aeabi_ui2d+0x60>)
    3424:	4a15      	ldr	r2, [pc, #84]	; (347c <__aeabi_ui2d+0x64>)
    3426:	1a1b      	subs	r3, r3, r0
    3428:	1ad2      	subs	r2, r2, r3
    342a:	2a1f      	cmp	r2, #31
    342c:	dd15      	ble.n	345a <__aeabi_ui2d+0x42>
    342e:	4a14      	ldr	r2, [pc, #80]	; (3480 <__aeabi_ui2d+0x68>)
    3430:	1ad2      	subs	r2, r2, r3
    3432:	4094      	lsls	r4, r2
    3434:	2200      	movs	r2, #0
    3436:	0324      	lsls	r4, r4, #12
    3438:	055b      	lsls	r3, r3, #21
    343a:	0b24      	lsrs	r4, r4, #12
    343c:	0d5b      	lsrs	r3, r3, #21
    343e:	2100      	movs	r1, #0
    3440:	0010      	movs	r0, r2
    3442:	0324      	lsls	r4, r4, #12
    3444:	0d0a      	lsrs	r2, r1, #20
    3446:	0b24      	lsrs	r4, r4, #12
    3448:	0512      	lsls	r2, r2, #20
    344a:	4322      	orrs	r2, r4
    344c:	4c0d      	ldr	r4, [pc, #52]	; (3484 <__aeabi_ui2d+0x6c>)
    344e:	051b      	lsls	r3, r3, #20
    3450:	4022      	ands	r2, r4
    3452:	4313      	orrs	r3, r2
    3454:	005b      	lsls	r3, r3, #1
    3456:	0859      	lsrs	r1, r3, #1
    3458:	bd10      	pop	{r4, pc}
    345a:	0021      	movs	r1, r4
    345c:	4091      	lsls	r1, r2
    345e:	000a      	movs	r2, r1
    3460:	210b      	movs	r1, #11
    3462:	1a08      	subs	r0, r1, r0
    3464:	40c4      	lsrs	r4, r0
    3466:	055b      	lsls	r3, r3, #21
    3468:	0324      	lsls	r4, r4, #12
    346a:	0b24      	lsrs	r4, r4, #12
    346c:	0d5b      	lsrs	r3, r3, #21
    346e:	e7e6      	b.n	343e <__aeabi_ui2d+0x26>
    3470:	2300      	movs	r3, #0
    3472:	2400      	movs	r4, #0
    3474:	2200      	movs	r2, #0
    3476:	e7e2      	b.n	343e <__aeabi_ui2d+0x26>
    3478:	0000041e 	.word	0x0000041e
    347c:	00000433 	.word	0x00000433
    3480:	00000413 	.word	0x00000413
    3484:	800fffff 	.word	0x800fffff

00003488 <__clzsi2>:
    3488:	211c      	movs	r1, #28
    348a:	2301      	movs	r3, #1
    348c:	041b      	lsls	r3, r3, #16
    348e:	4298      	cmp	r0, r3
    3490:	d301      	bcc.n	3496 <__clzsi2+0xe>
    3492:	0c00      	lsrs	r0, r0, #16
    3494:	3910      	subs	r1, #16
    3496:	0a1b      	lsrs	r3, r3, #8
    3498:	4298      	cmp	r0, r3
    349a:	d301      	bcc.n	34a0 <__clzsi2+0x18>
    349c:	0a00      	lsrs	r0, r0, #8
    349e:	3908      	subs	r1, #8
    34a0:	091b      	lsrs	r3, r3, #4
    34a2:	4298      	cmp	r0, r3
    34a4:	d301      	bcc.n	34aa <__clzsi2+0x22>
    34a6:	0900      	lsrs	r0, r0, #4
    34a8:	3904      	subs	r1, #4
    34aa:	a202      	add	r2, pc, #8	; (adr r2, 34b4 <__clzsi2+0x2c>)
    34ac:	5c10      	ldrb	r0, [r2, r0]
    34ae:	1840      	adds	r0, r0, r1
    34b0:	4770      	bx	lr
    34b2:	46c0      	nop			; (mov r8, r8)
    34b4:	02020304 	.word	0x02020304
    34b8:	01010101 	.word	0x01010101
	...

000034c4 <__libc_init_array>:
    34c4:	b570      	push	{r4, r5, r6, lr}
    34c6:	2600      	movs	r6, #0
    34c8:	4d0c      	ldr	r5, [pc, #48]	; (34fc <__libc_init_array+0x38>)
    34ca:	4c0d      	ldr	r4, [pc, #52]	; (3500 <__libc_init_array+0x3c>)
    34cc:	1b64      	subs	r4, r4, r5
    34ce:	10a4      	asrs	r4, r4, #2
    34d0:	42a6      	cmp	r6, r4
    34d2:	d109      	bne.n	34e8 <__libc_init_array+0x24>
    34d4:	2600      	movs	r6, #0
    34d6:	f000 f979 	bl	37cc <_init>
    34da:	4d0a      	ldr	r5, [pc, #40]	; (3504 <__libc_init_array+0x40>)
    34dc:	4c0a      	ldr	r4, [pc, #40]	; (3508 <__libc_init_array+0x44>)
    34de:	1b64      	subs	r4, r4, r5
    34e0:	10a4      	asrs	r4, r4, #2
    34e2:	42a6      	cmp	r6, r4
    34e4:	d105      	bne.n	34f2 <__libc_init_array+0x2e>
    34e6:	bd70      	pop	{r4, r5, r6, pc}
    34e8:	00b3      	lsls	r3, r6, #2
    34ea:	58eb      	ldr	r3, [r5, r3]
    34ec:	4798      	blx	r3
    34ee:	3601      	adds	r6, #1
    34f0:	e7ee      	b.n	34d0 <__libc_init_array+0xc>
    34f2:	00b3      	lsls	r3, r6, #2
    34f4:	58eb      	ldr	r3, [r5, r3]
    34f6:	4798      	blx	r3
    34f8:	3601      	adds	r6, #1
    34fa:	e7f2      	b.n	34e2 <__libc_init_array+0x1e>
    34fc:	000037d8 	.word	0x000037d8
    3500:	000037d8 	.word	0x000037d8
    3504:	000037d8 	.word	0x000037d8
    3508:	000037dc 	.word	0x000037dc

0000350c <srand>:
    350c:	4b10      	ldr	r3, [pc, #64]	; (3550 <srand+0x44>)
    350e:	b570      	push	{r4, r5, r6, lr}
    3510:	681c      	ldr	r4, [r3, #0]
    3512:	0005      	movs	r5, r0
    3514:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3516:	2b00      	cmp	r3, #0
    3518:	d115      	bne.n	3546 <srand+0x3a>
    351a:	2018      	movs	r0, #24
    351c:	f000 f860 	bl	35e0 <malloc>
    3520:	4b0c      	ldr	r3, [pc, #48]	; (3554 <srand+0x48>)
    3522:	63a0      	str	r0, [r4, #56]	; 0x38
    3524:	8003      	strh	r3, [r0, #0]
    3526:	4b0c      	ldr	r3, [pc, #48]	; (3558 <srand+0x4c>)
    3528:	2201      	movs	r2, #1
    352a:	8043      	strh	r3, [r0, #2]
    352c:	4b0b      	ldr	r3, [pc, #44]	; (355c <srand+0x50>)
    352e:	8083      	strh	r3, [r0, #4]
    3530:	4b0b      	ldr	r3, [pc, #44]	; (3560 <srand+0x54>)
    3532:	80c3      	strh	r3, [r0, #6]
    3534:	4b0b      	ldr	r3, [pc, #44]	; (3564 <srand+0x58>)
    3536:	8103      	strh	r3, [r0, #8]
    3538:	2305      	movs	r3, #5
    353a:	8143      	strh	r3, [r0, #10]
    353c:	3306      	adds	r3, #6
    353e:	8183      	strh	r3, [r0, #12]
    3540:	2300      	movs	r3, #0
    3542:	6102      	str	r2, [r0, #16]
    3544:	6143      	str	r3, [r0, #20]
    3546:	2200      	movs	r2, #0
    3548:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    354a:	611d      	str	r5, [r3, #16]
    354c:	615a      	str	r2, [r3, #20]
    354e:	bd70      	pop	{r4, r5, r6, pc}
    3550:	20000028 	.word	0x20000028
    3554:	0000330e 	.word	0x0000330e
    3558:	ffffabcd 	.word	0xffffabcd
    355c:	00001234 	.word	0x00001234
    3560:	ffffe66d 	.word	0xffffe66d
    3564:	ffffdeec 	.word	0xffffdeec

00003568 <rand>:
    3568:	4b15      	ldr	r3, [pc, #84]	; (35c0 <rand+0x58>)
    356a:	b510      	push	{r4, lr}
    356c:	681c      	ldr	r4, [r3, #0]
    356e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3570:	2b00      	cmp	r3, #0
    3572:	d115      	bne.n	35a0 <rand+0x38>
    3574:	2018      	movs	r0, #24
    3576:	f000 f833 	bl	35e0 <malloc>
    357a:	4b12      	ldr	r3, [pc, #72]	; (35c4 <rand+0x5c>)
    357c:	63a0      	str	r0, [r4, #56]	; 0x38
    357e:	8003      	strh	r3, [r0, #0]
    3580:	4b11      	ldr	r3, [pc, #68]	; (35c8 <rand+0x60>)
    3582:	2201      	movs	r2, #1
    3584:	8043      	strh	r3, [r0, #2]
    3586:	4b11      	ldr	r3, [pc, #68]	; (35cc <rand+0x64>)
    3588:	8083      	strh	r3, [r0, #4]
    358a:	4b11      	ldr	r3, [pc, #68]	; (35d0 <rand+0x68>)
    358c:	80c3      	strh	r3, [r0, #6]
    358e:	4b11      	ldr	r3, [pc, #68]	; (35d4 <rand+0x6c>)
    3590:	8103      	strh	r3, [r0, #8]
    3592:	2305      	movs	r3, #5
    3594:	8143      	strh	r3, [r0, #10]
    3596:	3306      	adds	r3, #6
    3598:	8183      	strh	r3, [r0, #12]
    359a:	2300      	movs	r3, #0
    359c:	6102      	str	r2, [r0, #16]
    359e:	6143      	str	r3, [r0, #20]
    35a0:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    35a2:	4a0d      	ldr	r2, [pc, #52]	; (35d8 <rand+0x70>)
    35a4:	6920      	ldr	r0, [r4, #16]
    35a6:	6961      	ldr	r1, [r4, #20]
    35a8:	4b0c      	ldr	r3, [pc, #48]	; (35dc <rand+0x74>)
    35aa:	f7fe fafd 	bl	1ba8 <__aeabi_lmul>
    35ae:	2201      	movs	r2, #1
    35b0:	2300      	movs	r3, #0
    35b2:	1880      	adds	r0, r0, r2
    35b4:	4159      	adcs	r1, r3
    35b6:	6120      	str	r0, [r4, #16]
    35b8:	6161      	str	r1, [r4, #20]
    35ba:	0048      	lsls	r0, r1, #1
    35bc:	0840      	lsrs	r0, r0, #1
    35be:	bd10      	pop	{r4, pc}
    35c0:	20000028 	.word	0x20000028
    35c4:	0000330e 	.word	0x0000330e
    35c8:	ffffabcd 	.word	0xffffabcd
    35cc:	00001234 	.word	0x00001234
    35d0:	ffffe66d 	.word	0xffffe66d
    35d4:	ffffdeec 	.word	0xffffdeec
    35d8:	4c957f2d 	.word	0x4c957f2d
    35dc:	5851f42d 	.word	0x5851f42d

000035e0 <malloc>:
    35e0:	b510      	push	{r4, lr}
    35e2:	4b03      	ldr	r3, [pc, #12]	; (35f0 <malloc+0x10>)
    35e4:	0001      	movs	r1, r0
    35e6:	6818      	ldr	r0, [r3, #0]
    35e8:	f000 f804 	bl	35f4 <_malloc_r>
    35ec:	bd10      	pop	{r4, pc}
    35ee:	46c0      	nop			; (mov r8, r8)
    35f0:	20000028 	.word	0x20000028

000035f4 <_malloc_r>:
    35f4:	2303      	movs	r3, #3
    35f6:	b570      	push	{r4, r5, r6, lr}
    35f8:	1ccd      	adds	r5, r1, #3
    35fa:	439d      	bics	r5, r3
    35fc:	3508      	adds	r5, #8
    35fe:	0006      	movs	r6, r0
    3600:	2d0c      	cmp	r5, #12
    3602:	d21e      	bcs.n	3642 <_malloc_r+0x4e>
    3604:	250c      	movs	r5, #12
    3606:	42a9      	cmp	r1, r5
    3608:	d81d      	bhi.n	3646 <_malloc_r+0x52>
    360a:	0030      	movs	r0, r6
    360c:	f000 f862 	bl	36d4 <__malloc_lock>
    3610:	4a25      	ldr	r2, [pc, #148]	; (36a8 <_malloc_r+0xb4>)
    3612:	6814      	ldr	r4, [r2, #0]
    3614:	0021      	movs	r1, r4
    3616:	2900      	cmp	r1, #0
    3618:	d119      	bne.n	364e <_malloc_r+0x5a>
    361a:	4c24      	ldr	r4, [pc, #144]	; (36ac <_malloc_r+0xb8>)
    361c:	6823      	ldr	r3, [r4, #0]
    361e:	2b00      	cmp	r3, #0
    3620:	d103      	bne.n	362a <_malloc_r+0x36>
    3622:	0030      	movs	r0, r6
    3624:	f000 f844 	bl	36b0 <_sbrk_r>
    3628:	6020      	str	r0, [r4, #0]
    362a:	0029      	movs	r1, r5
    362c:	0030      	movs	r0, r6
    362e:	f000 f83f 	bl	36b0 <_sbrk_r>
    3632:	1c43      	adds	r3, r0, #1
    3634:	d12c      	bne.n	3690 <_malloc_r+0x9c>
    3636:	230c      	movs	r3, #12
    3638:	0030      	movs	r0, r6
    363a:	6033      	str	r3, [r6, #0]
    363c:	f000 f84b 	bl	36d6 <__malloc_unlock>
    3640:	e003      	b.n	364a <_malloc_r+0x56>
    3642:	2d00      	cmp	r5, #0
    3644:	dadf      	bge.n	3606 <_malloc_r+0x12>
    3646:	230c      	movs	r3, #12
    3648:	6033      	str	r3, [r6, #0]
    364a:	2000      	movs	r0, #0
    364c:	bd70      	pop	{r4, r5, r6, pc}
    364e:	680b      	ldr	r3, [r1, #0]
    3650:	1b5b      	subs	r3, r3, r5
    3652:	d41a      	bmi.n	368a <_malloc_r+0x96>
    3654:	2b0b      	cmp	r3, #11
    3656:	d903      	bls.n	3660 <_malloc_r+0x6c>
    3658:	600b      	str	r3, [r1, #0]
    365a:	18cc      	adds	r4, r1, r3
    365c:	6025      	str	r5, [r4, #0]
    365e:	e003      	b.n	3668 <_malloc_r+0x74>
    3660:	428c      	cmp	r4, r1
    3662:	d10e      	bne.n	3682 <_malloc_r+0x8e>
    3664:	6863      	ldr	r3, [r4, #4]
    3666:	6013      	str	r3, [r2, #0]
    3668:	0030      	movs	r0, r6
    366a:	f000 f834 	bl	36d6 <__malloc_unlock>
    366e:	0020      	movs	r0, r4
    3670:	2207      	movs	r2, #7
    3672:	300b      	adds	r0, #11
    3674:	1d23      	adds	r3, r4, #4
    3676:	4390      	bics	r0, r2
    3678:	1ac3      	subs	r3, r0, r3
    367a:	d0e7      	beq.n	364c <_malloc_r+0x58>
    367c:	425a      	negs	r2, r3
    367e:	50e2      	str	r2, [r4, r3]
    3680:	e7e4      	b.n	364c <_malloc_r+0x58>
    3682:	684b      	ldr	r3, [r1, #4]
    3684:	6063      	str	r3, [r4, #4]
    3686:	000c      	movs	r4, r1
    3688:	e7ee      	b.n	3668 <_malloc_r+0x74>
    368a:	000c      	movs	r4, r1
    368c:	6849      	ldr	r1, [r1, #4]
    368e:	e7c2      	b.n	3616 <_malloc_r+0x22>
    3690:	2303      	movs	r3, #3
    3692:	1cc4      	adds	r4, r0, #3
    3694:	439c      	bics	r4, r3
    3696:	42a0      	cmp	r0, r4
    3698:	d0e0      	beq.n	365c <_malloc_r+0x68>
    369a:	1a21      	subs	r1, r4, r0
    369c:	0030      	movs	r0, r6
    369e:	f000 f807 	bl	36b0 <_sbrk_r>
    36a2:	1c43      	adds	r3, r0, #1
    36a4:	d1da      	bne.n	365c <_malloc_r+0x68>
    36a6:	e7c6      	b.n	3636 <_malloc_r+0x42>
    36a8:	200000d0 	.word	0x200000d0
    36ac:	200000d4 	.word	0x200000d4

000036b0 <_sbrk_r>:
    36b0:	2300      	movs	r3, #0
    36b2:	b570      	push	{r4, r5, r6, lr}
    36b4:	4c06      	ldr	r4, [pc, #24]	; (36d0 <_sbrk_r+0x20>)
    36b6:	0005      	movs	r5, r0
    36b8:	0008      	movs	r0, r1
    36ba:	6023      	str	r3, [r4, #0]
    36bc:	f7fd ff16 	bl	14ec <_sbrk>
    36c0:	1c43      	adds	r3, r0, #1
    36c2:	d103      	bne.n	36cc <_sbrk_r+0x1c>
    36c4:	6823      	ldr	r3, [r4, #0]
    36c6:	2b00      	cmp	r3, #0
    36c8:	d000      	beq.n	36cc <_sbrk_r+0x1c>
    36ca:	602b      	str	r3, [r5, #0]
    36cc:	bd70      	pop	{r4, r5, r6, pc}
    36ce:	46c0      	nop			; (mov r8, r8)
    36d0:	20000134 	.word	0x20000134

000036d4 <__malloc_lock>:
    36d4:	4770      	bx	lr

000036d6 <__malloc_unlock>:
    36d6:	4770      	bx	lr
    36d8:	42000800 	.word	0x42000800
    36dc:	42000c00 	.word	0x42000c00
    36e0:	42001000 	.word	0x42001000
    36e4:	42001400 	.word	0x42001400
    36e8:	42001800 	.word	0x42001800
    36ec:	42001c00 	.word	0x42001c00
    36f0:	00000f5e 	.word	0x00000f5e
    36f4:	00000f5a 	.word	0x00000f5a
    36f8:	00000f5a 	.word	0x00000f5a
    36fc:	00000fc0 	.word	0x00000fc0
    3700:	00000fc0 	.word	0x00000fc0
    3704:	00000f72 	.word	0x00000f72
    3708:	00000f64 	.word	0x00000f64
    370c:	00000f78 	.word	0x00000f78
    3710:	00000fae 	.word	0x00000fae
    3714:	00001048 	.word	0x00001048
    3718:	00001028 	.word	0x00001028
    371c:	00001028 	.word	0x00001028
    3720:	000010b4 	.word	0x000010b4
    3724:	0000103a 	.word	0x0000103a
    3728:	00001056 	.word	0x00001056
    372c:	0000102c 	.word	0x0000102c
    3730:	00001064 	.word	0x00001064
    3734:	000010a4 	.word	0x000010a4
    3738:	03020100 	.word	0x03020100
    373c:	02010004 	.word	0x02010004
    3740:	01000403 	.word	0x01000403
    3744:	00040302 	.word	0x00040302
    3748:	04030201 	.word	0x04030201
    374c:	00002414 	.word	0x00002414
    3750:	000023f6 	.word	0x000023f6
    3754:	000023b0 	.word	0x000023b0
    3758:	000022ce 	.word	0x000022ce
    375c:	000023b0 	.word	0x000023b0
    3760:	000023e8 	.word	0x000023e8
    3764:	000023b0 	.word	0x000023b0
    3768:	000022ce 	.word	0x000022ce
    376c:	000023f6 	.word	0x000023f6
    3770:	000023f6 	.word	0x000023f6
    3774:	000023e8 	.word	0x000023e8
    3778:	000022ce 	.word	0x000022ce
    377c:	000022c6 	.word	0x000022c6
    3780:	000022c6 	.word	0x000022c6
    3784:	000022c6 	.word	0x000022c6
    3788:	0000262c 	.word	0x0000262c
    378c:	00002a74 	.word	0x00002a74
    3790:	00002934 	.word	0x00002934
    3794:	00002934 	.word	0x00002934
    3798:	00002930 	.word	0x00002930
    379c:	00002a4c 	.word	0x00002a4c
    37a0:	00002a4c 	.word	0x00002a4c
    37a4:	00002a3e 	.word	0x00002a3e
    37a8:	00002930 	.word	0x00002930
    37ac:	00002a4c 	.word	0x00002a4c
    37b0:	00002a3e 	.word	0x00002a3e
    37b4:	00002a4c 	.word	0x00002a4c
    37b8:	00002930 	.word	0x00002930
    37bc:	00002a54 	.word	0x00002a54
    37c0:	00002a54 	.word	0x00002a54
    37c4:	00002a54 	.word	0x00002a54
    37c8:	00002c58 	.word	0x00002c58

000037cc <_init>:
    37cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    37ce:	46c0      	nop			; (mov r8, r8)
    37d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    37d2:	bc08      	pop	{r3}
    37d4:	469e      	mov	lr, r3
    37d6:	4770      	bx	lr

000037d8 <__init_array_start>:
    37d8:	000000dd 	.word	0x000000dd

000037dc <_fini>:
    37dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    37de:	46c0      	nop			; (mov r8, r8)
    37e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    37e2:	bc08      	pop	{r3}
    37e4:	469e      	mov	lr, r3
    37e6:	4770      	bx	lr

000037e8 <__fini_array_start>:
    37e8:	000000b5 	.word	0x000000b5
