# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do AutoBevVendingMachine_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+U:/CPE166/Lab\ 2/Part\ 4 {U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:36:08 on Mar 02,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+U:/CPE166/Lab 2/Part 4" U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v 
# -- Compiling module AutoBevVendingMachine
# 
# Top level modules:
# 	AutoBevVendingMachine
# End time: 14:36:08 on Mar 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:37:17 on Mar 02,2024
# vlog -reportprogress 300 -work work U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine.v 
# -- Compiling module AutoBevVendingMachine
# 
# Top level modules:
# 	AutoBevVendingMachine
# End time: 14:37:17 on Mar 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:37:17 on Mar 02,2024
# vlog -reportprogress 300 -work work U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine_tb.v 
# -- Compiling module AutoBevVendingMachine_tb
# 
# Top level modules:
# 	AutoBevVendingMachine_tb
# End time: 14:37:17 on Mar 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.AutoBevVendingMachine_tb -voptargs=+acc
# vsim -gui -l msim_transcript work.AutoBevVendingMachine_tb -voptargs="+acc" 
# Start time: 14:37:27 on Mar 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "AutoBevVendingMachine(fast)".
# Loading work.AutoBevVendingMachine_tb(fast)
# Loading work.AutoBevVendingMachine(fast)
add wave -position end  sim:/AutoBevVendingMachine_tb/one
add wave -position end  sim:/AutoBevVendingMachine_tb/two
add wave -position end  sim:/AutoBevVendingMachine_tb/five
add wave -position end  sim:/AutoBevVendingMachine_tb/clk
add wave -position end  sim:/AutoBevVendingMachine_tb/reset
add wave -position end  sim:/AutoBevVendingMachine_tb/d
add wave -position end  sim:/AutoBevVendingMachine_tb/r
add wave -position end  sim:/AutoBevVendingMachine_tb/current_state
add wave -position end  sim:/AutoBevVendingMachine_tb/next_state
run -all
# ** Note: $stop    : U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine_tb.v(52)
#    Time: 260 ns  Iteration: 0  Instance: /AutoBevVendingMachine_tb
# Break in Module AutoBevVendingMachine_tb at U:/CPE166/Lab 2/Part 4/AutoBevVendingMachine_tb.v line 52
# Causality operation skipped due to absence of debug database file
# End time: 14:39:58 on Mar 02,2024, Elapsed time: 0:02:31
# Errors: 0, Warnings: 0
