// Seed: 1289622917
module module_0 #(
    parameter id_7 = 32'd23
) (
    input tri1 id_0,
    input wire id_1,
    output tri0 id_2,
    output wand id_3,
    output uwire id_4,
    output supply1 id_5
);
  wire _id_7;
  ;
  wire id_8;
  wire [1 : {  id_7  {  1  }  }] id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd17
) (
    output supply1 id_0,
    input wor id_1,
    output supply1 _id_2,
    output wire id_3,
    input tri1 id_4,
    output tri0 id_5,
    input wand id_6,
    input supply0 id_7,
    input tri id_8,
    output uwire id_9
);
  logic [id_2 : 1  &  -1] id_11;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_9,
      id_5,
      id_0
  );
endmodule
