ARM GAS  C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32l0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB40:
   1:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l0xx_hal_msp.c **** /**
   3:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l0xx_hal_msp.c ****   * @file         stm32l0xx_hal_msp.c
   5:Core/Src/stm32l0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l0xx_hal_msp.c ****   *
  10:Core/Src/stm32l0xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l0xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32l0xx_hal_msp.c ****   *
  13:Core/Src/stm32l0xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32l0xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32l0xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32l0xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32l0xx_hal_msp.c ****   *
  18:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32l0xx_hal_msp.c ****   */
  20:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32l0xx_hal_msp.c **** 
  22:Core/Src/stm32l0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32l0xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32l0xx_hal_msp.c **** 
  26:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32l0xx_hal_msp.c **** 
  28:Core/Src/stm32l0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l0xx_hal_msp.c **** 
  31:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l0xx_hal_msp.c **** 
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s 			page 2


  33:Core/Src/stm32l0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l0xx_hal_msp.c **** 
  36:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l0xx_hal_msp.c **** 
  38:Core/Src/stm32l0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l0xx_hal_msp.c **** 
  41:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l0xx_hal_msp.c **** 
  43:Core/Src/stm32l0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l0xx_hal_msp.c **** 
  46:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l0xx_hal_msp.c **** 
  48:Core/Src/stm32l0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l0xx_hal_msp.c **** 
  51:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l0xx_hal_msp.c **** 
  53:Core/Src/stm32l0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l0xx_hal_msp.c **** 
  56:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l0xx_hal_msp.c **** 
  58:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l0xx_hal_msp.c **** 
  60:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l0xx_hal_msp.c **** 
  62:Core/Src/stm32l0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32l0xx_hal_msp.c ****                     /**
  64:Core/Src/stm32l0xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32l0xx_hal_msp.c ****   */
  66:Core/Src/stm32l0xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32l0xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  68:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32l0xx_hal_msp.c **** 
  70:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32l0xx_hal_msp.c **** 
  72:Core/Src/stm32l0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  32              		.loc 1 72 3 view .LVU1
  33 0000 054B     		ldr	r3, .L2
  34 0002 5A6B     		ldr	r2, [r3, #52]
  35 0004 0121     		movs	r1, #1
  36 0006 0A43     		orrs	r2, r1
  37 0008 5A63     		str	r2, [r3, #52]
  73:Core/Src/stm32l0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  38              		.loc 1 73 3 view .LVU2
  39 000a 996B     		ldr	r1, [r3, #56]
  40 000c 8022     		movs	r2, #128
  41 000e 5205     		lsls	r2, r2, #21
  42 0010 0A43     		orrs	r2, r1
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s 			page 3


  43 0012 9A63     		str	r2, [r3, #56]
  74:Core/Src/stm32l0xx_hal_msp.c **** 
  75:Core/Src/stm32l0xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32l0xx_hal_msp.c **** 
  77:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32l0xx_hal_msp.c **** 
  79:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32l0xx_hal_msp.c **** }
  44              		.loc 1 80 1 is_stmt 0 view .LVU3
  45              		@ sp needed
  46 0014 7047     		bx	lr
  47              	.L3:
  48 0016 C046     		.align	2
  49              	.L2:
  50 0018 00100240 		.word	1073876992
  51              		.cfi_endproc
  52              	.LFE40:
  54              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  55              		.align	1
  56              		.global	HAL_TIM_Base_MspInit
  57              		.syntax unified
  58              		.code	16
  59              		.thumb_func
  61              	HAL_TIM_Base_MspInit:
  62              	.LVL0:
  63              	.LFB41:
  81:Core/Src/stm32l0xx_hal_msp.c **** 
  82:Core/Src/stm32l0xx_hal_msp.c **** /**
  83:Core/Src/stm32l0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  84:Core/Src/stm32l0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32l0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  86:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32l0xx_hal_msp.c **** */
  88:Core/Src/stm32l0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  89:Core/Src/stm32l0xx_hal_msp.c **** {
  64              		.loc 1 89 1 is_stmt 1 view -0
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 0
  67              		@ frame_needed = 0, uses_anonymous_args = 0
  68              		.loc 1 89 1 is_stmt 0 view .LVU5
  69 0000 10B5     		push	{r4, lr}
  70              		.cfi_def_cfa_offset 8
  71              		.cfi_offset 4, -8
  72              		.cfi_offset 14, -4
  90:Core/Src/stm32l0xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
  73              		.loc 1 90 3 is_stmt 1 view .LVU6
  74              		.loc 1 90 15 is_stmt 0 view .LVU7
  75 0002 0368     		ldr	r3, [r0]
  76              		.loc 1 90 5 view .LVU8
  77 0004 8022     		movs	r2, #128
  78 0006 D205     		lsls	r2, r2, #23
  79 0008 9342     		cmp	r3, r2
  80 000a 03D0     		beq	.L7
  91:Core/Src/stm32l0xx_hal_msp.c ****   {
  92:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  93:Core/Src/stm32l0xx_hal_msp.c **** 
  94:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s 			page 4


  95:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
  97:Core/Src/stm32l0xx_hal_msp.c ****     /* TIM2 interrupt Init */
  98:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
  99:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 100:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 101:Core/Src/stm32l0xx_hal_msp.c **** 
 102:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 103:Core/Src/stm32l0xx_hal_msp.c ****   }
 104:Core/Src/stm32l0xx_hal_msp.c ****   else if(htim_base->Instance==TIM21)
  81              		.loc 1 104 8 is_stmt 1 view .LVU9
  82              		.loc 1 104 10 is_stmt 0 view .LVU10
  83 000c 0F4A     		ldr	r2, .L9
  84 000e 9342     		cmp	r3, r2
  85 0010 0ED0     		beq	.L8
  86              	.LVL1:
  87              	.L4:
 105:Core/Src/stm32l0xx_hal_msp.c ****   {
 106:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM21_MspInit 0 */
 107:Core/Src/stm32l0xx_hal_msp.c **** 
 108:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END TIM21_MspInit 0 */
 109:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
 110:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_TIM21_CLK_ENABLE();
 111:Core/Src/stm32l0xx_hal_msp.c ****     /* TIM21 interrupt Init */
 112:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 113:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM21_IRQn);
 114:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM21_MspInit 1 */
 115:Core/Src/stm32l0xx_hal_msp.c **** 
 116:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END TIM21_MspInit 1 */
 117:Core/Src/stm32l0xx_hal_msp.c ****   }
 118:Core/Src/stm32l0xx_hal_msp.c **** 
 119:Core/Src/stm32l0xx_hal_msp.c **** }
  88              		.loc 1 119 1 view .LVU11
  89              		@ sp needed
  90 0012 10BD     		pop	{r4, pc}
  91              	.LVL2:
  92              	.L7:
  96:Core/Src/stm32l0xx_hal_msp.c ****     /* TIM2 interrupt Init */
  93              		.loc 1 96 5 is_stmt 1 view .LVU12
  94 0014 0E4A     		ldr	r2, .L9+4
  95 0016 936B     		ldr	r3, [r2, #56]
  96 0018 0121     		movs	r1, #1
  97 001a 0B43     		orrs	r3, r1
  98 001c 9363     		str	r3, [r2, #56]
  98:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
  99              		.loc 1 98 5 view .LVU13
 100 001e 0022     		movs	r2, #0
 101 0020 0021     		movs	r1, #0
 102 0022 0F20     		movs	r0, #15
 103              	.LVL3:
  98:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 104              		.loc 1 98 5 is_stmt 0 view .LVU14
 105 0024 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 106              	.LVL4:
  99:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 107              		.loc 1 99 5 is_stmt 1 view .LVU15
 108 0028 0F20     		movs	r0, #15
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s 			page 5


 109 002a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 110              	.LVL5:
 111 002e F0E7     		b	.L4
 112              	.LVL6:
 113              	.L8:
 110:Core/Src/stm32l0xx_hal_msp.c ****     /* TIM21 interrupt Init */
 114              		.loc 1 110 5 view .LVU16
 115 0030 074A     		ldr	r2, .L9+4
 116 0032 536B     		ldr	r3, [r2, #52]
 117 0034 0421     		movs	r1, #4
 118 0036 0B43     		orrs	r3, r1
 119 0038 5363     		str	r3, [r2, #52]
 112:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM21_IRQn);
 120              		.loc 1 112 5 view .LVU17
 121 003a 0022     		movs	r2, #0
 122 003c 0021     		movs	r1, #0
 123 003e 1420     		movs	r0, #20
 124              	.LVL7:
 112:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM21_IRQn);
 125              		.loc 1 112 5 is_stmt 0 view .LVU18
 126 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 127              	.LVL8:
 113:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM21_MspInit 1 */
 128              		.loc 1 113 5 is_stmt 1 view .LVU19
 129 0044 1420     		movs	r0, #20
 130 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 131              	.LVL9:
 132              		.loc 1 119 1 is_stmt 0 view .LVU20
 133 004a E2E7     		b	.L4
 134              	.L10:
 135              		.align	2
 136              	.L9:
 137 004c 00080140 		.word	1073809408
 138 0050 00100240 		.word	1073876992
 139              		.cfi_endproc
 140              	.LFE41:
 142              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 143              		.align	1
 144              		.global	HAL_TIM_MspPostInit
 145              		.syntax unified
 146              		.code	16
 147              		.thumb_func
 149              	HAL_TIM_MspPostInit:
 150              	.LVL10:
 151              	.LFB42:
 120:Core/Src/stm32l0xx_hal_msp.c **** 
 121:Core/Src/stm32l0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 122:Core/Src/stm32l0xx_hal_msp.c **** {
 152              		.loc 1 122 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 24
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156              		.loc 1 122 1 is_stmt 0 view .LVU22
 157 0000 10B5     		push	{r4, lr}
 158              		.cfi_def_cfa_offset 8
 159              		.cfi_offset 4, -8
 160              		.cfi_offset 14, -4
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s 			page 6


 161 0002 86B0     		sub	sp, sp, #24
 162              		.cfi_def_cfa_offset 32
 163 0004 0400     		movs	r4, r0
 123:Core/Src/stm32l0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 164              		.loc 1 123 3 is_stmt 1 view .LVU23
 165              		.loc 1 123 20 is_stmt 0 view .LVU24
 166 0006 1422     		movs	r2, #20
 167 0008 0021     		movs	r1, #0
 168 000a 01A8     		add	r0, sp, #4
 169              	.LVL11:
 170              		.loc 1 123 20 view .LVU25
 171 000c FFF7FEFF 		bl	memset
 172              	.LVL12:
 124:Core/Src/stm32l0xx_hal_msp.c ****   if(htim->Instance==TIM21)
 173              		.loc 1 124 3 is_stmt 1 view .LVU26
 174              		.loc 1 124 10 is_stmt 0 view .LVU27
 175 0010 2268     		ldr	r2, [r4]
 176              		.loc 1 124 5 view .LVU28
 177 0012 0E4B     		ldr	r3, .L14
 178 0014 9A42     		cmp	r2, r3
 179 0016 01D0     		beq	.L13
 180              	.L11:
 125:Core/Src/stm32l0xx_hal_msp.c ****   {
 126:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM21_MspPostInit 0 */
 127:Core/Src/stm32l0xx_hal_msp.c **** 
 128:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END TIM21_MspPostInit 0 */
 129:Core/Src/stm32l0xx_hal_msp.c **** 
 130:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 131:Core/Src/stm32l0xx_hal_msp.c ****     /**TIM21 GPIO Configuration
 132:Core/Src/stm32l0xx_hal_msp.c ****     PA9     ------> TIM21_CH2
 133:Core/Src/stm32l0xx_hal_msp.c ****     */
 134:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 135:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 136:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 137:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 138:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_TIM21;
 139:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 140:Core/Src/stm32l0xx_hal_msp.c **** 
 141:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM21_MspPostInit 1 */
 142:Core/Src/stm32l0xx_hal_msp.c **** 
 143:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END TIM21_MspPostInit 1 */
 144:Core/Src/stm32l0xx_hal_msp.c ****   }
 145:Core/Src/stm32l0xx_hal_msp.c **** 
 146:Core/Src/stm32l0xx_hal_msp.c **** }
 181              		.loc 1 146 1 view .LVU29
 182 0018 06B0     		add	sp, sp, #24
 183              		@ sp needed
 184              	.LVL13:
 185              		.loc 1 146 1 view .LVU30
 186 001a 10BD     		pop	{r4, pc}
 187              	.LVL14:
 188              	.L13:
 130:Core/Src/stm32l0xx_hal_msp.c ****     /**TIM21 GPIO Configuration
 189              		.loc 1 130 5 is_stmt 1 view .LVU31
 190              	.LBB2:
 130:Core/Src/stm32l0xx_hal_msp.c ****     /**TIM21 GPIO Configuration
 191              		.loc 1 130 5 view .LVU32
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s 			page 7


 130:Core/Src/stm32l0xx_hal_msp.c ****     /**TIM21 GPIO Configuration
 192              		.loc 1 130 5 view .LVU33
 193 001c 0C4A     		ldr	r2, .L14+4
 194 001e D16A     		ldr	r1, [r2, #44]
 195 0020 0123     		movs	r3, #1
 196 0022 1943     		orrs	r1, r3
 197 0024 D162     		str	r1, [r2, #44]
 130:Core/Src/stm32l0xx_hal_msp.c ****     /**TIM21 GPIO Configuration
 198              		.loc 1 130 5 view .LVU34
 199 0026 D26A     		ldr	r2, [r2, #44]
 200 0028 1340     		ands	r3, r2
 201 002a 0093     		str	r3, [sp]
 130:Core/Src/stm32l0xx_hal_msp.c ****     /**TIM21 GPIO Configuration
 202              		.loc 1 130 5 view .LVU35
 203 002c 009B     		ldr	r3, [sp]
 204              	.LBE2:
 130:Core/Src/stm32l0xx_hal_msp.c ****     /**TIM21 GPIO Configuration
 205              		.loc 1 130 5 view .LVU36
 134:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 206              		.loc 1 134 5 view .LVU37
 134:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 207              		.loc 1 134 25 is_stmt 0 view .LVU38
 208 002e 8023     		movs	r3, #128
 209 0030 9B00     		lsls	r3, r3, #2
 210 0032 0193     		str	r3, [sp, #4]
 135:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 211              		.loc 1 135 5 is_stmt 1 view .LVU39
 135:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 212              		.loc 1 135 26 is_stmt 0 view .LVU40
 213 0034 FF3B     		subs	r3, r3, #255
 214 0036 FF3B     		subs	r3, r3, #255
 215 0038 0293     		str	r3, [sp, #8]
 136:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 216              		.loc 1 136 5 is_stmt 1 view .LVU41
 137:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_TIM21;
 217              		.loc 1 137 5 view .LVU42
 138:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 218              		.loc 1 138 5 view .LVU43
 138:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 219              		.loc 1 138 31 is_stmt 0 view .LVU44
 220 003a 0333     		adds	r3, r3, #3
 221 003c 0593     		str	r3, [sp, #20]
 139:Core/Src/stm32l0xx_hal_msp.c **** 
 222              		.loc 1 139 5 is_stmt 1 view .LVU45
 223 003e A020     		movs	r0, #160
 224 0040 01A9     		add	r1, sp, #4
 225 0042 C005     		lsls	r0, r0, #23
 226 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 227              	.LVL15:
 228              		.loc 1 146 1 is_stmt 0 view .LVU46
 229 0048 E6E7     		b	.L11
 230              	.L15:
 231 004a C046     		.align	2
 232              	.L14:
 233 004c 00080140 		.word	1073809408
 234 0050 00100240 		.word	1073876992
 235              		.cfi_endproc
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s 			page 8


 236              	.LFE42:
 238              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 239              		.align	1
 240              		.global	HAL_TIM_Base_MspDeInit
 241              		.syntax unified
 242              		.code	16
 243              		.thumb_func
 245              	HAL_TIM_Base_MspDeInit:
 246              	.LVL16:
 247              	.LFB43:
 147:Core/Src/stm32l0xx_hal_msp.c **** /**
 148:Core/Src/stm32l0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 149:Core/Src/stm32l0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 150:Core/Src/stm32l0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 151:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 152:Core/Src/stm32l0xx_hal_msp.c **** */
 153:Core/Src/stm32l0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 154:Core/Src/stm32l0xx_hal_msp.c **** {
 248              		.loc 1 154 1 is_stmt 1 view -0
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 0
 251              		@ frame_needed = 0, uses_anonymous_args = 0
 252              		.loc 1 154 1 is_stmt 0 view .LVU48
 253 0000 10B5     		push	{r4, lr}
 254              		.cfi_def_cfa_offset 8
 255              		.cfi_offset 4, -8
 256              		.cfi_offset 14, -4
 155:Core/Src/stm32l0xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 257              		.loc 1 155 3 is_stmt 1 view .LVU49
 258              		.loc 1 155 15 is_stmt 0 view .LVU50
 259 0002 0368     		ldr	r3, [r0]
 260              		.loc 1 155 5 view .LVU51
 261 0004 8022     		movs	r2, #128
 262 0006 D205     		lsls	r2, r2, #23
 263 0008 9342     		cmp	r3, r2
 264 000a 03D0     		beq	.L19
 156:Core/Src/stm32l0xx_hal_msp.c ****   {
 157:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 158:Core/Src/stm32l0xx_hal_msp.c **** 
 159:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 160:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 161:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 162:Core/Src/stm32l0xx_hal_msp.c **** 
 163:Core/Src/stm32l0xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 164:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 165:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 166:Core/Src/stm32l0xx_hal_msp.c **** 
 167:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 168:Core/Src/stm32l0xx_hal_msp.c ****   }
 169:Core/Src/stm32l0xx_hal_msp.c ****   else if(htim_base->Instance==TIM21)
 265              		.loc 1 169 8 is_stmt 1 view .LVU52
 266              		.loc 1 169 10 is_stmt 0 view .LVU53
 267 000c 0A4A     		ldr	r2, .L21
 268 000e 9342     		cmp	r3, r2
 269 0010 09D0     		beq	.L20
 270              	.LVL17:
 271              	.L16:
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s 			page 9


 170:Core/Src/stm32l0xx_hal_msp.c ****   {
 171:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM21_MspDeInit 0 */
 172:Core/Src/stm32l0xx_hal_msp.c **** 
 173:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END TIM21_MspDeInit 0 */
 174:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 175:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_TIM21_CLK_DISABLE();
 176:Core/Src/stm32l0xx_hal_msp.c **** 
 177:Core/Src/stm32l0xx_hal_msp.c ****     /* TIM21 interrupt DeInit */
 178:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM21_IRQn);
 179:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM21_MspDeInit 1 */
 180:Core/Src/stm32l0xx_hal_msp.c **** 
 181:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END TIM21_MspDeInit 1 */
 182:Core/Src/stm32l0xx_hal_msp.c ****   }
 183:Core/Src/stm32l0xx_hal_msp.c **** 
 184:Core/Src/stm32l0xx_hal_msp.c **** }
 272              		.loc 1 184 1 view .LVU54
 273              		@ sp needed
 274 0012 10BD     		pop	{r4, pc}
 275              	.LVL18:
 276              	.L19:
 161:Core/Src/stm32l0xx_hal_msp.c **** 
 277              		.loc 1 161 5 is_stmt 1 view .LVU55
 278 0014 094A     		ldr	r2, .L21+4
 279 0016 936B     		ldr	r3, [r2, #56]
 280 0018 0121     		movs	r1, #1
 281 001a 8B43     		bics	r3, r1
 282 001c 9363     		str	r3, [r2, #56]
 164:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 283              		.loc 1 164 5 view .LVU56
 284 001e 0F20     		movs	r0, #15
 285              	.LVL19:
 164:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 286              		.loc 1 164 5 is_stmt 0 view .LVU57
 287 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 288              	.LVL20:
 289 0024 F5E7     		b	.L16
 290              	.LVL21:
 291              	.L20:
 175:Core/Src/stm32l0xx_hal_msp.c **** 
 292              		.loc 1 175 5 is_stmt 1 view .LVU58
 293 0026 054A     		ldr	r2, .L21+4
 294 0028 536B     		ldr	r3, [r2, #52]
 295 002a 0421     		movs	r1, #4
 296 002c 8B43     		bics	r3, r1
 297 002e 5363     		str	r3, [r2, #52]
 178:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM21_MspDeInit 1 */
 298              		.loc 1 178 5 view .LVU59
 299 0030 1420     		movs	r0, #20
 300              	.LVL22:
 178:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM21_MspDeInit 1 */
 301              		.loc 1 178 5 is_stmt 0 view .LVU60
 302 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 303              	.LVL23:
 304              		.loc 1 184 1 view .LVU61
 305 0036 ECE7     		b	.L16
 306              	.L22:
 307              		.align	2
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s 			page 10


 308              	.L21:
 309 0038 00080140 		.word	1073809408
 310 003c 00100240 		.word	1073876992
 311              		.cfi_endproc
 312              	.LFE43:
 314              		.text
 315              	.Letext0:
 316              		.file 2 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l011xx.h"
 317              		.file 3 "c:\\users\\jarne\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 318              		.file 4 "c:\\users\\jarne\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 319              		.file 5 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 320              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 321              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 322              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.h"
 323              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_cortex.h"
 324              		.file 10 "<built-in>"
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l0xx_hal_msp.c
C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s:19     .text.HAL_MspInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s:50     .text.HAL_MspInit:0000000000000018 $d
C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s:55     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s:61     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s:137    .text.HAL_TIM_Base_MspInit:000000000000004c $d
C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s:143    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s:149    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s:233    .text.HAL_TIM_MspPostInit:000000000000004c $d
C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s:239    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s:245    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\jarne\AppData\Local\Temp\cc3jIdec.s:309    .text.HAL_TIM_Base_MspDeInit:0000000000000038 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
memset
HAL_GPIO_Init
HAL_NVIC_DisableIRQ
