{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.33521",
   "Default View_TopLeft":"1348,-130",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port sysref_in -pg 1 -lvl 0 -x -320 -y 220 -defaultsOSRD
preplace port adc2_clk -pg 1 -lvl 0 -x -320 -y 280 -defaultsOSRD
preplace port vin2_01 -pg 1 -lvl 0 -x -320 -y 250 -defaultsOSRD
preplace portBus sw -pg 1 -lvl 4 -x 1500 -y -820 -defaultsOSRD -top
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 4 -x 1700 -y 560 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 6 -x 2540 -y 590 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 6 -x 2540 -y 190 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 5 -x 2190 -y 350 -defaultsOSRD
preplace inst proc_sys_reset_0_150 -pg 1 -lvl 1 -x 300 -y 780 -defaultsOSRD
preplace inst proc_sys_reset_1_147 -pg 1 -lvl 1 -x 300 -y 370 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -x 2190 -y 560 -defaultsOSRD
preplace inst axi_smc_1 -pg 1 -lvl 7 -x 2860 -y 590 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 2 -x 700 -y 300 -defaultsOSRD
preplace inst cic_compiler_1 -pg 1 -lvl 3 -x 1160 -y 10 -defaultsOSRD
preplace inst cic_compiler_2 -pg 1 -lvl 3 -x 1160 -y 190 -defaultsOSRD
preplace inst iq_framer_0 -pg 1 -lvl 4 -x 1700 -y 90 -defaultsOSRD
preplace netloc clk_wiz_0_clk_out1 1 0 7 120 270 500J 150 950 290 1390 260 2050J 260 N 260 2710
preplace netloc proc_sys_reset_0_150_mb_reset 1 1 4 510 450 890 430 1400 340 N
preplace netloc proc_sys_reset_0_150_peripheral_aresetn 1 1 6 490J 700 N 700 N 700 2050 650 2370J 490 2710
preplace netloc usp_rf_data_converter_0_clk_adc2 1 2 4 870 440 N 440 NJ 440 2330J
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 7 120 470 480J 470 N 470 1380 680 2040 470 2350 480 2720
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 5 100 680 480J 710 N 710 N 710 2000
preplace netloc sw_1 1 3 1 1400 -810n
preplace netloc adc2_clk_1 1 0 2 -290J 250 N
preplace netloc axi_dma_0_M_AXI_S2MM 1 6 1 N 570
preplace netloc axi_smc_1_M00_AXI 1 3 5 1400 690 NJ 690 NJ 690 NJ 690 3000
preplace netloc axi_smc_M00_AXI 1 5 1 N 550
preplace netloc axi_smc_M01_AXI 1 1 5 530 670 NJ 670 N 670 NJ 670 2330
preplace netloc axis_data_fifo_0_M_AXIS 1 5 1 2360 350n
preplace netloc sysref_in_1 1 0 2 NJ 220 520
preplace netloc usp_rf_data_converter_0_m20_axis 1 2 1 870 -30n
preplace netloc usp_rf_data_converter_0_m21_axis 1 2 1 960 150n
preplace netloc vin2_01_1 1 0 2 -300J 260 510
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 4 1 N 530
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 4 1 N 550
preplace netloc cic_compiler_1_M_AXIS_DATA 1 3 1 1360 -10n
preplace netloc cic_compiler_2_M_AXIS_DATA 1 3 1 1360 30n
preplace netloc iq_framer_0_M00_AXIS 1 4 1 2000 90n
levelinfo -pg 1 -320 300 700 1160 1700 2190 2540 2860 3020
pagesize -pg 1 -db -bbox -sgen -430 -920 3060 880
"
}
{
   "da_axi4_cnt":"5",
   "da_clkrst_cnt":"5",
   "da_rf_converter_usp_cnt":"1",
   "da_zynq_ultra_ps_e_cnt":"1"
}
