// Seed: 4071049920
module module_0;
  assign id_2 = id_1;
  reg id_3;
  bit id_4;
  assign id_1 = id_4;
  always_ff if (-1) id_2 <= id_4;
  localparam id_5 = 1;
  wire id_6, id_7;
  localparam id_8 = -1;
  wire id_9;
  always_latch id_3 <= 1'b0;
  wire id_10, id_11;
endmodule
module module_1 (
    output wand id_0,
    input  wand id_1,
    output wire id_2,
    input  wor  id_3,
    output wor  id_4,
    input  wor  id_5
);
  parameter id_7 = 1;
  logic [7:0] id_8;
  string id_9 = "";
  always_latch id_8[1'b0] <= -1;
  wire id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 ();
endmodule
