$date
	Mon Sep 30 19:36:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux3_1 $end
$var wire 32 ! data_out [31:0] $end
$var reg 32 " in_1 [31:0] $end
$var reg 32 # in_2 [31:0] $end
$var reg 32 $ in_3 [31:0] $end
$var reg 2 % sel [1:0] $end
$scope module uut $end
$var wire 32 & in_1 [31:0] $end
$var wire 32 ' in_2 [31:0] $end
$var wire 32 ( in_3 [31:0] $end
$var wire 2 ) sel [1:0] $end
$var reg 32 * data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10100101101001011010010110100101 *
b0 )
b10010001101000101011001111000 (
b1011010010110100101101001011010 '
b10100101101001011010010110100101 &
b0 %
b10010001101000101011001111000 $
b1011010010110100101101001011010 #
b10100101101001011010010110100101 "
b10100101101001011010010110100101 !
$end
#10000
b1011010010110100101101001011010 !
b1011010010110100101101001011010 *
b1 %
b1 )
#20000
b10010001101000101011001111000 !
b10010001101000101011001111000 *
b10 %
b10 )
#30000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 *
b0 %
b0 )
b11011110101011011011111011101111 $
b11011110101011011011111011101111 (
b0 #
b0 '
b11111111111111111111111111111111 "
b11111111111111111111111111111111 &
#40000
b0 !
b0 *
b1 %
b1 )
#50000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 *
b10 %
b10 )
#60000
b0 !
b0 *
b0 %
b0 )
b11111111111111111111111111111111 $
b11111111111111111111111111111111 (
b11111111111111111111111111111111 #
b11111111111111111111111111111111 '
b0 "
b0 &
#70000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 *
b1 %
b1 )
#80000
b10 %
b10 )
#90000
