<HTML>
<HEAD><TITLE>I/O Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Top"></A><B><U><big>I/O Timing Report</big></U></B>
Loading design for application iotiming from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Loading design for application iotiming from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Loading design for application iotiming from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
// Design: sdram_controller
// Package: CABGA332
// ncd File: sdram_controller_impl1.ncd
// Version: Diamond (64-bit) 3.14.0.75.2
// Written on Fri Mar 21 09:50:37 2025
// M: Minimum Performance Grade
// iotiming sdram_controller_impl1.ncd sdram_controller_impl1.prf -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml

I/O Timing Report (All units are in ns)

Worst Case Results across Performance Grades (M, 6, 5, 4):

// Input Setup and Hold Times

Port                        Clock Edge  Setup Performance_Grade  Hold Performance_Grade
----------------------------------------------------------------------
ram_side_chip0_data_pin[0]  clk   R    -0.277      M       1.182     4
ram_side_chip0_data_pin[10] clk   R    -0.303      M       1.253     4
ram_side_chip0_data_pin[11] clk   R    -0.273      M       1.170     4
ram_side_chip0_data_pin[12] clk   R    -0.277      M       1.182     4
ram_side_chip0_data_pin[13] clk   R    -0.303      M       1.253     4
ram_side_chip0_data_pin[14] clk   R    -0.293      M       1.212     4
ram_side_chip0_data_pin[15] clk   R    -0.293      M       1.212     4
ram_side_chip0_data_pin[1]  clk   R    -0.277      M       1.182     4
ram_side_chip0_data_pin[2]  clk   R    -0.296      M       1.235     4
ram_side_chip0_data_pin[3]  clk   R    -0.300      M       1.254     4
ram_side_chip0_data_pin[4]  clk   R    -0.300      M       1.254     4
ram_side_chip0_data_pin[5]  clk   R    -0.300      M       1.254     4
ram_side_chip0_data_pin[6]  clk   R    -0.293      M       1.212     4
ram_side_chip0_data_pin[7]  clk   R    -0.297      M       1.224     4
ram_side_chip0_data_pin[8]  clk   R    -0.300      M       1.254     4
ram_side_chip0_data_pin[9]  clk   R    -0.273      M       1.170     4
ram_side_chip1_data_pin[0]  clk   R    -0.304      M       1.250     4
ram_side_chip1_data_pin[10] clk   R    -0.303      M       1.253     4
ram_side_chip1_data_pin[11] clk   R    -0.273      M       1.170     4
ram_side_chip1_data_pin[12] clk   R    -0.293      M       1.212     4
ram_side_chip1_data_pin[13] clk   R    -0.303      M       1.253     4
ram_side_chip1_data_pin[14] clk   R     0.293      4       0.586     4
ram_side_chip1_data_pin[15] clk   R    -0.277      M       1.182     4
ram_side_chip1_data_pin[1]  clk   R    -0.296      M       1.235     4
ram_side_chip1_data_pin[2]  clk   R     0.251      4       0.620     4
ram_side_chip1_data_pin[3]  clk   R    -0.273      M       1.170     4
ram_side_chip1_data_pin[4]  clk   R    -0.300      M       1.254     4
ram_side_chip1_data_pin[5]  clk   R    -0.297      M       1.224     4
ram_side_chip1_data_pin[6]  clk   R    -0.277      M       1.182     4
ram_side_chip1_data_pin[7]  clk   R    -0.277      M       1.182     4
ram_side_chip1_data_pin[8]  clk   R    -0.273      M       1.170     4
ram_side_chip1_data_pin[9]  clk   R    -0.303      M       1.253     4
reset_n_pin                 clk   R     5.029      4       0.229     6
soc_side_rd_en_pin          clk   R     4.728      4       0.113     M
soc_side_wr_data_pin[0]     clk   R    -0.185      M       2.314     4
soc_side_wr_data_pin[10]    clk   R    -0.210      M       2.385     4
soc_side_wr_data_pin[11]    clk   R    -0.181      M       2.302     4
soc_side_wr_data_pin[12]    clk   R    -0.185      M       2.314     4
soc_side_wr_data_pin[13]    clk   R    -0.210      M       2.385     4
soc_side_wr_data_pin[14]    clk   R    -0.201      M       2.344     4
soc_side_wr_data_pin[15]    clk   R    -0.201      M       2.344     4
soc_side_wr_data_pin[16]    clk   R    -0.210      M       2.385     4
soc_side_wr_data_pin[17]    clk   R    -0.203      M       2.367     4
soc_side_wr_data_pin[18]    clk   R    -0.210      M       2.385     4
soc_side_wr_data_pin[19]    clk   R    -0.181      M       2.302     4
soc_side_wr_data_pin[1]     clk   R    -0.185      M       2.314     4
soc_side_wr_data_pin[20]    clk   R    -0.207      M       2.386     4
soc_side_wr_data_pin[21]    clk   R    -0.204      M       2.356     4
soc_side_wr_data_pin[22]    clk   R    -0.185      M       2.314     4
soc_side_wr_data_pin[23]    clk   R    -0.185      M       2.314     4
soc_side_wr_data_pin[24]    clk   R    -0.181      M       2.302     4
soc_side_wr_data_pin[25]    clk   R    -0.210      M       2.385     4
soc_side_wr_data_pin[26]    clk   R    -0.210      M       2.385     4
soc_side_wr_data_pin[27]    clk   R    -0.181      M       2.302     4
soc_side_wr_data_pin[28]    clk   R    -0.201      M       2.344     4
soc_side_wr_data_pin[29]    clk   R    -0.210      M       2.385     4
soc_side_wr_data_pin[2]     clk   R    -0.203      M       2.367     4
soc_side_wr_data_pin[30]    clk   R    -0.185      M       2.314     4
soc_side_wr_data_pin[31]    clk   R    -0.185      M       2.314     4
soc_side_wr_data_pin[3]     clk   R    -0.207      M       2.386     4
soc_side_wr_data_pin[4]     clk   R    -0.207      M       2.386     4
soc_side_wr_data_pin[5]     clk   R    -0.207      M       2.386     4
soc_side_wr_data_pin[6]     clk   R    -0.201      M       2.344     4
soc_side_wr_data_pin[7]     clk   R    -0.204      M       2.356     4
soc_side_wr_data_pin[8]     clk   R    -0.207      M       2.386     4
soc_side_wr_data_pin[9]     clk   R    -0.181      M       2.302     4
soc_side_wr_en_pin          clk   R     7.110      4       0.179     6


// Clock to Output Delay

Port                        Clock Edge  Max_Delay Performance_Grade  Min_Delay Performance_Grade
------------------------------------------------------------------------
ram_side_addr_pin[0]        clk   R    12.791         4        3.453          M
ram_side_addr_pin[10]       clk   R    14.771         4        3.054          M
ram_side_addr_pin[11]       clk   R    10.928         4        3.213          M
ram_side_addr_pin[1]        clk   R    14.402         4        3.843          M
ram_side_addr_pin[2]        clk   R    13.448         4        3.678          M
ram_side_addr_pin[3]        clk   R    14.387         4        3.819          M
ram_side_addr_pin[4]        clk   R    14.125         4        3.148          M
ram_side_addr_pin[5]        clk   R    13.698         4        3.202          M
ram_side_addr_pin[6]        clk   R    14.806         4        3.931          M
ram_side_addr_pin[7]        clk   R    14.812         4        3.873          M
ram_side_addr_pin[8]        clk   R    13.975         4        3.715          M
ram_side_addr_pin[9]        clk   R    11.858         4        3.296          M
ram_side_bank_addr_pin[0]   clk   R    12.949         4        3.401          M
ram_side_bank_addr_pin[1]   clk   R    13.247         4        3.402          M
ram_side_cas_n_pin          clk   R     7.797         4        2.536          M
ram_side_chip0_data_pin[0]  clk   R    12.496         4        2.788          M
ram_side_chip0_data_pin[10] clk   R    14.209         4        2.787          M
ram_side_chip0_data_pin[11] clk   R    14.918         4        2.792          M
ram_side_chip0_data_pin[12] clk   R    13.407         4        2.787          M
ram_side_chip0_data_pin[13] clk   R    13.782         4        2.787          M
ram_side_chip0_data_pin[14] clk   R    14.201         4        2.799          M
ram_side_chip0_data_pin[15] clk   R    15.271         4        2.799          M
ram_side_chip0_data_pin[1]  clk   R    14.261         4        2.983          M
ram_side_chip0_data_pin[2]  clk   R    13.699         4        2.794          M
ram_side_chip0_data_pin[3]  clk   R    11.372         4        2.788          M
ram_side_chip0_data_pin[4]  clk   R    11.385         4        2.788          M
ram_side_chip0_data_pin[5]  clk   R    11.812         4        2.788          M
ram_side_chip0_data_pin[6]  clk   R    14.831         4        2.799          M
ram_side_chip0_data_pin[7]  clk   R    11.848         4        2.796          M
ram_side_chip0_data_pin[8]  clk   R    11.379         4        2.788          M
ram_side_chip0_data_pin[9]  clk   R    14.905         4        2.792          M
ram_side_chip0_ldqm_pin     clk   R    14.741         4        3.301          M
ram_side_chip0_udqm_pin     clk   R    15.197         4        3.425          M
ram_side_chip1_data_pin[0]  clk   R    14.231         4        2.900          M
ram_side_chip1_data_pin[10] clk   R    13.769         4        2.787          M
ram_side_chip1_data_pin[11] clk   R    14.912         4        2.792          M
ram_side_chip1_data_pin[12] clk   R    13.811         4        2.799          M
ram_side_chip1_data_pin[13] clk   R    13.782         4        2.787          M
ram_side_chip1_data_pin[14] clk   R    12.936         4        2.707          M
ram_side_chip1_data_pin[15] clk   R    12.496         4        2.787          M
ram_side_chip1_data_pin[1]  clk   R    14.553         4        2.794          M
ram_side_chip1_data_pin[2]  clk   R    14.231         4        2.787          M
ram_side_chip1_data_pin[3]  clk   R    15.309         4        2.792          M
ram_side_chip1_data_pin[4]  clk   R    11.385         4        2.788          M
ram_side_chip1_data_pin[5]  clk   R    12.899         4        2.796          M
ram_side_chip1_data_pin[6]  clk   R    12.923         4        3.007          M
ram_side_chip1_data_pin[7]  clk   R    12.936         4        2.707          M
ram_side_chip1_data_pin[8]  clk   R    14.918         4        2.792          M
ram_side_chip1_data_pin[9]  clk   R    14.216         4        2.787          M
ram_side_chip1_ldqm_pin     clk   R    14.832         4        3.307          M
ram_side_chip1_udqm_pin     clk   R    14.543         4        3.228          M
ram_side_ras_n_pin          clk   R     7.797         4        2.536          M
ram_side_wr_en_pin          clk   R     7.797         4        2.536          M
soc_side_busy_pin           clk   R     7.785         4        2.528          M
soc_side_rd_data_pin[0]     clk   R     7.871         4        2.527          M
soc_side_rd_data_pin[10]    clk   R     7.815         4        2.527          M
soc_side_rd_data_pin[11]    clk   R     7.881         4        2.532          M
soc_side_rd_data_pin[12]    clk   R     7.871         4        2.527          M
soc_side_rd_data_pin[13]    clk   R     7.815         4        2.527          M
soc_side_rd_data_pin[14]    clk   R     7.807         4        2.539          M
soc_side_rd_data_pin[15]    clk   R     7.807         4        2.539          M
soc_side_rd_data_pin[16]    clk   R     7.815         4        2.527          M
soc_side_rd_data_pin[17]    clk   R     7.796         4        2.534          M
soc_side_rd_data_pin[18]    clk   R     7.815         4        2.527          M
soc_side_rd_data_pin[19]    clk   R     7.881         4        2.532          M
soc_side_rd_data_pin[1]     clk   R     7.871         4        2.527          M
soc_side_rd_data_pin[20]    clk   R     7.785         4        2.528          M
soc_side_rd_data_pin[21]    clk   R     7.797         4        2.536          M
soc_side_rd_data_pin[22]    clk   R     7.871         4        2.527          M
soc_side_rd_data_pin[23]    clk   R     7.871         4        2.527          M
soc_side_rd_data_pin[24]    clk   R     7.881         4        2.532          M
soc_side_rd_data_pin[25]    clk   R     7.815         4        2.527          M
soc_side_rd_data_pin[26]    clk   R     7.815         4        2.527          M
soc_side_rd_data_pin[27]    clk   R     7.881         4        2.532          M
soc_side_rd_data_pin[28]    clk   R     7.807         4        2.539          M
soc_side_rd_data_pin[29]    clk   R     7.815         4        2.527          M
soc_side_rd_data_pin[2]     clk   R     7.796         4        2.534          M
soc_side_rd_data_pin[30]    clk   R     7.871         4        2.527          M
soc_side_rd_data_pin[31]    clk   R     7.871         4        2.527          M
soc_side_rd_data_pin[3]     clk   R     7.785         4        2.528          M
soc_side_rd_data_pin[4]     clk   R     7.785         4        2.528          M
soc_side_rd_data_pin[5]     clk   R     7.785         4        2.528          M
soc_side_rd_data_pin[6]     clk   R     7.807         4        2.539          M
soc_side_rd_data_pin[7]     clk   R     7.797         4        2.536          M
soc_side_rd_data_pin[8]     clk   R     7.785         4        2.528          M
soc_side_rd_data_pin[9]     clk   R     7.881         4        2.532          M
soc_side_ready_pin          clk   R     7.785         4        2.528          M
WARNING: you must also run trce with hold speed: 4
WARNING: you must also run trce with hold speed: 6
WARNING: you must also run trce with setup speed: M



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
