# Tiny Tapeout project information
project:
  title:        "NE555EX"                 # Project title
  author:       "Mrredstone53"            # Your name
  discord:      ""                        # Optional
  description:  "NE555-inspired digital timer with astable/monostable/PWM/burst modes plus sync/retrigger/invert."
  language:     "SystemVerilog"
  clock_hz:     10000000                  # 10 MHz (set to 0 if you truly don't care)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_Mrredstone53_ne555ex"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_Mrredstone53_ne555ex.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names.
pinout:
  # Inputs
  ui[0]: "EN"
  ui[1]: "MODE0"
  ui[2]: "MODE1"
  ui[3]: "TRIG_FIRE"
  ui[4]: "SYNC"
  ui[5]: "INV_OUT"
  ui[6]: "RETRIG_EN"
  ui[7]: "PIN_RESET_N"      # 0 = reset (in addition to global rst_n)

  # Outputs
  uo[0]: "OUT"
  uo[1]: "DISCHARGE"
  uo[2]: "DONE"
  uo[3]: "DBG_STATE0"
  uo[4]: "DBG_STATE1"
  uo[5]: "DBG_STATE2"
  uo[6]: "DBG_CNT0"
  uo[7]: "DBG_CNT1"

  # Bidirectional pins (used as inputs in the provided design)
  uio[0]: "RATE0"
  uio[1]: "RATE1"
  uio[2]: "RATE2"
  uio[3]: "RATE3"
  uio[4]: "DUTY0"
  uio[5]: "DUTY1"
  uio[6]: "DUTY2"
  uio[7]: "DUTY3"

# Do not change!
yaml_version: 6
