

================================================================
== Vivado HLS Report for 'acc'
================================================================
* Date:           Sat Jan 11 14:24:37 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_latest_2020_Enero
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.000|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   37|  50000029|   37|  50000029|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+----------+
        |                         |              |  Latency  |  Interval | Pipeline |
        |         Instance        |    Module    | min | max | min | max |   Type   |
        +-------------------------+--------------+-----+-----+-----+-----+----------+
        |grp_readCalcData_fu_181  |readCalcData  |    0|    0|    1|    1| function |
        +-------------------------+--------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+----------+----------+-----------+-----------+-------------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |    max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+----------+----------+-----------+-----------+-------------+----------+
        |- Loop 1  |   29|  50000021|        30|          8|          8| 1 ~ 6250000 |    yes   |
        +----------+-----+----------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    116|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     21|    1668|   2695|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    966|
|Register         |        0|      -|    3578|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     21|    5246|   3809|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      9|       4|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |                      Instance                     |                    Module                    | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U161  |GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1  |        0|      2|  296|  438|
    |GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U162  |GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1  |        0|      2|  296|  438|
    |GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163  |GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1  |        0|      2|  296|  438|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U164   |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U165   |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U166   |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U167   |GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|
    |GapJunctionIP_mul_27ns_27ns_54_7_1_U168            |GapJunctionIP_mul_27ns_27ns_54_7_1            |        0|      3|  207|   19|
    |grp_readCalcData_fu_181                            |readCalcData                                  |        0|      0|    1|   78|
    +---------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+
    |Total                                              |                                              |        0|     21| 1668| 2695|
    +---------------------------------------------------+----------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_296_p2                    |     +    |      0|  0|  61|          54|           1|
    |C_data_V_data_00_status                          |    and   |      0|  0|   2|           1|           1|
    |F_acc_V_data_01_status                           |    and   |      0|  0|   2|           1|           1|
    |V_acc_V_data_01_status                           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp101        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage2_iter0                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage3_iter0_ignore_call59  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_291_p2                       |   icmp   |      0|  0|  29|          54|          54|
    |ap_block_pp0_stage5_01001                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage3_iter0                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state37_pp0_stage5_iter3                |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                    |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                            |          |      0|  0| 116|         121|          69|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |C_data_V_data_0_blk_n                    |   9|          2|    1|          2|
    |C_data_V_data_1_blk_n                    |   9|          2|    1|          2|
    |C_data_V_data_2_blk_n                    |   9|          2|    1|          2|
    |C_data_V_data_3_blk_n                    |   9|          2|    1|          2|
    |F_V_data_0_blk_n                         |   9|          2|    1|          2|
    |F_V_data_0_read                          |   9|          2|    1|          2|
    |F_V_data_1_blk_n                         |   9|          2|    1|          2|
    |F_V_data_1_read                          |   9|          2|    1|          2|
    |F_V_data_2_blk_n                         |   9|          2|    1|          2|
    |F_V_data_2_read                          |   9|          2|    1|          2|
    |F_V_data_3_blk_n                         |   9|          2|    1|          2|
    |F_V_data_3_read                          |   9|          2|    1|          2|
    |F_acc_V_data_0_blk_n                     |   9|          2|    1|          2|
    |F_acc_V_data_1_blk_n                     |   9|          2|    1|          2|
    |F_acc_V_data_2_blk_n                     |   9|          2|    1|          2|
    |F_acc_V_data_3_blk_n                     |   9|          2|    1|          2|
    |V_V_data_0_blk_n                         |   9|          2|    1|          2|
    |V_V_data_0_read                          |   9|          2|    1|          2|
    |V_V_data_1_blk_n                         |   9|          2|    1|          2|
    |V_V_data_1_read                          |   9|          2|    1|          2|
    |V_V_data_2_blk_n                         |   9|          2|    1|          2|
    |V_V_data_2_read                          |   9|          2|    1|          2|
    |V_V_data_3_blk_n                         |   9|          2|    1|          2|
    |V_V_data_3_read                          |   9|          2|    1|          2|
    |V_acc_V_data_0_blk_n                     |   9|          2|    1|          2|
    |V_acc_V_data_1_blk_n                     |   9|          2|    1|          2|
    |V_acc_V_data_2_blk_n                     |   9|          2|    1|          2|
    |V_acc_V_data_3_blk_n                     |   9|          2|    1|          2|
    |ap_NS_fsm                                |  85|         17|    1|         17|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_174_p4  |   9|          2|   54|        108|
    |grp_fu_201_p0                            |  44|          9|   32|        288|
    |grp_fu_201_p1                            |  44|          9|   32|        288|
    |grp_fu_205_p0                            |  44|          9|   32|        288|
    |grp_fu_205_p1                            |  44|          9|   32|        288|
    |grp_fu_209_p0                            |  44|          9|   32|        288|
    |grp_fu_209_p1                            |  44|          9|   32|        288|
    |grp_fu_213_p0                            |  44|          9|   32|        288|
    |grp_fu_213_p1                            |  27|          5|   32|        160|
    |grp_fu_217_p0                            |  44|          9|   32|        288|
    |grp_fu_217_p1                            |  27|          5|   32|        160|
    |grp_fu_221_p0                            |  44|          9|   32|        288|
    |grp_fu_221_p1                            |  27|          5|   32|        160|
    |grp_fu_225_p0                            |  44|          9|   32|        288|
    |grp_fu_225_p1                            |  27|          5|   32|        160|
    |indvar_flatten_reg_170                   |   9|          2|   54|        108|
    |real_start                               |   9|          2|    1|          2|
    |simConfig_BLOCK_NUMBERS_V_blk_n          |   9|          2|    1|          2|
    |simConfig_BLOCK_NUMBERS_V_out_blk_n      |   9|          2|    1|          2|
    |simConfig_rowsToSimulate_V_blk_n         |   9|          2|    1|          2|
    |simConfig_rowsToSimulate_V_out_blk_n     |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 966|        201|  592|       3823|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |F_vector_data_0_1_reg_386             |  32|   0|   32|          0|
    |F_vector_data_0_2_reg_446             |  32|   0|   32|          0|
    |F_vector_data_0_3_reg_486             |  32|   0|   32|          0|
    |F_vector_data_0_reg_326               |  32|   0|   32|          0|
    |F_vector_data_1_1_reg_391             |  32|   0|   32|          0|
    |F_vector_data_1_2_reg_451             |  32|   0|   32|          0|
    |F_vector_data_1_3_reg_491             |  32|   0|   32|          0|
    |F_vector_data_1_reg_331               |  32|   0|   32|          0|
    |F_vector_data_2_1_reg_396             |  32|   0|   32|          0|
    |F_vector_data_2_2_reg_456             |  32|   0|   32|          0|
    |F_vector_data_2_3_reg_496             |  32|   0|   32|          0|
    |F_vector_data_2_reg_336               |  32|   0|   32|          0|
    |F_vector_data_3_1_reg_401             |  32|   0|   32|          0|
    |F_vector_data_3_2_reg_461             |  32|   0|   32|          0|
    |F_vector_data_3_3_reg_501             |  32|   0|   32|          0|
    |F_vector_data_3_reg_341               |  32|   0|   32|          0|
    |V_vector_data_0_1_reg_406             |  32|   0|   32|          0|
    |V_vector_data_0_2_reg_466             |  32|   0|   32|          0|
    |V_vector_data_0_3_reg_506             |  32|   0|   32|          0|
    |V_vector_data_0_reg_346               |  32|   0|   32|          0|
    |V_vector_data_1_1_reg_411             |  32|   0|   32|          0|
    |V_vector_data_1_2_reg_471             |  32|   0|   32|          0|
    |V_vector_data_1_3_reg_511             |  32|   0|   32|          0|
    |V_vector_data_1_reg_351               |  32|   0|   32|          0|
    |V_vector_data_2_1_reg_416             |  32|   0|   32|          0|
    |V_vector_data_2_2_reg_476             |  32|   0|   32|          0|
    |V_vector_data_2_3_reg_516             |  32|   0|   32|          0|
    |V_vector_data_2_reg_356               |  32|   0|   32|          0|
    |V_vector_data_3_1_reg_421             |  32|   0|   32|          0|
    |V_vector_data_3_2_reg_481             |  32|   0|   32|          0|
    |V_vector_data_3_3_reg_521             |  32|   0|   32|          0|
    |V_vector_data_3_reg_361               |  32|   0|   32|          0|
    |ap_CS_fsm                             |  16|   0|   16|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |bound_reg_312                         |  54|   0|   54|          0|
    |dataTemp1_1_reg_736                   |  32|   0|   32|          0|
    |dataTemp1_2_reg_746                   |  32|   0|   32|          0|
    |dataTemp1_3_reg_756                   |  32|   0|   32|          0|
    |dataTemp1_4_reg_766                   |  32|   0|   32|          0|
    |dataTemp1_5_reg_776                   |  32|   0|   32|          0|
    |dataTemp1_6_reg_786                   |  32|   0|   32|          0|
    |dataTemp1_7_reg_796                   |  32|   0|   32|          0|
    |dataTemp1_reg_726                     |  32|   0|   32|          0|
    |dataTemp2_1_reg_741                   |  32|   0|   32|          0|
    |dataTemp2_2_reg_751                   |  32|   0|   32|          0|
    |dataTemp2_3_reg_761                   |  32|   0|   32|          0|
    |dataTemp2_4_reg_771                   |  32|   0|   32|          0|
    |dataTemp2_5_reg_781                   |  32|   0|   32|          0|
    |dataTemp2_6_reg_791                   |  32|   0|   32|          0|
    |dataTemp2_7_reg_801                   |  32|   0|   32|          0|
    |dataTemp2_reg_731                     |  32|   0|   32|          0|
    |exitcond_flatten_reg_317              |   1|   0|    1|          0|
    |grp_readCalcData_fu_181_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_next_reg_321           |  54|   0|   54|          0|
    |indvar_flatten_reg_170                |  54|   0|   54|          0|
    |start_once_reg                        |   1|   0|    1|          0|
    |tmp_1_i205_i_i_reg_571                |  32|   0|   32|          0|
    |tmp_1_i224_i_i_reg_591                |  32|   0|   32|          0|
    |tmp_1_i231_i_i_reg_631                |  32|   0|   32|          0|
    |tmp_1_i250_i_i_reg_651                |  32|   0|   32|          0|
    |tmp_1_i257_i_i_reg_671                |  32|   0|   32|          0|
    |tmp_1_i276_i_i_reg_691                |  32|   0|   32|          0|
    |tmp_1_i283_i_i_reg_711                |  32|   0|   32|          0|
    |tmp_1_i_i_i_reg_531                   |  32|   0|   32|          0|
    |tmp_2_i206_i_i_reg_576                |  32|   0|   32|          0|
    |tmp_2_i225_i_i_reg_596                |  32|   0|   32|          0|
    |tmp_2_i232_i_i_reg_636                |  32|   0|   32|          0|
    |tmp_2_i251_i_i_reg_656                |  32|   0|   32|          0|
    |tmp_2_i258_i_i_reg_676                |  32|   0|   32|          0|
    |tmp_2_i277_i_i_reg_696                |  32|   0|   32|          0|
    |tmp_2_i284_i_i_reg_716                |  32|   0|   32|          0|
    |tmp_2_i_i_i_reg_536                   |  32|   0|   32|          0|
    |tmp_3_i207_i_i_reg_581                |  32|   0|   32|          0|
    |tmp_3_i226_i_i_reg_601                |  32|   0|   32|          0|
    |tmp_3_i233_i_i_reg_641                |  32|   0|   32|          0|
    |tmp_3_i252_i_i_reg_661                |  32|   0|   32|          0|
    |tmp_3_i259_i_i_reg_681                |  32|   0|   32|          0|
    |tmp_3_i278_i_i_reg_701                |  32|   0|   32|          0|
    |tmp_3_i285_i_i_reg_721                |  32|   0|   32|          0|
    |tmp_3_i_i_i_reg_541                   |  32|   0|   32|          0|
    |tmp_data_0_4_reg_811                  |  32|   0|   32|          0|
    |tmp_data_0_5_reg_366                  |  32|   0|   32|          0|
    |tmp_data_0_6_reg_426                  |  32|   0|   32|          0|
    |tmp_data_0_7_reg_546                  |  32|   0|   32|          0|
    |tmp_data_0_8_reg_606                  |  32|   0|   32|          0|
    |tmp_data_0_reg_806                    |  32|   0|   32|          0|
    |tmp_data_1_4_reg_821                  |  32|   0|   32|          0|
    |tmp_data_1_5_reg_371                  |  32|   0|   32|          0|
    |tmp_data_1_6_reg_431                  |  32|   0|   32|          0|
    |tmp_data_1_7_reg_551                  |  32|   0|   32|          0|
    |tmp_data_1_8_reg_611                  |  32|   0|   32|          0|
    |tmp_data_1_reg_816                    |  32|   0|   32|          0|
    |tmp_data_2_4_reg_831                  |  32|   0|   32|          0|
    |tmp_data_2_5_reg_376                  |  32|   0|   32|          0|
    |tmp_data_2_6_reg_436                  |  32|   0|   32|          0|
    |tmp_data_2_7_reg_556                  |  32|   0|   32|          0|
    |tmp_data_2_8_reg_616                  |  32|   0|   32|          0|
    |tmp_data_2_reg_826                    |  32|   0|   32|          0|
    |tmp_data_3_4_reg_841                  |  32|   0|   32|          0|
    |tmp_data_3_5_reg_381                  |  32|   0|   32|          0|
    |tmp_data_3_6_reg_441                  |  32|   0|   32|          0|
    |tmp_data_3_7_reg_561                  |  32|   0|   32|          0|
    |tmp_data_3_8_reg_621                  |  32|   0|   32|          0|
    |tmp_data_3_reg_836                    |  32|   0|   32|          0|
    |tmp_i204_i_i_reg_566                  |  32|   0|   32|          0|
    |tmp_i223_i_i_reg_586                  |  32|   0|   32|          0|
    |tmp_i230_i_i_reg_626                  |  32|   0|   32|          0|
    |tmp_i249_i_i_reg_646                  |  32|   0|   32|          0|
    |tmp_i256_i_i_reg_666                  |  32|   0|   32|          0|
    |tmp_i275_i_i_reg_686                  |  32|   0|   32|          0|
    |tmp_i282_i_i_reg_706                  |  32|   0|   32|          0|
    |tmp_i_i_i_reg_526                     |  32|   0|   32|          0|
    |exitcond_flatten_reg_317              |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |3578|  32| 3515|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |  in |    1| ap_ctrl_hs |               acc              | return value |
|ap_rst                                 |  in |    1| ap_ctrl_hs |               acc              | return value |
|ap_start                               |  in |    1| ap_ctrl_hs |               acc              | return value |
|start_full_n                           |  in |    1| ap_ctrl_hs |               acc              | return value |
|ap_done                                | out |    1| ap_ctrl_hs |               acc              | return value |
|ap_continue                            |  in |    1| ap_ctrl_hs |               acc              | return value |
|ap_idle                                | out |    1| ap_ctrl_hs |               acc              | return value |
|ap_ready                               | out |    1| ap_ctrl_hs |               acc              | return value |
|start_out                              | out |    1| ap_ctrl_hs |               acc              | return value |
|start_write                            | out |    1| ap_ctrl_hs |               acc              | return value |
|simConfig_rowsToSimulate_V_dout        |  in |   27|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_rowsToSimulate_V_empty_n     |  in |    1|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_rowsToSimulate_V_read        | out |    1|   ap_fifo  |   simConfig_rowsToSimulate_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_dout         |  in |   27|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_empty_n      |  in |    1|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_BLOCK_NUMBERS_V_read         | out |    1|   ap_fifo  |    simConfig_BLOCK_NUMBERS_V   |    pointer   |
|simConfig_rowsToSimulate_V_out_din     | out |   27|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_full_n  |  in |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_write   | out |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_din      | out |   27|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_full_n   |  in |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_write    | out |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|F_V_data_0_dout                        |  in |   32|   ap_fifo  |           F_V_data_0           |    pointer   |
|F_V_data_0_empty_n                     |  in |    1|   ap_fifo  |           F_V_data_0           |    pointer   |
|F_V_data_0_read                        | out |    1|   ap_fifo  |           F_V_data_0           |    pointer   |
|F_V_data_1_dout                        |  in |   32|   ap_fifo  |           F_V_data_1           |    pointer   |
|F_V_data_1_empty_n                     |  in |    1|   ap_fifo  |           F_V_data_1           |    pointer   |
|F_V_data_1_read                        | out |    1|   ap_fifo  |           F_V_data_1           |    pointer   |
|F_V_data_2_dout                        |  in |   32|   ap_fifo  |           F_V_data_2           |    pointer   |
|F_V_data_2_empty_n                     |  in |    1|   ap_fifo  |           F_V_data_2           |    pointer   |
|F_V_data_2_read                        | out |    1|   ap_fifo  |           F_V_data_2           |    pointer   |
|F_V_data_3_dout                        |  in |   32|   ap_fifo  |           F_V_data_3           |    pointer   |
|F_V_data_3_empty_n                     |  in |    1|   ap_fifo  |           F_V_data_3           |    pointer   |
|F_V_data_3_read                        | out |    1|   ap_fifo  |           F_V_data_3           |    pointer   |
|V_V_data_0_dout                        |  in |   32|   ap_fifo  |           V_V_data_0           |    pointer   |
|V_V_data_0_empty_n                     |  in |    1|   ap_fifo  |           V_V_data_0           |    pointer   |
|V_V_data_0_read                        | out |    1|   ap_fifo  |           V_V_data_0           |    pointer   |
|V_V_data_1_dout                        |  in |   32|   ap_fifo  |           V_V_data_1           |    pointer   |
|V_V_data_1_empty_n                     |  in |    1|   ap_fifo  |           V_V_data_1           |    pointer   |
|V_V_data_1_read                        | out |    1|   ap_fifo  |           V_V_data_1           |    pointer   |
|V_V_data_2_dout                        |  in |   32|   ap_fifo  |           V_V_data_2           |    pointer   |
|V_V_data_2_empty_n                     |  in |    1|   ap_fifo  |           V_V_data_2           |    pointer   |
|V_V_data_2_read                        | out |    1|   ap_fifo  |           V_V_data_2           |    pointer   |
|V_V_data_3_dout                        |  in |   32|   ap_fifo  |           V_V_data_3           |    pointer   |
|V_V_data_3_empty_n                     |  in |    1|   ap_fifo  |           V_V_data_3           |    pointer   |
|V_V_data_3_read                        | out |    1|   ap_fifo  |           V_V_data_3           |    pointer   |
|C_data_V_data_0_dout                   |  in |   32|   ap_fifo  |         C_data_V_data_0        |    pointer   |
|C_data_V_data_0_empty_n                |  in |    1|   ap_fifo  |         C_data_V_data_0        |    pointer   |
|C_data_V_data_0_read                   | out |    1|   ap_fifo  |         C_data_V_data_0        |    pointer   |
|C_data_V_data_1_dout                   |  in |   32|   ap_fifo  |         C_data_V_data_1        |    pointer   |
|C_data_V_data_1_empty_n                |  in |    1|   ap_fifo  |         C_data_V_data_1        |    pointer   |
|C_data_V_data_1_read                   | out |    1|   ap_fifo  |         C_data_V_data_1        |    pointer   |
|C_data_V_data_2_dout                   |  in |   32|   ap_fifo  |         C_data_V_data_2        |    pointer   |
|C_data_V_data_2_empty_n                |  in |    1|   ap_fifo  |         C_data_V_data_2        |    pointer   |
|C_data_V_data_2_read                   | out |    1|   ap_fifo  |         C_data_V_data_2        |    pointer   |
|C_data_V_data_3_dout                   |  in |   32|   ap_fifo  |         C_data_V_data_3        |    pointer   |
|C_data_V_data_3_empty_n                |  in |    1|   ap_fifo  |         C_data_V_data_3        |    pointer   |
|C_data_V_data_3_read                   | out |    1|   ap_fifo  |         C_data_V_data_3        |    pointer   |
|F_acc_V_data_0_din                     | out |   32|   ap_fifo  |         F_acc_V_data_0         |    pointer   |
|F_acc_V_data_0_full_n                  |  in |    1|   ap_fifo  |         F_acc_V_data_0         |    pointer   |
|F_acc_V_data_0_write                   | out |    1|   ap_fifo  |         F_acc_V_data_0         |    pointer   |
|F_acc_V_data_1_din                     | out |   32|   ap_fifo  |         F_acc_V_data_1         |    pointer   |
|F_acc_V_data_1_full_n                  |  in |    1|   ap_fifo  |         F_acc_V_data_1         |    pointer   |
|F_acc_V_data_1_write                   | out |    1|   ap_fifo  |         F_acc_V_data_1         |    pointer   |
|F_acc_V_data_2_din                     | out |   32|   ap_fifo  |         F_acc_V_data_2         |    pointer   |
|F_acc_V_data_2_full_n                  |  in |    1|   ap_fifo  |         F_acc_V_data_2         |    pointer   |
|F_acc_V_data_2_write                   | out |    1|   ap_fifo  |         F_acc_V_data_2         |    pointer   |
|F_acc_V_data_3_din                     | out |   32|   ap_fifo  |         F_acc_V_data_3         |    pointer   |
|F_acc_V_data_3_full_n                  |  in |    1|   ap_fifo  |         F_acc_V_data_3         |    pointer   |
|F_acc_V_data_3_write                   | out |    1|   ap_fifo  |         F_acc_V_data_3         |    pointer   |
|V_acc_V_data_0_din                     | out |   32|   ap_fifo  |         V_acc_V_data_0         |    pointer   |
|V_acc_V_data_0_full_n                  |  in |    1|   ap_fifo  |         V_acc_V_data_0         |    pointer   |
|V_acc_V_data_0_write                   | out |    1|   ap_fifo  |         V_acc_V_data_0         |    pointer   |
|V_acc_V_data_1_din                     | out |   32|   ap_fifo  |         V_acc_V_data_1         |    pointer   |
|V_acc_V_data_1_full_n                  |  in |    1|   ap_fifo  |         V_acc_V_data_1         |    pointer   |
|V_acc_V_data_1_write                   | out |    1|   ap_fifo  |         V_acc_V_data_1         |    pointer   |
|V_acc_V_data_2_din                     | out |   32|   ap_fifo  |         V_acc_V_data_2         |    pointer   |
|V_acc_V_data_2_full_n                  |  in |    1|   ap_fifo  |         V_acc_V_data_2         |    pointer   |
|V_acc_V_data_2_write                   | out |    1|   ap_fifo  |         V_acc_V_data_2         |    pointer   |
|V_acc_V_data_3_din                     | out |   32|   ap_fifo  |         V_acc_V_data_3         |    pointer   |
|V_acc_V_data_3_full_n                  |  in |    1|   ap_fifo  |         V_acc_V_data_3         |    pointer   |
|V_acc_V_data_3_write                   | out |    1|   ap_fifo  |         V_acc_V_data_3         |    pointer   |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

