# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: DTX
attributes:
  dv_fc_scratch_exempt: "RSL"
  dv_testbuilder_model_generation: "True"
  mif_heading2: "DTX"
registers:
  - name: DTX_MIO_SEL(0..1)
    title: DTX MIO Select Register
    address: 0x11800FE000000 + a*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..24
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: VALUE
        bits: 23..0
        access: R/W
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: Debug select. Selects which signals to drive onto low/high 36-bit debug buses.


  - name: DTX_MIO_ENA(0..1)
    title: DTX MIO Data Enable Register
    address: 0x11800FE000020 + a*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..36
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ENA
        bits: 35..0
        access: R/W
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: |
          Output enable vector of which bits to drive onto the low/high 36-bit debug buses. Normally
          only one block will drive each bit.


  - name: DTX_MIO_DAT(0..1)
    title: DTX MIO Raw Data Register
    address: 0x11800FE000040 + a*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..36
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: RAW
        bits: 35..0
        access: RO/H
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: |
          Raw debug data captured by the DTX before the ENA is applied. This gives the ability to
          peek into blocks during an OCLA capture without OCLA reconfiguration.


  - name: DTX_MIO_CTL
    title: DTX MIO Control Register
    address: 0x11800FE000060
    bus: RSL
    fields:
      - name: --
        bits: 63..5
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ACTIVE
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: Force block's gated clocks on, so that the state of idle signals may be captured.

      - name: --
        bits: 3..2
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ECHOEN
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: |
          Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.
          Not applicable when software directly reads the DAT(0..1) registers.  For diagnostic use
          only.

      - name: SWAP
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Swap the high and low 36-bit debug bus outputs.


  - name: DTX_MIO_BCST_RSP
    title: DTX MIO Control Register
    address: 0x11800FE000080
    bus: RSL
    fields:
      - name: --
        bits: 63..1
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ENA
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Enable this DTX instance as the responder to DTX broadcast read/write operations.


  - name: DTX_RST_SEL(0..1)
    title: DTX RST Select Register
    address: 0x11800FE030000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_RST_ENA(0..1)
    title: DTX RST Data Enable Register
    address: 0x11800FE030020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_RST_DAT(0..1)
    title: DTX RST Raw Data Register
    address: 0x11800FE030040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_RST_CTL
    title: DTX RST Control Register
    address: 0x11800FE030060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_RST_BCST_RSP
    title: DTX RST Control Register
    address: 0x11800FE030080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_GMX(0..1)_SEL(0..1)
    title: DTX GMX Select Register
    address: 0x11800FE040000 + a*0x8*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_GMX(0..1)_ENA(0..1)
    title: DTX GMX Data Enable Register
    address: 0x11800FE040020 + a*0x8*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_GMX(0..1)_DAT(0..1)
    title: DTX GMX Raw Data Register
    address: 0x11800FE040040 + a*0x8*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_GMX(0..1)_CTL
    title: DTX GMX Control Register
    address: 0x11800FE040060 + a*0x8*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_GMX(0..1)_BCST_RSP
    title: DTX GMX Control Register
    address: 0x11800FE040080 + a*0x8*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_KEY_SEL(0..1)
    title: DTX KEY Select Register
    address: 0x11800FE100000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_KEY_ENA(0..1)
    title: DTX KEY Data Enable Register
    address: 0x11800FE100020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_KEY_DAT(0..1)
    title: DTX KEY Raw Data Register
    address: 0x11800FE100040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_KEY_CTL
    title: DTX KEY Control Register
    address: 0x11800FE100060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_KEY_BCST_RSP
    title: DTX KEY Control Register
    address: 0x11800FE100080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_FPA_SEL(0..1)
    title: DTX FPA Select Register
    address: 0x11800FE140000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_FPA_ENA(0..1)
    title: DTX FPA Data Enable Register
    address: 0x11800FE140020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_FPA_DAT(0..1)
    title: DTX FPA Raw Data Register
    address: 0x11800FE140040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_FPA_CTL
    title: DTX FPA Control Register
    address: 0x11800FE140060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_FPA_BCST_RSP
    title: DTX FPA Control Register
    address: 0x11800FE140080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_DFA_SEL(0..1)
    title: DTX DFA Select Register
    address: 0x11800FE1B8000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_DFA_ENA(0..1)
    title: DTX DFA Data Enable Register
    address: 0x11800FE1B8020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_DFA_DAT(0..1)
    title: DTX DFA Raw Data Register
    address: 0x11800FE1B8040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_DFA_CTL
    title: DTX DFA Control Register
    address: 0x11800FE1B8060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_DFA_BCST_RSP
    title: DTX DFA Control Register
    address: 0x11800FE1B8080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_L2C_TAD(0..0)_SEL(0..1)
    title: DTX L2C_TAD Select Register
    address: 0x11800FE240000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_L2C_TAD(0..0)_ENA(0..1)
    title: DTX L2C_TAD Data Enable Register
    address: 0x11800FE240020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_L2C_TAD(0..0)_DAT(0..1)
    title: DTX L2C_TAD Raw Data Register
    address: 0x11800FE240040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_L2C_TAD(0..0)_CTL
    title: DTX L2C_TAD Control Register
    address: 0x11800FE240060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_L2C_TAD(0..0)_BCST_RSP
    title: DTX L2C_TAD Control Register
    address: 0x11800FE240080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_IPD_SEL(0..1)
    title: DTX IPD Select Register
    address: 0x11800FE278000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_IPD_ENA(0..1)
    title: DTX IPD Data Enable Register
    address: 0x11800FE278020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_IPD_DAT(0..1)
    title: DTX IPD Raw Data Register
    address: 0x11800FE278040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_IPD_CTL
    title: DTX IPD Control Register
    address: 0x11800FE278060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_IPD_BCST_RSP
    title: DTX IPD Control Register
    address: 0x11800FE278080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_PKO_SEL(0..1)
    title: DTX PKO Select Register
    address: 0x11800FE280000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_PKO_ENA(0..1)
    title: DTX PKO Data Enable Register
    address: 0x11800FE280020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_PKO_DAT(0..1)
    title: DTX PKO Raw Data Register
    address: 0x11800FE280040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_PKO_CTL
    title: DTX PKO Control Register
    address: 0x11800FE280060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_PKO_BCST_RSP
    title: DTX PKO Control Register
    address: 0x11800FE280080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_TIM_SEL(0..1)
    title: DTX TIM Select Register
    address: 0x11800FE2C0000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_TIM_ENA(0..1)
    title: DTX TIM Data Enable Register
    address: 0x11800FE2C0020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_TIM_DAT(0..1)
    title: DTX TIM Raw Data Register
    address: 0x11800FE2C0040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_TIM_CTL
    title: DTX TIM Control Register
    address: 0x11800FE2C0060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_TIM_BCST_RSP
    title: DTX TIM Control Register
    address: 0x11800FE2C0080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_L2C_MCI(0..0)_SEL(0..1)
    title: DTX L2C_MCI Select Register
    address: 0x11800FE2E0000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_L2C_MCI(0..0)_ENA(0..1)
    title: DTX L2C_MCI Data Enable Register
    address: 0x11800FE2E0020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_L2C_MCI(0..0)_DAT(0..1)
    title: DTX L2C_MCI Raw Data Register
    address: 0x11800FE2E0040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_L2C_MCI(0..0)_CTL
    title: DTX L2C_MCI Control Register
    address: 0x11800FE2E0060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_L2C_MCI(0..0)_BCST_RSP
    title: DTX L2C_MCI Control Register
    address: 0x11800FE2E0080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_POW_SEL(0..1)
    title: DTX POW Select Register
    address: 0x11800FE338000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_POW_ENA(0..1)
    title: DTX POW Data Enable Register
    address: 0x11800FE338020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_POW_DAT(0..1)
    title: DTX POW Raw Data Register
    address: 0x11800FE338040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_POW_CTL
    title: DTX POW Control Register
    address: 0x11800FE338060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_POW_BCST_RSP
    title: DTX POW Control Register
    address: 0x11800FE338080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_USBDRD(0..1)_SEL(0..1)
    title: DTX USBDRD Select Register
    address: 0x11800FE340000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_USBDRD(0..1)_ENA(0..1)
    title: DTX USBDRD Data Enable Register
    address: 0x11800FE340020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_USBDRD(0..1)_DAT(0..1)
    title: DTX USBDRD Raw Data Register
    address: 0x11800FE340040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_USBDRD(0..1)_CTL
    title: DTX USBDRD Control Register
    address: 0x11800FE340060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_USBDRD(0..1)_BCST_RSP
    title: DTX USBDRD Control Register
    address: 0x11800FE340080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_SATA_SEL(0..1)
    title: DTX SATA Select Register
    address: 0x11800FE360000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_SATA_ENA(0..1)
    title: DTX SATA Data Enable Register
    address: 0x11800FE360020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_SATA_DAT(0..1)
    title: DTX SATA Raw Data Register
    address: 0x11800FE360040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_SATA_CTL
    title: DTX SATA Control Register
    address: 0x11800FE360060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_SATA_BCST_RSP
    title: DTX SATA Control Register
    address: 0x11800FE360080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_L2C_CBC(0..0)_SEL(0..1)
    title: DTX L2C_CBC Select Register
    address: 0x11800FE420000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_L2C_CBC(0..0)_ENA(0..1)
    title: DTX L2C_CBC Data Enable Register
    address: 0x11800FE420020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_L2C_CBC(0..0)_DAT(0..1)
    title: DTX L2C_CBC Raw Data Register
    address: 0x11800FE420040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_L2C_CBC(0..0)_CTL
    title: DTX L2C_CBC Control Register
    address: 0x11800FE420060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_L2C_CBC(0..0)_BCST_RSP
    title: DTX L2C_CBC Control Register
    address: 0x11800FE420080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_LMC(0..0)_SEL(0..1)
    title: DTX LMC Select Register
    address: 0x11800FE440000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_LMC(0..0)_ENA(0..1)
    title: DTX LMC Data Enable Register
    address: 0x11800FE440020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_LMC(0..0)_DAT(0..1)
    title: DTX LMC Raw Data Register
    address: 0x11800FE440040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_LMC(0..0)_CTL
    title: DTX LMC Control Register
    address: 0x11800FE440060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_LMC(0..0)_BCST_RSP
    title: DTX LMC Control Register
    address: 0x11800FE440080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_PIP_SEL(0..1)
    title: DTX PIP Select Register
    address: 0x11800FE500000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_PIP_ENA(0..1)
    title: DTX PIP Data Enable Register
    address: 0x11800FE500020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_PIP_DAT(0..1)
    title: DTX PIP Raw Data Register
    address: 0x11800FE500040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_PIP_CTL
    title: DTX PIP Control Register
    address: 0x11800FE500060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_PIP_BCST_RSP
    title: DTX PIP Control Register
    address: 0x11800FE500080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_PCS(0..1)_SEL(0..1)
    title: DTX PCS Select Register
    address: 0x11800FE580000 + a*0x8*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_PCS(0..1)_ENA(0..1)
    title: DTX PCS Data Enable Register
    address: 0x11800FE580020 + a*0x8*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_PCS(0..1)_DAT(0..1)
    title: DTX PCS Raw Data Register
    address: 0x11800FE580040 + a*0x8*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_PCS(0..1)_CTL
    title: DTX PCS Control Register
    address: 0x11800FE580060 + a*0x8*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_PCS(0..1)_BCST_RSP
    title: DTX PCS Control Register
    address: 0x11800FE580080 + a*0x8*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_PEM(0..2)_SEL(0..1)
    title: DTX PEM Select Register
    address: 0x11800FE600000 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_PEM(0..2)_ENA(0..1)
    title: DTX PEM Data Enable Register
    address: 0x11800FE600020 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_PEM(0..2)_DAT(0..1)
    title: DTX PEM Raw Data Register
    address: 0x11800FE600040 + a*0x8000 + b*0x8
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_PEM(0..2)_CTL
    title: DTX PEM Control Register
    address: 0x11800FE600060 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_CTL

  - name: DTX_PEM(0..2)_BCST_RSP
    title: DTX PEM Control Register
    address: 0x11800FE600080 + a*0x8000
    bus: RSL
    attributes:
      exempt_natural_alignment: "a"
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_AGL_SEL(0..1)
    title: DTX AGL Select Register
    address: 0x11800FE700000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_AGL_ENA(0..1)
    title: DTX AGL Data Enable Register
    address: 0x11800FE700020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_AGL_DAT(0..1)
    title: DTX AGL Raw Data Register
    address: 0x11800FE700040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_AGL_CTL
    title: DTX AGL Control Register
    address: 0x11800FE700060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_AGL_BCST_RSP
    title: DTX AGL Control Register
    address: 0x11800FE700080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_IOB_SEL(0..1)
    title: DTX IOB Select Register
    address: 0x11800FE780000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_IOB_ENA(0..1)
    title: DTX IOB Data Enable Register
    address: 0x11800FE780020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_IOB_DAT(0..1)
    title: DTX IOB Raw Data Register
    address: 0x11800FE780040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_IOB_CTL
    title: DTX IOB Control Register
    address: 0x11800FE780060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_IOB_BCST_RSP
    title: DTX IOB Control Register
    address: 0x11800FE780080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_BROADCAST_SEL(0..1)
    title: DTX BROADCAST Select Register
    address: 0x11800FE7F0000 + a*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..24
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: VALUE
        bits: 23..0
        access: R/W
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: Debug select. Selects which signals to drive onto low/high 36-bit debug buses.


  - name: DTX_BROADCAST_ENA(0..1)
    title: DTX BROADCAST Data Enable Register
    address: 0x11800FE7F0020 + a*0x8
    bus: RSL
    fields:
      - name: --
        bits: 63..36
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ENA
        bits: 35..0
        access: R/W
        reset: 0x0
        typical: 0x0
        attributes:
          dv_uvm_cov_val_disable: "True"
        description: |
          Output enable vector of which bits to drive onto the low/high 36-bit debug buses. Normally
          only one block will drive each bit.


  - name: DTX_BROADCAST_CTL
    title: DTX BROADCAST Control Register
    address: 0x11800FE7F0060
    bus: RSL
    fields:
      - name: --
        bits: 63..5
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ACTIVE
        bits: 4
        access: R/W
        reset: 0
        typical: 0
        description: Force block's gated clocks on, so that the state of idle signals may be captured.

      - name: --
        bits: 3..2
        access: RAZ
        reset: 0x0
        typical: 0x0
        description: Reserved.

      - name: ECHOEN
        bits: 1
        access: R/W
        reset: 0
        typical: 0
        description: |
          Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.
          Not applicable when software directly reads the DAT(0..1) registers.  For diagnostic use
          only.

      - name: SWAP
        bits: 0
        access: R/W
        reset: 0
        typical: 0
        description: Swap the high and low 36-bit debug bus outputs.


  - name: DTX_SLI_SEL(0..1)
    title: DTX SLI Select Register
    address: 0x11800FE8F8000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_SLI_ENA(0..1)
    title: DTX SLI Data Enable Register
    address: 0x11800FE8F8020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_SLI_DAT(0..1)
    title: DTX SLI Raw Data Register
    address: 0x11800FE8F8040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_SLI_CTL
    title: DTX SLI Control Register
    address: 0x11800FE8F8060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_SLI_BCST_RSP
    title: DTX SLI Control Register
    address: 0x11800FE8F8080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP

  - name: DTX_DPI_SEL(0..1)
    title: DTX DPI Select Register
    address: 0x11800FEEF8000 + a*0x8
    bus: RSL
    inherits: DTX_MIO_SEL(0..1)

  - name: DTX_DPI_ENA(0..1)
    title: DTX DPI Data Enable Register
    address: 0x11800FEEF8020 + a*0x8
    bus: RSL
    inherits: DTX_MIO_ENA(0..1)

  - name: DTX_DPI_DAT(0..1)
    title: DTX DPI Raw Data Register
    address: 0x11800FEEF8040 + a*0x8
    bus: RSL
    inherits: DTX_MIO_DAT(0..1)

  - name: DTX_DPI_CTL
    title: DTX DPI Control Register
    address: 0x11800FEEF8060
    bus: RSL
    inherits: DTX_MIO_CTL

  - name: DTX_DPI_BCST_RSP
    title: DTX DPI Control Register
    address: 0x11800FEEF8080
    bus: RSL
    inherits: DTX_MIO_BCST_RSP


