
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003286                       # Number of seconds simulated
sim_ticks                                  3286117209                       # Number of ticks simulated
final_tick                               574789040328                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 407275                       # Simulator instruction rate (inst/s)
host_op_rate                                   524104                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 311562                       # Simulator tick rate (ticks/s)
host_mem_usage                               16930108                       # Number of bytes of host memory used
host_seconds                                 10547.24                       # Real time elapsed on the host
sim_insts                                  4295626010                       # Number of instructions simulated
sim_ops                                    5527843324                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       147840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        47104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        45824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        71552                       # Number of bytes read from this memory
system.physmem.bytes_read::total               319744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       157696                       # Number of bytes written to this memory
system.physmem.bytes_written::total            157696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1155                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          368                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          358                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          559                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2498                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1232                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1232                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       584276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     44989266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       545324                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14334242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       623228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13944725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       506373                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21774026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                97301459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       584276                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       545324                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       623228                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       506373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2259201                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47988550                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47988550                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47988550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       584276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     44989266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       545324                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14334242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       623228                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13944725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       506373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21774026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145290009                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7880378                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2874228                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510412                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185742                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1416137                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374193                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207781                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5770                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3385783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15986224                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2874228                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581974                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3292394                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         910206                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        372161                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669090                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7773782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.369868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.174737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4481388     57.65%     57.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164342      2.11%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298139      3.84%     63.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281720      3.62%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456277      5.87%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476367      6.13%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114145      1.47%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85984      1.11%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415420     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7773782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364732                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.028611                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3494301                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       360006                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3183939                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12811                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722715                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313990                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          726                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17893572                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722715                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3643123                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         117824                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42008                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3046417                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       201686                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17410166                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69246                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80785                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23129739                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79268092                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79268092                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8216689                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2044                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           544309                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2667836                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583429                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9961                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       195744                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16457910                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13845169                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18848                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5032651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13798744                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7773782                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.781008                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841055                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2709708     34.86%     34.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1448483     18.63%     53.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1254854     16.14%     69.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       774184      9.96%     79.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       807826     10.39%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472674      6.08%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211268      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56136      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38649      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7773782                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          55016     66.34%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17793     21.45%     87.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10127     12.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10865157     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109543      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374150     17.15%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495319      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13845169                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.756917                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82936                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005990                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35565903                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21492611                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13384296                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13928105                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34413                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       782882                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144488                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722715                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          61744                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5612                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16459915                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19596                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2667836                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583429                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3099                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98024                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110059                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208083                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13580815                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2279675                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264353                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762599                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048997                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482924                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.723371                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13399834                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13384296                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8219470                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20107166                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.698433                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408783                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5088200                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186033                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7051067                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.612774                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.310125                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3253814     46.15%     46.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494738     21.20%     67.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834200     11.83%     79.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       284025      4.03%     83.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272968      3.87%     87.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113538      1.61%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298265      4.23%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88739      1.26%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410780      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7051067                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410780                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23100265                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33643290                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 106596                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.788038                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.788038                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.268975                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.268975                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62795401                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17554103                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18411891                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7880378                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2922839                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2383149                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196858                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1198619                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1135598                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          313102                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8681                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2917563                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16042187                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2922839                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1448700                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3557470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1041515                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        479429                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1439844                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95434                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7796789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4239319     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          234646      3.01%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          436254      5.60%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          437777      5.61%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          271501      3.48%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          218160      2.80%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          134837      1.73%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          127149      1.63%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1697146     21.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7796789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370901                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035713                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3043698                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       474075                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3416479                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21038                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        841498                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       494520                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          784                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19228588                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3393                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        841498                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3266485                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          94249                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        77315                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3210674                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       306564                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18534886                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        127212                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        93945                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26049997                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86434713                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86434713                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16052470                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9997446                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3296                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1580                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           857834                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1713007                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       871955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10836                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       329191                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17466410                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13895887                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27750                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5932577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18134675                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      7796789                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782258                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895275                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2664184     34.17%     34.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1688711     21.66%     55.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1136176     14.57%     70.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       733493      9.41%     79.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       771619      9.90%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       371316      4.76%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       295940      3.80%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67151      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68199      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7796789                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86371     72.66%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16254     13.67%     86.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16246     13.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11625793     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       186674      1.34%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1580      0.01%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1344628      9.68%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       737212      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13895887                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.763353                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118871                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008554                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35735183                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23402176                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13575790                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14014758                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        44080                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       666701                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       209168                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        841498                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          48846                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8520                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17469577                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        34858                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1713007                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       871955                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1580                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6717                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121413                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110124                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231537                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13710584                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1282624                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       185302                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2002974                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1945360                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            720350                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.739838                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13580080                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13575790                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8649247                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24803567                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.722733                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348710                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9348649                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11510627                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5958925                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198460                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6955291                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654945                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147854                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2634124     37.87%     37.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1950826     28.05%     65.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       809468     11.64%     77.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       404539      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       402937      5.79%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       164425      2.36%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       165391      2.38%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87619      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       335962      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6955291                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9348649                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11510627                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1709082                       # Number of memory references committed
system.switch_cpus1.commit.loads              1046298                       # Number of loads committed
system.switch_cpus1.commit.membars               1580                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1661341                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10370211                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       237368                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       335962                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24088881                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35781246                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3047                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  83589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9348649                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11510627                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9348649                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842943                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842943                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.186320                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.186320                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61580139                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18868082                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17673259                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3160                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7880378                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2975508                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2429382                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       199721                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1248458                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1168745                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          305866                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8814                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3076036                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16154346                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2975508                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1474611                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3499962                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1039432                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        438075                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1497564                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        77363                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7852162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.340781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4352200     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          285875      3.64%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          431169      5.49%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          297115      3.78%     68.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          209285      2.67%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          202829      2.58%     73.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          122568      1.56%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          263660      3.36%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1687461     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7852162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377584                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.049946                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3164714                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       459949                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3340620                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48994                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        837872                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       499295                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19335352                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        837872                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3343386                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47399                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       156870                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3207235                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       259389                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18752144                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        107428                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        88854                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26312357                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87268866                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87268866                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16149303                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10163037                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3362                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1609                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           777902                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1718439                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       875767                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10407                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       208511                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17468510                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3213                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13941088                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27886                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5849975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17877665                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7852162                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.775446                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.921738                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2810562     35.79%     35.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1589180     20.24%     56.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1104141     14.06%     70.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       750530      9.56%     79.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       770373      9.81%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       364275      4.64%     94.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       326522      4.16%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62595      0.80%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73984      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7852162                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          75655     70.62%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14989     13.99%     84.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16480     15.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11659438     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       175854      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1604      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1369972      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       734220      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13941088                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.769089                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             107124                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007684                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35869342                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23321735                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13551643                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14048212                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        43824                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       669051                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          576                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       208352                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        837872                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24928                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4620                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17471725                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63099                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1718439                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       875767                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1609                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3882                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       120626                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       109689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       230315                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13682387                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1280173                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       258695                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1995937                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1944775                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            715764                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.736260                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13557627                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13551643                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8773728                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24923226                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.719669                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352030                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9389382                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11573828                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5897903                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3208                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       201128                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7014290                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.650036                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176823                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2680905     38.22%     38.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2012204     28.69%     66.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       761232     10.85%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       425858      6.07%     83.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       355665      5.07%     88.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       159659      2.28%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       152179      2.17%     93.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       105147      1.50%     94.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       361441      5.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7014290                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9389382                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11573828                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1716800                       # Number of memory references committed
system.switch_cpus2.commit.loads              1049385                       # Number of loads committed
system.switch_cpus2.commit.membars               1604                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1679144                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10419525                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       239394                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       361441                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24124580                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35781901                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  28216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9389382                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11573828                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9389382                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.839286                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.839286                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.191489                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.191489                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61449602                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18850382                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17779744                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3208                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7880378                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2891893                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2354004                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       194135                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1228475                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1136361                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          295576                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8670                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3191277                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15791329                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2891893                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1431937                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3314697                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         994942                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        480053                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1559118                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77215                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7783576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.499037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.303069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4468879     57.41%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          177760      2.28%     59.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          231993      2.98%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          350041      4.50%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          341261      4.38%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          259148      3.33%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152785      1.96%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          231593      2.98%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1570116     20.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7783576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366974                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.003880                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3297901                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       469966                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3192895                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25469                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        797343                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       488661                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18881288                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1188                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        797343                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3473190                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          94719                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       119351                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3039016                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       259955                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18324194                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        112654                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81776                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     25536643                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85325306                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85325306                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15839854                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9696732                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3885                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2191                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           740986                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1697274                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       898389                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17658                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       317926                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17026257                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3695                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13696152                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25573                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5558103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     16916330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          599                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7783576                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.759622                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895646                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2690477     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1715931     22.05%     56.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1114932     14.32%     70.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       752883      9.67%     80.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       704924      9.06%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       375770      4.83%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       276483      3.55%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        83144      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69032      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7783576                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66967     69.24%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13828     14.30%     83.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15917     16.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11398752     83.23%     83.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       193436      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1547      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1351594      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       750823      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13696152                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.738007                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96713                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007061                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35298165                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22588135                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13309665                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13792865                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46785                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       652052                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          213                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       228503                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        797343                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          54905                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9238                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17029952                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       112464                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1697274                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       898389                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2147                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7071                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           84                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118208                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227978                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13432278                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1272256                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       263873                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2006556                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1881984                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            734300                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.704522                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13313305                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13309665                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8550189                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24008842                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.688963                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356127                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9276726                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11401592                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5628385                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3096                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       197116                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      6986233                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.632009                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151669                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2680863     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2016213     28.86%     67.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       740740     10.60%     77.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       423223      6.06%     83.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       354161      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       178104      2.55%     91.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       171091      2.45%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        74184      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       347654      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      6986233                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9276726                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11401592                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1715108                       # Number of memory references committed
system.switch_cpus3.commit.loads              1045222                       # Number of loads committed
system.switch_cpus3.commit.membars               1548                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1635345                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10276918                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       232658                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       347654                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23668556                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34857822                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2994                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  96802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9276726                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11401592                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9276726                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.849478                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.849478                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.177193                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.177193                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60440247                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18384272                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17442750                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3096                       # number of misc regfile writes
system.l2.replacements                           2498                       # number of replacements
system.l2.tagsinuse                      65535.933160                       # Cycle average of tags in use
system.l2.total_refs                          1302953                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68034                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.151498                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4562.248107                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.909112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    596.730592                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.958142                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    180.530450                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.569800                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    173.228873                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970338                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    294.724563                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              1.237519                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          22241.018944                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          11682.551947                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           9893.525752                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          15852.729020                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.069614                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000227                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.009105                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002755                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000238                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002643                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.004497                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000019                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.339371                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.178262                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.150963                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.241893                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3904                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3332                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2757                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4273                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14266                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5414                       # number of Writeback hits
system.l2.Writeback_hits::total                  5414                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3904                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3332                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2757                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4273                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14266                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3904                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3332                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2757                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4273                       # number of overall hits
system.l2.overall_hits::total                   14266                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1155                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          368                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          358                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          559                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2498                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1155                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          368                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          358                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          559                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2498                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1155                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          368                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          358                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          559                       # number of overall misses
system.l2.overall_misses::total                  2498                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       853602                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     70269913                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       769589                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     24477999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       819654                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     22405207                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       842200                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     34439683                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       154877847                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       853602                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     70269913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       769589                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     24477999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       819654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     22405207                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       842200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     34439683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        154877847                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       853602                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     70269913                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       769589                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     24477999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       819654                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     22405207                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       842200                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     34439683                       # number of overall miss cycles
system.l2.overall_miss_latency::total       154877847                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5059                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3700                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3115                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4832                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               16764                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5414                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5414                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5059                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3700                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3115                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4832                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16764                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5059                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3700                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3115                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4832                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16764                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.228306                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.099459                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.114928                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.115687                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.149010                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.228306                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.099459                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.114928                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.115687                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.149010                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.228306                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.099459                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.114928                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.115687                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.149010                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 56906.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 60839.751515                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54970.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 66516.301630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51228.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 62584.377095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 64784.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 61609.450805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62000.739392                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 56906.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 60839.751515                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54970.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 66516.301630                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51228.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 62584.377095                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 64784.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 61609.450805                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62000.739392                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 56906.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 60839.751515                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54970.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 66516.301630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51228.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 62584.377095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 64784.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 61609.450805                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62000.739392                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1232                       # number of writebacks
system.l2.writebacks::total                      1232                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1155                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          368                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          358                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          559                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2498                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2498                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2498                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       765220                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     63548250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       689439                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     22352861                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       725374                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     20345799                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       766732                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     31192176                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    140385851                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       765220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     63548250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       689439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     22352861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       725374                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     20345799                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       766732                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     31192176                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    140385851                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       765220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     63548250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       689439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     22352861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       725374                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     20345799                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       766732                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     31192176                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    140385851                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.228306                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.099459                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.114928                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.115687                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.149010                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.228306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.099459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.114928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.115687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.149010                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.228306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.099459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.114928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.115687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.149010                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51014.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55020.129870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49245.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 60741.470109                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45335.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 56831.840782                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 58979.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55799.957066                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56199.299840                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 51014.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55020.129870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 49245.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 60741.470109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 45335.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 56831.840782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 58979.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 55799.957066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56199.299840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 51014.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55020.129870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 49245.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 60741.470109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 45335.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 56831.840782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 58979.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 55799.957066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56199.299840                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.909085                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701186                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848157.169742                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.909085                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023893                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868444                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1669072                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1669072                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1669072                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1669072                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1669072                       # number of overall hits
system.cpu0.icache.overall_hits::total        1669072                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       992260                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       992260                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       992260                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       992260                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       992260                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       992260                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669090                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669090                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669090                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669090                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669090                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669090                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 55125.555556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55125.555556                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 55125.555556                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55125.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 55125.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55125.555556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       868879                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       868879                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       868879                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       868879                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       868879                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       868879                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57925.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57925.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57925.266667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57925.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57925.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57925.266667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5059                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936611                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5315                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42132.946566                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.875122                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.124878                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.776856                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.223144                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068254                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068254                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505194                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505194                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505194                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505194                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15048                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15048                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15048                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15048                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15048                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15048                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    610066230                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    610066230                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    610066230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    610066230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    610066230                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    610066230                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083302                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083302                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520242                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520242                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520242                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520242                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007223                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007223                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005971                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005971                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005971                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005971                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 40541.349681                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40541.349681                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 40541.349681                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40541.349681                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 40541.349681                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40541.349681                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1405                       # number of writebacks
system.cpu0.dcache.writebacks::total             1405                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9989                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9989                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9989                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9989                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5059                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5059                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5059                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5059                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5059                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5059                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    102390162                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    102390162                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    102390162                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    102390162                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    102390162                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    102390162                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002428                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002428                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002007                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002007                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002007                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20239.209725                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20239.209725                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20239.209725                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20239.209725                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20239.209725                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20239.209725                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.958117                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086079512                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345744.086393                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.958117                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022369                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1439828                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1439828                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1439828                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1439828                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1439828                       # number of overall hits
system.cpu1.icache.overall_hits::total        1439828                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       989249                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       989249                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       989249                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       989249                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       989249                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       989249                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1439844                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1439844                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1439844                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1439844                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1439844                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1439844                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 61828.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61828.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 61828.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61828.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 61828.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61828.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       788576                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       788576                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       788576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       788576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       788576                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       788576                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56326.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56326.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 56326.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56326.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 56326.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56326.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3700                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166197269                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3956                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              42011.443124                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   218.987486                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    37.012514                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.855420                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.144580                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       977993                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         977993                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       659674                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        659674                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1580                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1580                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1580                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1580                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1637667                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1637667                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1637667                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1637667                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9711                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9711                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9711                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9711                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9711                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9711                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    303674789                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    303674789                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    303674789                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    303674789                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    303674789                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    303674789                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       987704                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       987704                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       659674                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       659674                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1580                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1580                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1647378                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1647378                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1647378                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1647378                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009832                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009832                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005895                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005895                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005895                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005895                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31271.217073                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31271.217073                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31271.217073                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31271.217073                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31271.217073                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31271.217073                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          886                       # number of writebacks
system.cpu1.dcache.writebacks::total              886                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6011                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6011                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6011                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6011                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6011                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6011                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3700                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3700                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3700                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3700                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3700                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3700                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     49673045                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     49673045                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     49673045                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     49673045                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     49673045                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     49673045                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003746                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002246                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002246                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002246                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002246                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13425.147297                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13425.147297                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13425.147297                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13425.147297                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13425.147297                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13425.147297                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.569768                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089438832                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358092.709957                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.569768                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024952                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739695                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1497545                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1497545                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1497545                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1497545                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1497545                       # number of overall hits
system.cpu2.icache.overall_hits::total        1497545                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1031618                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1031618                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1031618                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1031618                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1031618                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1031618                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1497564                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1497564                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1497564                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1497564                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1497564                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1497564                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54295.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54295.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54295.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54295.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54295.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54295.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       845179                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       845179                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       845179                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       845179                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       845179                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       845179                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52823.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52823.687500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 52823.687500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52823.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 52823.687500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52823.687500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3115                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161227636                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3371                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              47827.836250                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.681302                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.318698                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.830786                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.169214                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       974548                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         974548                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       664207                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        664207                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1608                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1608                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1604                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1604                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1638755                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1638755                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1638755                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1638755                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6382                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6382                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6382                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6382                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6382                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6382                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    169744897                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    169744897                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    169744897                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    169744897                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    169744897                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    169744897                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       980930                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       980930                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       664207                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       664207                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1645137                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1645137                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1645137                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1645137                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006506                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006506                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003879                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 26597.445472                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26597.445472                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 26597.445472                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26597.445472                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 26597.445472                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26597.445472                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          808                       # number of writebacks
system.cpu2.dcache.writebacks::total              808                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3267                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3267                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3267                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3267                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3267                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3267                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3115                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3115                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3115                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3115                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3115                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3115                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     47039157                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     47039157                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     47039157                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     47039157                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     47039157                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     47039157                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15100.852970                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15100.852970                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15100.852970                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15100.852970                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15100.852970                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15100.852970                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970315                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086612294                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190750.592742                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970315                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1559099                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1559099                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1559099                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1559099                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1559099                       # number of overall hits
system.cpu3.icache.overall_hits::total        1559099                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1240020                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1240020                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1240020                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1240020                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1240020                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1240020                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1559118                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1559118                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1559118                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1559118                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1559118                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1559118                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 65264.210526                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65264.210526                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 65264.210526                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65264.210526                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 65264.210526                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65264.210526                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       855870                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       855870                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       855870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       855870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       855870                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       855870                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 65836.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65836.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 65836.153846                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65836.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 65836.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65836.153846                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4832                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170718271                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5088                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33553.119300                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.394115                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.605885                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884352                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115648                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       967508                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         967508                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       666400                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        666400                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1636                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1636                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1548                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1548                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1633908                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1633908                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1633908                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1633908                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12455                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12455                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          305                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          305                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12760                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12760                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12760                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12760                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    383423341                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    383423341                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     16797997                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     16797997                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    400221338                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    400221338                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    400221338                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    400221338                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       979963                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       979963                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       666705                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       666705                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1548                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1548                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1646668                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1646668                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1646668                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1646668                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012710                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012710                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000457                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000457                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007749                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007749                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007749                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007749                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30784.692172                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30784.692172                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 55075.400000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 55075.400000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 31365.308621                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31365.308621                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 31365.308621                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31365.308621                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        37329                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        37329                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2315                       # number of writebacks
system.cpu3.dcache.writebacks::total             2315                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7623                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7623                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          305                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          305                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7928                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7928                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7928                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7928                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4832                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4832                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4832                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4832                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4832                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4832                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     73181261                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     73181261                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     73181261                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     73181261                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     73181261                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     73181261                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004931                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004931                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002934                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002934                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002934                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002934                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15145.128518                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15145.128518                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15145.128518                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15145.128518                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15145.128518                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15145.128518                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
