
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.187350                       # Number of seconds simulated
sim_ticks                                187350485500                       # Number of ticks simulated
final_tick                               16631752398500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61279                       # Simulator instruction rate (inst/s)
host_op_rate                                    80570                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              114806116                       # Simulator tick rate (ticks/s)
host_mem_usage                                2869084                       # Number of bytes of host memory used
host_seconds                                  1631.89                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     131480904                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst               704                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         172207232                       # Number of bytes read from this memory
system.physmem.bytes_read::total            172207936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          704                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total             704                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     82520448                       # Number of bytes written to this memory
system.physmem.bytes_written::total          82520448                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 11                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2690738                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2690749                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1289382                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1289382                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 3758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            919171528                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               919175286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            3758                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               3758                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         440460284                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              440460284                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         440460284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                3758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           919171528                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1359635569                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        2691419                       # number of replacements
system.l2.tagsinuse                       4089.477188                       # Cycle average of tags in use
system.l2.total_refs                          1695534                       # Total number of references to valid blocks.
system.l2.sampled_refs                        2695514                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.629021                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   16445359518000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            12.307755                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.026286                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            4077.143147                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003005                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000006                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.995396                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.998408                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               220822                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  220822                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1479570                       # number of Writeback hits
system.l2.Writeback_hits::total               1479570                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               4047                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4047                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                224869                       # number of demand (read+write) hits
system.l2.demand_hits::total                   224869                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               224869                       # number of overall hits
system.l2.overall_hits::total                  224869                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            2690646                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2690657                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  92                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2690738                       # number of demand (read+write) misses
system.l2.demand_misses::total                2690749                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 11                       # number of overall misses
system.l2.overall_misses::cpu.data            2690738                       # number of overall misses
system.l2.overall_misses::total               2690749                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst       598500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 148220685000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    148221283500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      4831500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4831500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst        598500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  148225516500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     148226115000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst       598500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 148225516500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    148226115000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2911468                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2911479                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1479570                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1479570                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           4139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4139                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                11                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2915607                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2915618                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               11                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2915607                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2915618                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.924154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.924155                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.022228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.022228                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.922874                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.922874                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.922874                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.922874                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 54409.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55087.397227                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55087.394454                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52516.304348                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52516.304348                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 54409.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 55087.309318                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55087.306546                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 54409.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 55087.309318                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55087.306546                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1289382                       # number of writebacks
system.l2.writebacks::total                   1289382                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       2690646                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2690657                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             92                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2690738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2690749                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2690738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2690749                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst       464000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 115506882500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 115507346500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3695500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3695500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst       464000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 115510578000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 115511042000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst       464000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 115510578000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 115511042000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.924154                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.924155                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.022228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.022228                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.922874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922874                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.922874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.922874                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 42181.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42929.052168                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42929.049113                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40168.478261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40168.478261                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 42181.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42928.957780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42928.954726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 42181.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42928.957780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42928.954726                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 8667305                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8667305                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            200137                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2964033                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2962934                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.962922                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        374700971                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10056357                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101238712                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8667305                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2962934                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      38808820                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  400435                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              162515613                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  10005938                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1414                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          211581073                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.629280                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.418904                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                172787488     81.66%     81.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7090645      3.35%     85.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   365905      0.17%     85.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    26927      0.01%     85.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 31310108     14.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            211581073                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.023131                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.270185                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 39504344                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             133157461                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  23463464                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              15255518                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 200283                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              132850119                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 200283                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 45284238                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                97550612                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  23060305                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              45485634                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              132288772                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               33131518                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           159689788                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             403504712                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        403504712                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             158232972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1456814                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  73656551                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24205821                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24355502                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 8                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  131944247                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 131863804                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined          237765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       451488                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     211581073                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.623231                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.841161                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           118823310     56.16%     56.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            64313809     30.40%     86.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18024842      8.52%     95.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10176137      4.81%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              242975      0.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       211581073                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              83302491     63.17%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24205797     18.36%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24355502     18.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              131863804                       # Type of FU issued
system.cpu.iq.rate                           0.351917                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          475308681                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         132182027                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    131628563                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              131863790                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               12                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       108034                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          205                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 200283                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                38159618                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2383676                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           131944247                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            163445                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24205821                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24355502                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 676133                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          50159                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       149978                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               200137                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             131691082                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24175754                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            172722                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     48531166                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8581316                       # Number of branches executed
system.cpu.iew.exec_stores                   24355412                       # Number of stores executed
system.cpu.iew.exec_rate                     0.351456                       # Inst execution rate
system.cpu.iew.wb_sent                      131628585                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     131628563                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  50558479                       # num instructions producing a value
system.cpu.iew.wb_consumers                  65892084                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.351290                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.767292                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          463360                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            200137                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    211380790                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.622010                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.827879                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    114474724     54.16%     54.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     74682113     35.33%     89.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     10536509      4.98%     94.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11024003      5.22%     99.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       663441      0.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    211380790                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              131480904                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       48453082                       # Number of memory references committed
system.cpu.commit.loads                      24097786                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    8581311                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 131480903                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                663441                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    342661613                       # The number of ROB reads
system.cpu.rob.rob_writes                   264088814                       # The number of ROB writes
system.cpu.timesIdled                         1945803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       163119898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     131480904                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               3.747010                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.747010                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.266879                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.266879                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                336714373                       # number of integer regfile reads
system.cpu.int_regfile_writes               158380767                       # number of integer regfile writes
system.cpu.misc_regfile_reads                65600884                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 10.947596                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10005927                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     11                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               909629.727273                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      10.947596                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.021382                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.021382                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10005927                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10005927                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10005927                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10005927                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10005927                       # number of overall hits
system.cpu.icache.overall_hits::total        10005927                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           11                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            11                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           11                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             11                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           11                       # number of overall misses
system.cpu.icache.overall_misses::total            11                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst       631500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       631500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst       631500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       631500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst       631500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       631500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10005938                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10005938                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10005938                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10005938                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10005938                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10005938                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57409.090909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57409.090909                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57409.090909                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57409.090909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57409.090909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57409.090909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           11                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           11                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst       609500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       609500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst       609500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       609500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst       609500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       609500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55409.090909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55409.090909                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55409.090909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55409.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55409.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55409.090909                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                2915095                       # number of replacements
system.cpu.dcache.tagsinuse                511.896409                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 45263354                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                2915607                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  15.524505                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           16444590512000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.896409                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999798                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999798                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20912215                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20912215                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     24351139                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24351139                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      45263354                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45263354                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     45263354                       # number of overall hits
system.cpu.dcache.overall_hits::total        45263354                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3263505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3263505                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4154                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3267659                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3267659                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3267659                       # number of overall misses
system.cpu.dcache.overall_misses::total       3267659                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 175343732000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 175343732000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     57811500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     57811500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 175401543500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 175401543500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 175401543500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 175401543500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     24175720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24175720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     24355293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24355293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     48531013                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48531013                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     48531013                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48531013                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.134991                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.134991                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000171                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.067331                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067331                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.067331                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067331                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53728.654315                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53728.654315                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13917.067886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13917.067886                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53678.043976                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53678.043976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53678.043976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53678.043976                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          640                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1479570                       # number of writebacks
system.cpu.dcache.writebacks::total           1479570                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       352037                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       352037                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       352052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       352052                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       352052                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       352052                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2911468                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2911468                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         4139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4139                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2915607                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2915607                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2915607                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2915607                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 153764654500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 153764654500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     49442000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     49442000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 153814096500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 153814096500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 153814096500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 153814096500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.120429                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.120429                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.060077                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060077                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.060077                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060077                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52813.444798                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52813.444798                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11945.397439                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11945.397439                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52755.428458                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52755.428458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52755.428458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52755.428458                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
