$date
	Thu Jul 24 15:25:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 1 ! q $end
$var wire 1 " q_n $end
$var reg 1 # r $end
$var reg 1 $ s $end
$scope module d_latch $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 ! q $end
$var wire 1 " q_n $end
$var wire 1 ' r $end
$var wire 1 ( s $end
$scope module sr_latch $end
$var wire 1 ! q $end
$var wire 1 " q_n $end
$var wire 1 ' r $end
$var wire 1 ( s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#100
0'
0(
0#
0&
0$
0%
#200
1"
0!
1'
1$
1%
#300
0'
0$
0%
#400
1#
1&
#500
0#
0&
#600
1!
0"
0'
1(
1#
1&
1$
1%
#700
0(
0#
0&
0$
0%
#900
