* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Jan 19 2020 14:54:10

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : N_16_i
T_1_30_wire_logic_cluster/lc_1/out
T_0_30_lc_trk_g2_1
T_0_31_wire_i2c/SBADRI2

End 

Net : N_37
T_1_29_wire_logic_cluster/lc_3/out
T_1_29_lc_trk_g1_3
T_1_29_wire_logic_cluster/lc_7/in_3

T_1_29_wire_logic_cluster/lc_3/out
T_1_30_lc_trk_g0_3
T_1_30_wire_logic_cluster/lc_5/in_0

T_1_29_wire_logic_cluster/lc_3/out
T_1_28_lc_trk_g1_3
T_1_28_wire_logic_cluster/lc_5/in_3

T_1_29_wire_logic_cluster/lc_3/out
T_1_28_lc_trk_g1_3
T_1_28_wire_logic_cluster/lc_0/in_0

End 

Net : trans_countZ0Z_3
T_2_29_wire_logic_cluster/lc_3/out
T_1_29_lc_trk_g3_3
T_1_29_wire_logic_cluster/lc_3/in_3

T_2_29_wire_logic_cluster/lc_3/out
T_3_29_lc_trk_g1_3
T_3_29_wire_logic_cluster/lc_1/in_3

T_2_29_wire_logic_cluster/lc_3/out
T_3_28_lc_trk_g3_3
T_3_28_wire_logic_cluster/lc_1/in_3

T_2_29_wire_logic_cluster/lc_3/out
T_2_29_lc_trk_g1_3
T_2_29_wire_logic_cluster/lc_3/in_1

End 

Net : N_41
T_1_29_wire_logic_cluster/lc_7/out
T_1_30_lc_trk_g1_7
T_1_30_wire_logic_cluster/lc_1/in_3

T_1_29_wire_logic_cluster/lc_7/out
T_1_30_lc_trk_g1_7
T_1_30_wire_logic_cluster/lc_3/in_3

T_1_29_wire_logic_cluster/lc_7/out
T_1_30_lc_trk_g1_7
T_1_30_wire_logic_cluster/lc_2/in_0

End 

Net : trans_countZ0Z_4
T_2_29_wire_logic_cluster/lc_4/out
T_1_29_lc_trk_g2_4
T_1_29_wire_logic_cluster/lc_3/in_1

T_2_29_wire_logic_cluster/lc_4/out
T_3_29_lc_trk_g0_4
T_3_29_wire_logic_cluster/lc_1/in_1

T_2_29_wire_logic_cluster/lc_4/out
T_3_28_lc_trk_g2_4
T_3_28_wire_logic_cluster/lc_1/in_1

T_2_29_wire_logic_cluster/lc_4/out
T_2_29_lc_trk_g3_4
T_2_29_wire_logic_cluster/lc_4/in_1

End 

Net : N_20_i
T_1_30_wire_logic_cluster/lc_3/out
T_0_29_lc_trk_g2_3
T_0_29_wire_con_box/lc_7/in_0

T_1_30_wire_logic_cluster/lc_3/out
T_0_29_lc_trk_g3_3
T_0_31_wire_i2c/SBADRI7

T_1_30_wire_logic_cluster/lc_3/out
T_0_30_lc_trk_g2_3
T_0_31_wire_i2c/SBADRI6

T_1_30_wire_logic_cluster/lc_3/out
T_0_30_lc_trk_g3_3
T_0_30_wire_con_box/lc_6/in_0

T_1_30_wire_logic_cluster/lc_3/out
T_0_30_lc_trk_g3_3
T_0_31_wire_i2c/SBDATI6

End 

Net : N_40
T_1_29_wire_logic_cluster/lc_4/out
T_1_30_lc_trk_g0_4
T_1_30_input_2_0
T_1_30_wire_logic_cluster/lc_0/in_2

T_1_29_wire_logic_cluster/lc_4/out
T_1_30_lc_trk_g0_4
T_1_30_wire_logic_cluster/lc_1/in_1

T_1_29_wire_logic_cluster/lc_4/out
T_1_30_lc_trk_g0_4
T_1_30_wire_logic_cluster/lc_4/in_0

T_1_29_wire_logic_cluster/lc_4/out
T_1_30_lc_trk_g0_4
T_1_30_wire_logic_cluster/lc_3/in_1

T_1_29_wire_logic_cluster/lc_4/out
T_1_30_lc_trk_g0_4
T_1_30_input_2_2
T_1_30_wire_logic_cluster/lc_2/in_2

End 

Net : N_37_cascade_
T_1_29_wire_logic_cluster/lc_3/ltout
T_1_29_wire_logic_cluster/lc_4/in_2

End 

Net : N_14_i
T_1_30_wire_logic_cluster/lc_0/out
T_0_30_lc_trk_g2_0
T_0_31_wire_i2c/SBADRI3

End 

Net : hard_SBADRi_1_0_i_1
T_1_30_wire_logic_cluster/lc_4/out
T_0_30_lc_trk_g2_4
T_0_31_wire_i2c/SBADRI1

End 

Net : N_18_i
T_1_30_wire_logic_cluster/lc_2/out
T_0_30_lc_trk_g2_2
T_0_31_wire_i2c/SBDATI4

End 

Net : N_8
T_1_29_wire_logic_cluster/lc_5/out
T_0_30_lc_trk_g0_5
T_0_31_wire_i2c/SBADRI0

End 

Net : N_8_2
T_2_30_wire_logic_cluster/lc_3/out
T_1_29_lc_trk_g2_3
T_1_29_wire_logic_cluster/lc_5/in_0

T_2_30_wire_logic_cluster/lc_3/out
T_1_30_lc_trk_g3_3
T_1_30_input_2_4
T_1_30_wire_logic_cluster/lc_4/in_2

End 

Net : IPDONE_c
T_1_29_wire_logic_cluster/lc_6/out
T_2_30_lc_trk_g2_6
T_2_30_wire_logic_cluster/lc_3/in_3

T_1_29_wire_logic_cluster/lc_6/out
T_1_29_lc_trk_g1_6
T_1_29_wire_logic_cluster/lc_7/in_0

T_1_29_wire_logic_cluster/lc_6/out
T_1_30_lc_trk_g0_6
T_1_30_wire_logic_cluster/lc_0/in_0

T_1_29_wire_logic_cluster/lc_6/out
T_1_26_sp4_v_t_36
T_1_27_lc_trk_g2_4
T_1_27_wire_logic_cluster/lc_1/in_3

T_1_29_wire_logic_cluster/lc_6/out
T_1_30_lc_trk_g0_6
T_1_30_wire_logic_cluster/lc_7/in_3

T_1_29_wire_logic_cluster/lc_6/out
T_1_26_sp4_v_t_36
T_1_27_lc_trk_g2_4
T_1_27_wire_logic_cluster/lc_2/in_0

T_1_29_wire_logic_cluster/lc_6/out
T_1_29_sp4_h_l_1
T_3_29_lc_trk_g3_4
T_3_29_wire_logic_cluster/lc_1/in_0

T_1_29_wire_logic_cluster/lc_6/out
T_1_30_lc_trk_g0_6
T_1_30_wire_logic_cluster/lc_5/in_1

T_1_29_wire_logic_cluster/lc_6/out
T_1_28_lc_trk_g0_6
T_1_28_wire_logic_cluster/lc_5/in_1

T_1_29_wire_logic_cluster/lc_6/out
T_1_28_lc_trk_g0_6
T_1_28_input_2_0
T_1_28_wire_logic_cluster/lc_0/in_2

T_1_29_wire_logic_cluster/lc_6/out
T_1_23_sp12_v_t_23
T_1_26_lc_trk_g3_3
T_1_26_wire_logic_cluster/lc_3/in_3

T_1_29_wire_logic_cluster/lc_6/out
T_1_23_sp12_v_t_23
T_1_11_sp12_v_t_23
T_2_11_sp12_h_l_0
T_10_11_lc_trk_g1_3
T_10_11_wire_logic_cluster/lc_4/in_0

T_1_29_wire_logic_cluster/lc_6/out
T_0_29_sp12_h_l_0
T_11_17_sp12_v_t_23
T_11_5_sp12_v_t_23
T_12_5_sp12_h_l_0
T_23_0_span12_vert_8
T_23_0_lc_trk_g0_0
T_23_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : trans_countZ0Z_5
T_2_29_wire_logic_cluster/lc_5/out
T_2_30_lc_trk_g1_5
T_2_30_wire_logic_cluster/lc_3/in_1

T_2_29_wire_logic_cluster/lc_5/out
T_2_29_lc_trk_g2_5
T_2_29_wire_logic_cluster/lc_5/in_0

End 

Net : trans_countZ0Z_2
T_2_29_wire_logic_cluster/lc_2/out
T_1_29_lc_trk_g3_2
T_1_29_wire_logic_cluster/lc_4/in_3

T_2_29_wire_logic_cluster/lc_2/out
T_2_30_lc_trk_g1_2
T_2_30_wire_logic_cluster/lc_4/in_1

T_2_29_wire_logic_cluster/lc_2/out
T_1_28_lc_trk_g3_2
T_1_28_wire_logic_cluster/lc_4/in_1

T_2_29_wire_logic_cluster/lc_2/out
T_3_28_lc_trk_g3_2
T_3_28_wire_logic_cluster/lc_0/in_1

T_2_29_wire_logic_cluster/lc_2/out
T_1_30_lc_trk_g0_2
T_1_30_wire_logic_cluster/lc_6/in_0

T_2_29_wire_logic_cluster/lc_2/out
T_2_29_lc_trk_g1_2
T_2_29_wire_logic_cluster/lc_2/in_1

End 

Net : trans_countZ0Z_1
T_2_29_wire_logic_cluster/lc_1/out
T_1_29_lc_trk_g3_1
T_1_29_wire_logic_cluster/lc_7/in_1

T_2_29_wire_logic_cluster/lc_1/out
T_2_30_lc_trk_g1_1
T_2_30_wire_logic_cluster/lc_4/in_0

T_2_29_wire_logic_cluster/lc_1/out
T_1_28_lc_trk_g2_1
T_1_28_wire_logic_cluster/lc_4/in_3

T_2_29_wire_logic_cluster/lc_1/out
T_3_28_lc_trk_g2_1
T_3_28_wire_logic_cluster/lc_0/in_3

T_2_29_wire_logic_cluster/lc_1/out
T_1_30_lc_trk_g0_1
T_1_30_wire_logic_cluster/lc_0/in_1

T_2_29_wire_logic_cluster/lc_1/out
T_1_30_lc_trk_g0_1
T_1_30_wire_logic_cluster/lc_4/in_1

T_2_29_wire_logic_cluster/lc_1/out
T_1_29_lc_trk_g3_1
T_1_29_wire_logic_cluster/lc_5/in_3

T_2_29_wire_logic_cluster/lc_1/out
T_1_30_lc_trk_g0_1
T_1_30_wire_logic_cluster/lc_2/in_1

T_2_29_wire_logic_cluster/lc_1/out
T_1_30_lc_trk_g0_1
T_1_30_wire_logic_cluster/lc_6/in_1

T_2_29_wire_logic_cluster/lc_1/out
T_2_29_lc_trk_g3_1
T_2_29_wire_logic_cluster/lc_1/in_1

End 

Net : trans_countZ0Z_0
T_2_28_wire_logic_cluster/lc_7/out
T_1_29_lc_trk_g0_7
T_1_29_input_2_7
T_1_29_wire_logic_cluster/lc_7/in_2

T_2_28_wire_logic_cluster/lc_7/out
T_2_27_sp4_v_t_46
T_1_30_lc_trk_g3_6
T_1_30_wire_logic_cluster/lc_1/in_0

T_2_28_wire_logic_cluster/lc_7/out
T_1_28_lc_trk_g3_7
T_1_28_wire_logic_cluster/lc_4/in_0

T_2_28_wire_logic_cluster/lc_7/out
T_2_27_sp4_v_t_46
T_1_30_lc_trk_g3_6
T_1_30_wire_logic_cluster/lc_0/in_3

T_2_28_wire_logic_cluster/lc_7/out
T_2_27_sp4_v_t_46
T_1_30_lc_trk_g3_6
T_1_30_wire_logic_cluster/lc_4/in_3

T_2_28_wire_logic_cluster/lc_7/out
T_1_29_lc_trk_g1_7
T_1_29_wire_logic_cluster/lc_5/in_1

T_2_28_wire_logic_cluster/lc_7/out
T_2_27_sp4_v_t_46
T_1_30_lc_trk_g3_6
T_1_30_wire_logic_cluster/lc_6/in_3

End 

Net : N_5
T_1_30_wire_logic_cluster/lc_6/out
T_0_30_lc_trk_g2_6
T_0_30_wire_con_box/lc_0/in_0

End 

Net : N_10_cascade_
T_1_30_wire_logic_cluster/lc_5/ltout
T_1_30_wire_logic_cluster/lc_6/in_2

End 

Net : N_60
T_2_30_wire_logic_cluster/lc_4/out
T_1_30_lc_trk_g2_4
T_1_30_wire_logic_cluster/lc_5/in_3

T_2_30_wire_logic_cluster/lc_4/out
T_1_29_lc_trk_g3_4
T_1_29_wire_logic_cluster/lc_6/in_3

End 

Net : trans_count_fastZ0Z_0
T_2_28_wire_logic_cluster/lc_3/out
T_2_27_sp4_v_t_38
T_2_30_lc_trk_g1_6
T_2_30_wire_logic_cluster/lc_4/in_3

T_2_28_wire_logic_cluster/lc_3/out
T_3_28_lc_trk_g1_3
T_3_28_wire_logic_cluster/lc_0/in_0

T_2_28_wire_logic_cluster/lc_3/out
T_2_29_lc_trk_g0_3
T_2_29_wire_logic_cluster/lc_0/in_1

End 

Net : N_40_cascade_
T_1_29_wire_logic_cluster/lc_4/ltout
T_1_29_wire_logic_cluster/lc_5/in_2

End 

Net : N_12
T_1_28_wire_logic_cluster/lc_5/out
T_1_27_sp4_v_t_42
T_0_30_lc_trk_g3_2
T_0_31_wire_i2c/SBDATI3

T_1_28_wire_logic_cluster/lc_5/out
T_0_29_lc_trk_g1_5
T_0_29_wire_con_box/lc_6/in_0

End 

Net : N_10
T_1_30_wire_logic_cluster/lc_5/out
T_0_30_lc_trk_g2_5
T_0_31_wire_i2c/SBDATI5

End 

Net : N_22_i
T_1_28_wire_logic_cluster/lc_0/out
T_0_29_lc_trk_g1_0
T_0_29_wire_con_box/lc_5/in_0

End 

Net : N_36
T_1_28_wire_logic_cluster/lc_4/out
T_1_28_lc_trk_g1_4
T_1_28_wire_logic_cluster/lc_0/in_3

End 

Net : N_24
T_3_28_wire_logic_cluster/lc_2/out
T_2_28_lc_trk_g2_2
T_2_28_wire_logic_cluster/lc_2/cen

T_3_28_wire_logic_cluster/lc_2/out
T_2_28_lc_trk_g2_2
T_2_28_wire_logic_cluster/lc_2/cen

T_3_28_wire_logic_cluster/lc_2/out
T_2_29_lc_trk_g0_2
T_2_29_wire_logic_cluster/lc_0/cen

T_3_28_wire_logic_cluster/lc_2/out
T_2_29_lc_trk_g0_2
T_2_29_wire_logic_cluster/lc_0/cen

T_3_28_wire_logic_cluster/lc_2/out
T_2_29_lc_trk_g0_2
T_2_29_wire_logic_cluster/lc_0/cen

T_3_28_wire_logic_cluster/lc_2/out
T_2_29_lc_trk_g0_2
T_2_29_wire_logic_cluster/lc_0/cen

T_3_28_wire_logic_cluster/lc_2/out
T_2_29_lc_trk_g0_2
T_2_29_wire_logic_cluster/lc_0/cen

End 

Net : trans_countlde_i_0_1
T_3_28_wire_logic_cluster/lc_0/out
T_3_28_lc_trk_g1_0
T_3_28_wire_logic_cluster/lc_2/in_3

End 

Net : IPDONE_c_i
T_1_27_wire_logic_cluster/lc_1/out
T_1_24_sp4_v_t_42
T_1_28_sp4_v_t_47
T_0_30_lc_trk_g0_1
T_0_30_wire_con_box/lc_5/in_0

End 

Net : hard_SBWRi_0_i
T_1_30_wire_logic_cluster/lc_7/out
T_0_29_lc_trk_g3_7
T_0_31_wire_i2c/SBRWI

End 

Net : hard_SBSTBi
T_1_27_wire_logic_cluster/lc_2/out
T_1_24_sp4_v_t_44
T_1_28_sp4_v_t_40
T_0_29_lc_trk_g3_0
T_0_31_wire_i2c/SBSTBI

End 

Net : IPDONE_i_RNOZ0Z_0
T_3_29_wire_logic_cluster/lc_1/out
T_2_29_sp4_h_l_10
T_1_29_lc_trk_g0_2
T_1_29_wire_logic_cluster/lc_6/in_0

End 

Net : startZ0
T_3_27_wire_logic_cluster/lc_3/out
T_3_26_sp4_v_t_38
T_3_29_lc_trk_g1_6
T_3_29_input_2_1
T_3_29_wire_logic_cluster/lc_1/in_2

T_3_27_wire_logic_cluster/lc_3/out
T_3_28_lc_trk_g0_3
T_3_28_wire_logic_cluster/lc_1/in_0

T_3_27_wire_logic_cluster/lc_3/out
T_3_28_lc_trk_g0_3
T_3_28_wire_logic_cluster/lc_2/in_1

T_3_27_wire_logic_cluster/lc_3/out
T_3_27_sp4_h_l_11
T_2_23_sp4_v_t_41
T_2_27_sp4_v_t_37
T_2_29_lc_trk_g3_0
T_2_29_wire_logic_cluster/lc_1/in_0

T_3_27_wire_logic_cluster/lc_3/out
T_3_27_sp4_h_l_11
T_2_23_sp4_v_t_41
T_2_27_sp4_v_t_37
T_2_29_lc_trk_g3_0
T_2_29_wire_logic_cluster/lc_3/in_0

T_3_27_wire_logic_cluster/lc_3/out
T_3_27_sp4_h_l_11
T_2_27_sp4_v_t_40
T_2_29_lc_trk_g3_5
T_2_29_wire_logic_cluster/lc_2/in_0

T_3_27_wire_logic_cluster/lc_3/out
T_3_27_sp4_h_l_11
T_2_27_sp4_v_t_40
T_2_29_lc_trk_g3_5
T_2_29_wire_logic_cluster/lc_4/in_0

T_3_27_wire_logic_cluster/lc_3/out
T_3_27_sp4_h_l_11
T_2_23_sp4_v_t_41
T_1_26_lc_trk_g3_1
T_1_26_wire_logic_cluster/lc_3/in_1

T_3_27_wire_logic_cluster/lc_3/out
T_3_27_sp4_h_l_11
T_2_27_sp4_v_t_40
T_1_29_lc_trk_g0_5
T_1_29_wire_logic_cluster/lc_6/in_1

T_3_27_wire_logic_cluster/lc_3/out
T_3_27_sp4_h_l_11
T_2_27_sp4_v_t_40
T_2_29_lc_trk_g3_5
T_2_29_wire_logic_cluster/lc_5/in_1

T_3_27_wire_logic_cluster/lc_3/out
T_2_28_lc_trk_g1_3
T_2_28_wire_logic_cluster/lc_7/in_3

T_3_27_wire_logic_cluster/lc_3/out
T_2_28_lc_trk_g1_3
T_2_28_wire_logic_cluster/lc_3/in_3

T_3_27_wire_logic_cluster/lc_3/out
T_3_27_lc_trk_g1_3
T_3_27_wire_logic_cluster/lc_5/in_3

End 

Net : N_36_cascade_
T_1_28_wire_logic_cluster/lc_4/ltout
T_1_28_wire_logic_cluster/lc_5/in_2

End 

Net : strobeZ0
T_1_26_wire_logic_cluster/lc_4/out
T_1_27_lc_trk_g1_4
T_1_27_wire_logic_cluster/lc_2/in_3

T_1_26_wire_logic_cluster/lc_4/out
T_1_26_lc_trk_g1_4
T_1_26_wire_logic_cluster/lc_4/in_1

End 

Net : SB_I2C_INST_LT_RNIJVJAZ0Z1_cascade_
T_3_28_wire_logic_cluster/lc_1/ltout
T_3_28_wire_logic_cluster/lc_2/in_2

End 

Net : hard01_SBACKO
T_0_31_wire_i2c/SBACKO
T_0_28_sp4_v_t_41
T_1_28_sp4_h_l_9
T_3_28_lc_trk_g3_4
T_3_28_input_2_1
T_3_28_wire_logic_cluster/lc_1/in_2

T_0_31_wire_i2c/SBACKO
T_1_29_sp4_v_t_45
T_1_25_sp4_v_t_45
T_1_26_lc_trk_g2_5
T_1_26_wire_logic_cluster/lc_0/in_3

T_0_31_wire_i2c/SBACKO
T_1_29_sp4_v_t_45
T_1_25_sp4_v_t_45
T_1_26_lc_trk_g2_5
T_1_26_wire_logic_cluster/lc_4/in_3

T_0_31_wire_i2c/SBACKO
T_0_30_sp12_h_l_3
T_10_18_sp12_v_t_23
T_10_6_sp12_v_t_23
T_10_11_lc_trk_g2_7
T_10_11_wire_logic_cluster/lc_4/in_3

End 

Net : trans_count_s_0
T_2_29_wire_logic_cluster/lc_0/out
T_2_28_lc_trk_g0_0
T_2_28_wire_logic_cluster/lc_7/in_1

T_2_29_wire_logic_cluster/lc_0/out
T_2_28_lc_trk_g0_0
T_2_28_wire_logic_cluster/lc_3/in_1

End 

Net : trans_count_cry_4
T_2_29_wire_logic_cluster/lc_4/cout
T_2_29_wire_logic_cluster/lc_5/in_3

End 

Net : trans_count_cry_3
T_2_29_wire_logic_cluster/lc_3/cout
T_2_29_wire_logic_cluster/lc_4/in_3

Net : trans_count_cry_2
T_2_29_wire_logic_cluster/lc_2/cout
T_2_29_wire_logic_cluster/lc_3/in_3

Net : trans_count_cry_1
T_2_29_wire_logic_cluster/lc_1/cout
T_2_29_wire_logic_cluster/lc_2/in_3

Net : trans_count_cry_0
T_2_29_wire_logic_cluster/lc_0/cout
T_2_29_wire_logic_cluster/lc_1/in_3

Net : pupZ0
T_3_27_wire_logic_cluster/lc_5/out
T_3_27_lc_trk_g1_5
T_3_27_wire_logic_cluster/lc_6/in_0

T_3_27_wire_logic_cluster/lc_5/out
T_3_27_lc_trk_g1_5
T_3_27_wire_logic_cluster/lc_5/in_1

End 

Net : runZ0
T_1_26_wire_logic_cluster/lc_3/out
T_1_26_lc_trk_g0_3
T_1_26_wire_logic_cluster/lc_3/in_0

T_1_26_wire_logic_cluster/lc_3/out
T_1_26_lc_trk_g1_3
T_1_26_wire_logic_cluster/lc_4/in_0

T_1_26_wire_logic_cluster/lc_3/out
T_1_26_lc_trk_g0_3
T_1_26_wire_logic_cluster/lc_0/in_1

End 

Net : sb_idleZ0
T_1_26_wire_logic_cluster/lc_0/out
T_1_26_lc_trk_g0_0
T_1_26_wire_logic_cluster/lc_0/in_0

T_1_26_wire_logic_cluster/lc_0/out
T_1_26_lc_trk_g0_0
T_1_26_input_2_4
T_1_26_wire_logic_cluster/lc_4/in_2

End 

Net : load_dZ0Z2
T_3_27_wire_logic_cluster/lc_1/out
T_3_27_lc_trk_g3_1
T_3_27_wire_logic_cluster/lc_3/in_1

End 

Net : load_dZ0Z1
T_3_27_wire_logic_cluster/lc_6/out
T_3_27_lc_trk_g2_6
T_3_27_wire_logic_cluster/lc_3/in_3

T_3_27_wire_logic_cluster/lc_6/out
T_3_27_lc_trk_g2_6
T_3_27_wire_logic_cluster/lc_1/in_3

End 

Net : SBSTBi_c
T_13_0_wire_io_cluster/io_0/D_IN_0
T_13_0_span12_vert_8
T_2_5_sp12_h_l_0
T_1_5_sp12_v_t_23
T_1_17_sp12_v_t_23
T_1_27_lc_trk_g3_4
T_1_27_wire_logic_cluster/lc_2/in_1

End 

Net : SBWRi_c
T_19_0_wire_io_cluster/io_0/D_IN_0
T_19_0_span12_vert_8
T_8_5_sp12_h_l_0
T_7_5_sp12_v_t_23
T_7_17_sp12_v_t_23
T_0_29_sp12_h_l_8
T_3_29_sp4_h_l_9
T_2_29_sp4_v_t_44
T_1_30_lc_trk_g3_4
T_1_30_wire_logic_cluster/lc_7/in_0

End 

Net : RST_c
T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_8
T_1_5_sp12_h_l_0
T_0_5_sp12_v_t_23
T_0_17_sp12_v_t_23
T_0_23_sp4_v_t_39
T_1_27_sp4_h_l_8
T_3_27_lc_trk_g3_5
T_3_27_wire_logic_cluster/lc_5/s_r

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_8
T_1_5_sp12_h_l_0
T_0_5_sp12_v_t_23
T_0_17_sp12_v_t_23
T_0_23_sp4_v_t_39
T_1_27_sp4_h_l_8
T_3_27_lc_trk_g3_5
T_3_27_wire_logic_cluster/lc_5/s_r

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_8
T_1_5_sp12_h_l_0
T_0_5_sp12_v_t_23
T_0_17_sp12_v_t_23
T_0_23_sp4_v_t_39
T_1_27_sp4_h_l_8
T_3_27_lc_trk_g3_5
T_3_27_wire_logic_cluster/lc_5/s_r

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_8
T_1_5_sp12_h_l_0
T_0_5_sp12_v_t_23
T_0_17_sp12_v_t_23
T_0_23_sp4_v_t_39
T_1_27_sp4_h_l_8
T_3_27_lc_trk_g3_5
T_3_27_wire_logic_cluster/lc_5/s_r

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_12_13_sp12_v_t_23
T_1_25_sp12_h_l_0
T_2_25_sp4_h_l_3
T_1_25_sp4_v_t_44
T_1_26_lc_trk_g2_4
T_1_26_wire_logic_cluster/lc_5/s_r

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_12_13_sp12_v_t_23
T_1_25_sp12_h_l_0
T_2_25_sp4_h_l_3
T_1_25_sp4_v_t_44
T_1_26_lc_trk_g2_4
T_1_26_wire_logic_cluster/lc_5/s_r

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_12_13_sp12_v_t_23
T_1_25_sp12_h_l_0
T_2_25_sp4_h_l_3
T_1_25_sp4_v_t_44
T_1_26_lc_trk_g2_4
T_1_26_wire_logic_cluster/lc_5/s_r

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_12_13_sp12_v_t_23
T_1_25_sp12_h_l_0
T_0_25_sp4_h_l_1
T_3_25_sp4_v_t_36
T_2_28_lc_trk_g2_4
T_2_28_wire_logic_cluster/lc_5/s_r

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_12_13_sp12_v_t_23
T_1_25_sp12_h_l_0
T_0_25_sp4_h_l_1
T_3_25_sp4_v_t_36
T_2_28_lc_trk_g2_4
T_2_28_wire_logic_cluster/lc_5/s_r

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_12_13_sp12_v_t_23
T_1_25_sp12_h_l_0
T_0_25_sp4_h_l_1
T_3_25_sp4_v_t_36
T_0_29_sp4_h_l_1
T_2_29_lc_trk_g2_4
T_2_29_wire_logic_cluster/lc_5/s_r

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_12_13_sp12_v_t_23
T_1_25_sp12_h_l_0
T_0_25_sp4_h_l_1
T_3_25_sp4_v_t_36
T_0_29_sp4_h_l_1
T_2_29_lc_trk_g2_4
T_2_29_wire_logic_cluster/lc_5/s_r

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_12_13_sp12_v_t_23
T_1_25_sp12_h_l_0
T_0_25_sp4_h_l_1
T_3_25_sp4_v_t_36
T_0_29_sp4_h_l_1
T_2_29_lc_trk_g2_4
T_2_29_wire_logic_cluster/lc_5/s_r

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_12_13_sp12_v_t_23
T_1_25_sp12_h_l_0
T_0_25_sp4_h_l_1
T_3_25_sp4_v_t_36
T_0_29_sp4_h_l_1
T_2_29_lc_trk_g2_4
T_2_29_wire_logic_cluster/lc_5/s_r

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_12_13_sp12_v_t_23
T_1_25_sp12_h_l_0
T_0_25_sp4_h_l_1
T_3_25_sp4_v_t_36
T_0_29_sp4_h_l_1
T_2_29_lc_trk_g2_4
T_2_29_wire_logic_cluster/lc_5/s_r

T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_8
T_1_5_sp12_h_l_0
T_0_5_sp12_v_t_23
T_0_17_sp12_v_t_23
T_0_25_sp4_v_t_37
T_1_29_sp4_h_l_0
T_1_29_lc_trk_g1_5
T_1_29_wire_logic_cluster/lc_5/s_r

End 

Net : I2C2_SCL_in
T_12_31_wire_io_cluster/io_0/D_IN_0
T_12_27_sp12_v_t_23
T_13_27_sp12_h_l_0
T_25_27_sp12_h_l_0
T_25_27_lc_trk_g1_3
T_25_31_wire_filter_1/INPUT

End 

Net : N_32_i
T_10_11_wire_logic_cluster/lc_4/out
T_10_3_sp12_v_t_23
T_11_3_sp12_h_l_0
T_16_3_sp4_h_l_7
T_19_0_span4_vert_25
T_19_0_lc_trk_g0_1
T_19_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : IPLOAD_c
T_13_0_wire_io_cluster/io_1/D_IN_0
T_13_0_span12_vert_4
T_13_3_sp12_v_t_23
T_13_15_sp12_v_t_23
T_2_27_sp12_h_l_0
T_3_27_lc_trk_g1_4
T_3_27_wire_logic_cluster/lc_6/in_3

End 

Net : I2C2_SCLo
T_0_31_wire_i2c/SCLO
T_0_28_sp12_v_t_22
T_1_28_sp12_h_l_1
T_12_28_sp12_v_t_22
T_12_31_lc_trk_g0_2
T_12_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : I2CPWKUP_c_0
T_0_31_wire_i2c/I2CWKUP
T_0_22_sp12_v_t_22
T_0_10_sp12_v_t_22
T_1_10_sp12_h_l_1
T_13_10_sp12_h_l_1
T_24_0_span12_vert_18
T_24_0_lc_trk_g1_2
T_24_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : I2CPIRQ_c_0
T_0_31_wire_i2c/I2CIRQ
T_0_30_sp12_h_l_5
T_10_30_sp12_h_l_1
T_16_30_sp4_h_l_6
T_19_30_sp4_v_t_43
T_19_31_lc_trk_g1_3
T_19_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : bfn_2_29_0_
Net : filter_out_0
T_25_31_wire_filter_1/OUTPUT
T_21_27_sp12_h_l_1
T_9_27_sp12_h_l_1
T_0_27_sp12_h_l_6
T_1_27_sp4_h_l_4
T_0_27_sp4_v_t_47
T_0_29_lc_trk_g3_2
T_0_31_wire_i2c/SCLI

End 

Net : SBCLKi_c_g
T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_27_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_27_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_27_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_27_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_26_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_26_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_26_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_28_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_28_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_29_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_29_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_29_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_29_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_29_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_29_wire_logic_cluster/lc_3/clk

T_6_0_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_0_31_wire_i2c/SBCLKI

End 

Net : I2C2_SDAoe
T_0_31_wire_i2c/SDAOE
T_0_19_sp12_v_t_23
T_1_19_sp12_h_l_0
T_12_19_sp12_v_t_23
T_12_31_lc_trk_g0_0
T_12_31_wire_io_cluster/io_1/OUT_ENB

End 

Net : I2C2_SDAo
T_0_31_wire_i2c/SDAO
T_0_26_sp12_v_t_22
T_1_26_sp12_h_l_1
T_12_26_sp12_v_t_22
T_12_31_lc_trk_g1_6
T_12_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : I2C2_SDA_in
T_12_31_wire_io_cluster/io_1/D_IN_0
T_12_29_sp12_v_t_23
T_1_29_sp12_h_l_0
T_0_29_lc_trk_g0_0
T_0_29_wire_con_box/lc_1/in_1

End 

Net : I2C2_SCLoe
T_0_31_wire_i2c/SCLOE
T_0_21_sp12_v_t_23
T_1_21_sp12_h_l_0
T_12_21_sp12_v_t_23
T_12_31_lc_trk_g1_4
T_12_31_wire_io_cluster/io_0/OUT_ENB

End 

