module wideexpr_00867(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 5'sb01100;
  assign y1 = ((s1)-((ctrl[6]?2'sb10:$signed({1{$signed(4'sb0000)}}))))^((4'sb0000)<<<(4'sb1000));
  assign y2 = ($signed((5'sb01000)!=((s4)<=(~|(~&(s0))))))<<<((ctrl[2]?($signed((ctrl[4]?s3:^(s3))))^~(s3):$signed(-(-(|(s6))))));
  assign y3 = +((s0)-(s1));
  assign y4 = {{3{(5'sb01010)<(4'sb1100)}},{2{(ctrl[6]?$signed(6'sb100001):2'sb01)}},s3,s0};
  assign y5 = $signed(({$unsigned((s2)^(6'sb001011)),+(-(1'sb1))})&($unsigned(2'sb00)));
  assign y6 = ((((((s1)>>((ctrl[5]?(s6)>=(s4):2'sb11)))^~(+(6'b010110)))^($signed((($signed(s5))-($signed(s6)))>>>((s3)|((s7)<<<(s2))))))&(6'sb000001))>>((ctrl[1]?((+((ctrl[4]?(5'b00000)<<(4'sb1010):(s3)>=(3'b110))))<<<({(ctrl[2]?(ctrl[2]?s5:s1):(1'sb1)<<(6'sb111111)),5'sb10010,(+(s7))<=((5'sb01110)|(s1))}))&(s6):(ctrl[4]?-((4'sb0010)-(s4)):(((ctrl[2]?-(5'sb01000):(ctrl[4]?s3:2'sb00)))+(6'sb000111))>>((-(s4))|(((s2)<<(s7))<<($signed(s3))))))))>>(+(-(~&($signed({5'b01001,4'sb1101,{3{u4}}})))));
  assign y7 = ((-(~&(2'sb00)))^(s3))^(s3);
endmodule
