#!/usr/bin/env python3
"""
FPGAæ›´æ–°å¾Œã®å®Ÿæ¸¬å€¤ç¢ºèª
ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜å€¤(SOF=0x5A, STATUS=0x00)ã«ãªã£ã¦ã„ã‚‹ã‹ãƒã‚§ãƒƒã‚¯
"""

import serial
import time

def verify_fpga_update():
    """FPGAæ›´æ–°å¾Œã®å®Ÿæ¸¬å€¤ç¢ºèª"""
    
    print("ğŸ” FPGAæ›´æ–°å¾Œã®å®Ÿæ¸¬å€¤ç¢ºèª")
    print("="*50)
    
    ser = serial.Serial('COM3', 115200, timeout=5)
    
    try:
        print("\nğŸ“¡ ä¿®æ­£å¾Œã®å®Ÿæ¸¬å€¤ç¢ºèª")
        
        # è¤‡æ•°å›æ¸¬å®šã§å®‰å®šæ€§ç¢ºèª
        for attempt in range(3):
            print(f"\nğŸ§ª æ¸¬å®š {attempt+1}/3:")
            
            # REG_TEST_0èª­ã¿å–ã‚Šã‚³ãƒãƒ³ãƒ‰
            read_cmd = bytes([0xA5, 0xA0, 0x20, 0x10, 0x00, 0x00, 0x9F])
            ser.write(read_cmd)
            print(f"ğŸ“¤ é€ä¿¡: {' '.join(f'{b:02X}' for b in read_cmd)}")
            
            time.sleep(0.1)
            response = ser.read(10)
            print(f"ğŸ“¥ å—ä¿¡: {' '.join(f'{b:02X}' for b in response)} (é•·ã•: {len(response)})")
            
            if len(response) >= 2:
                sof = response[0]
                status = response[1]
                
                print(f"   SOF: 0x{sof:02X}")
                print(f"   STATUS: 0x{status:02X}")
                
                # ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜ã¨ã®æ¯”è¼ƒ
                print(f"   ğŸ“‹ ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜æ¯”è¼ƒ:")
                
                if sof == 0x5A:
                    print(f"   âœ… SOF: 0x{sof:02X} = ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜å€¤ (0x5A)")
                elif sof == 0x2D:
                    print(f"   âŒ SOF: 0x{sof:02X} = æ—§å®Ÿæ¸¬å€¤ (ã¾ã æ›´æ–°ã•ã‚Œã¦ã„ãªã„)")
                else:
                    print(f"   âš ï¸  SOF: 0x{sof:02X} = äºˆæœŸã—ãªã„å€¤")
                    
                if status == 0x00:
                    print(f"   âœ… STATUS: 0x{status:02X} = ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜å€¤ (0x00)")
                elif status == 0x6C:
                    print(f"   âŒ STATUS: 0x{status:02X} = æ—§å®Ÿæ¸¬å€¤ (ã¾ã æ›´æ–°ã•ã‚Œã¦ã„ãªã„)")
                else:
                    print(f"   âš ï¸  STATUS: 0x{status:02X} = äºˆæœŸã—ãªã„å€¤")
                    
                # ä¿®æ­£æˆåŠŸåˆ¤å®š
                if sof == 0x5A and status == 0x00:
                    print(f"   ğŸ‰ ä¿®æ­£æˆåŠŸï¼ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜å®Œå…¨æº–æ‹ ")
                    return True
                elif sof == 0x2D and status == 0x6C:
                    print(f"   â³ ã¾ã æ—§å€¤ - FPGAæ›´æ–°ã®åæ˜ å¾…ã¡")
                else:
                    print(f"   â“ äºˆæœŸã—ãªã„çŠ¶æ…‹")
                    
            time.sleep(0.2)
            
        return False
        
    except Exception as e:
        print(f"âŒ ã‚¨ãƒ©ãƒ¼: {e}")
        return False
        
    finally:
        ser.close()
        print("\nğŸ”Œ åˆ‡æ–­å®Œäº†")

if __name__ == "__main__":
    success = verify_fpga_update()
    if success:
        print("\nğŸŠ FPGAæ›´æ–°æˆåŠŸï¼ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜æº–æ‹ ç¢ºèªå®Œäº†")
    else:
        print("\nâ³ FPGAæ›´æ–°ã®å®Œå…¨ãªåæ˜ ã‚’å¾…æ©Ÿä¸­ã€ã¾ãŸã¯è¿½åŠ ã®ç¢ºèªãŒå¿…è¦")