4:18:42 AM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Lab4prj_syn.prj" -log "Lab4prj_Implmnt/Lab4prj.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Lab4prj_Implmnt/Lab4prj.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ARMAN-PC

# Mon Jun 03 04:18:45 2019

#Implementation: Lab4prj_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\asciiHex2Bin.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\bin2AsciiHex.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\buart.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\decodeKeysL4.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\fifo.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\latticehx1k.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\lfsr.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\printable.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\regrce.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v" (library work)
Verilog syntax check successful!
File C:\Users\Arman\Desktop\Lab4\Lab4_140L.v changed - recompiling
Selecting top level module latticehx1k
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":274:7:274:21|Synthesizing module latticehx1k_pll in library work.

@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":287:47:287:47|Input EXTFEEDBACK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":288:48:288:48|Input DYNAMICDELAY on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":291:51:291:51|Input LATCHINPUTVALUE on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":293:39:293:39|Input SDI on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":295:40:295:40|Input SCLK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":42:7:42:11|Synthesizing module inpin in library work.

@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input LATCH_INPUT_VALUE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input CLOCK_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input OUTPUT_CLK on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input OUTPUT_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input D_OUT_1 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input D_OUT_0 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":48:21:48:23|An input port (port pin) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\fifo.v":8:7:8:10|Synthesizing module fifo in library work.

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\fifo.v":36:14:36:19|Removing redundant assignment.
@N: CG179 :"C:\Users\Arman\Desktop\Lab4\fifo.v":41:14:41:19|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":242:7:242:12|Synthesizing module tx_fsm in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":173:7:173:18|Synthesizing module emitcrlf_fsm in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":13:7:13:15|Synthesizing module uartTxBuf in library work.

@W: CG360 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":77:22:77:28|Removing wire txState, as there is no assignment to it.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":62:7:62:14|Synthesizing module baudgen2 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":132:7:132:12|Synthesizing module rxuart in library work.

@W: CL265 :"C:\Users\Arman\Desktop\Lab4\buart.v":185:2:185:7|Removing unused bit 2 of hh[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":42:7:42:13|Synthesizing module baudgen in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":91:7:91:10|Synthesizing module uart in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":199:7:199:11|Synthesizing module buart in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":318:7:318:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000000101
	N_1=32'b00000000000000000000000000000100
   Generated name = N_bit_counter_5s_4s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":64:7:64:14|Synthesizing module resetGen in library work.

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":88:32:88:42|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\asciiHex2Bin.v":6:7:6:18|Synthesizing module asciiHex2Bin in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000000100
   Generated name = regrce_4s

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\regrce.v":54:9:54:9|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\printable.v":7:7:7:15|Synthesizing module printable in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000001000
   Generated name = regrce_8s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\bin2AsciiHex.v":6:7:6:18|Synthesizing module bin2AsciiHex in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000000001
   Generated name = regrce_1s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\lfsr.v":1:7:1:10|Synthesizing module lfsr in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":111:7:111:10|Synthesizing module scdp in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\decodeKeysL4.v":36:7:36:18|Synthesizing module decodeKeysL4 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":250:7:250:12|Synthesizing module scctrl in library work.

@W: CG296 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":325:9:325:30|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":338:12:338:18|Referenced variable de_bigD is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":336:7:336:13|Referenced variable de_bigE is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":340:12:340:18|Referenced variable de_bigL is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":360:13:360:18|Referenced variable de_hex is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":349:7:349:11|Referenced variable de_cr is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":334:7:334:11|Referenced variable state is not in sensitivity list.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal next_state[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal EmsLoaded; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Too many clocks (> 8) for set/reset analysis of sccLdKey, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal sccLdKey[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal nibbleIn2; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal nibbleIn1; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Too many clocks (> 8) for set/reset analysis of LdLFSR, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal LdLFSR; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":1:7:1:15|Synthesizing module Lab4_140L in library work.

@W: CG360 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":20:12:20:24|Removing wire sccDByteValid, as there is no assignment to it.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Synthesizing module latticehx1k in library work.

@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":264:15:264:24|Input bu_rx_data is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":268:9:268:21|Input de_validAscii is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":272:9:272:15|Input de_bigP is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":273:9:273:15|Input de_bigS is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":125:15:125:24|Input sccDecrypt is unused.
@N: CL201 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":229:3:229:8|Trying to extract state machine for register cstate.
Extracted state machine for register cstate
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":354:3:354:8|Trying to extract state machine for register cstate.
Extracted state machine for register cstate
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:18:46 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:18:46 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:18:46 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\synwork\Lab4prj_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:18:47 2019

###########################################################]
Pre-mapping Report

# Mon Jun 03 04:18:47 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj_scck.rpt 
Printing clock  summary report in "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist latticehx1k

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                                        Requested     Requested     Clock                                 Clock                     Clock
Clock                                        Frequency     Period        Type                                  Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
System                                       1.0 MHz       1000.000      system                                system_clkgroup           16   
latticehx1k_pll|PLLOUTCORE_derived_clock     124.6 MHz     8.028         derived (from latticehx1k|clk_in)     Autoconstr_clkgroup_0     199  
latticehx1k|clk_in                           124.6 MHz     8.028         inferred                              Autoconstr_clkgroup_0     0    
==============================================================================================================================================

@W: MT531 :"c:\users\arman\desktop\lab4\lab4_140l.v":326:1:326:2|Found signal identified as System clock which controls 16 sequential elements including Lab_UT.scctrl.next_state[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine cstate[5:0] (in view: work.tx_fsm(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\arman\desktop\lab4\uarttxbuf.v":229:3:229:8|There are no possible illegal states for state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\arman\desktop\lab4\lfsr.v":22:0:22:5|Removing sequential instance prng_lfsr[31] (in view: work.lfsr(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 03 04:18:47 2019

###########################################################]
Map & Optimize Report

# Mon Jun 03 04:18:48 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|User-specified initial value defined for instance buart._rx.hh[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MF179 :"c:\users\arman\desktop\lab4\fifo.v":19:20:19:36|Found 9 by 9 bit equality operator ('==') fifo.un1_emptyB (in view: work.uartTxBuf(verilog))
Encoding state machine cstate[5:0] (in view: work.tx_fsm(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\arman\desktop\lab4\uarttxbuf.v":229:3:229:8|There are no possible illegal states for state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Found counter in view:work.rxuart(verilog) instance bitcount[4:0] 
@N: BN362 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing sequential instance lsBitsi.q[7] (in view: work.scdp(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing sequential instance msBitsi.q[7] (in view: work.scdp(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lfsr.v":22:0:22:5|Removing sequential instance prng_lfsr[31] (in view: work.lfsr(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing instance Lab_UT.scdp.msBitsi.q[5] because it is equivalent to instance Lab_UT.scdp.lsBitsi.q[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing sequential instance Lab_UT.scdp.k3h.q[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\uarttxbuf.v":58:3:58:8|Removing sequential instance ufifo.txdataD[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\latticehx1k.v":85:3:85:8|Removing sequential instance resetGen.rst (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_1[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[5] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[6] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[4] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.99ns		 406 /       213
   2		0h:00m:01s		    -4.99ns		 398 /       213
   3		0h:00m:01s		    -3.59ns		 399 /       213
   4		0h:00m:01s		    -3.59ns		 400 /       213
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_0[2] (in view: work.latticehx1k(verilog)) with 22 loads 2 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_0[0] (in view: work.latticehx1k(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_0[6] (in view: work.latticehx1k(verilog)) with 18 loads 2 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.bitcount[3] (in view: work.latticehx1k(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.bitcount[1] (in view: work.latticehx1k(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_ret_1 (in view: work.latticehx1k(verilog)) with 15 loads 2 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_ret (in view: work.latticehx1k(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_0[3] (in view: work.latticehx1k(verilog)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_0[1] (in view: work.latticehx1k(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_0[7] (in view: work.latticehx1k(verilog)) with 28 loads 2 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_0[5] (in view: work.latticehx1k(verilog)) with 19 loads 2 times to improve timing.
Timing driven replication report
Added 17 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   5		0h:00m:02s		    -2.19ns		 520 /       230
   6		0h:00m:02s		    -2.19ns		 531 /       230
   7		0h:00m:02s		    -2.19ns		 532 /       230
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.bitcount[2] (in view: work.latticehx1k(verilog)) with 10 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.bitcount[4] (in view: work.latticehx1k(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.bitcount[0] (in view: work.latticehx1k(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   8		0h:00m:02s		    -2.19ns		 534 /       233
   9		0h:00m:02s		    -2.19ns		 537 /       233
@N: FX1017 :"c:\users\arman\desktop\lab4\latticehx1k.v":284:14:284:33|SB_GB inserted on the net clk.
@N: FX1017 :"c:\users\arman\desktop\lab4\latticehx1k.v":85:3:85:8|SB_GB inserted on the net rst.
@N: FX1017 :|SB_GB inserted on the net Lab_UT.scdp.lfsrInst.un1_ldLFSR_1_i.
@N: FX1017 :|SB_GB inserted on the net buart._rx.sample.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 168MB)

Warning: Found 11 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.EmsLoaded
1) instance Lab_UT.scctrl.EmsLoaded_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.scctrl.EmsLoaded (in view: work.latticehx1k(verilog))
    net        Lab_UT.scctrl.EmsLoaded
    input  pin Lab_UT.scctrl.EmsLoaded_latch/I2
    instance   Lab_UT.scctrl.EmsLoaded_latch (cell SB_LUT4)
    output pin Lab_UT.scctrl.EmsLoaded_latch/O
    net        Lab_UT.scctrl.EmsLoaded
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.nibbleIn2
2) instance Lab_UT.scctrl.nibbleIn2_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.scctrl.nibbleIn2 (in view: work.latticehx1k(verilog))
    net        Lab_UT.scctrl.nibbleIn2
    input  pin Lab_UT.scctrl.nibbleIn2_latch/I2
    instance   Lab_UT.scctrl.nibbleIn2_latch (cell SB_LUT4)
    output pin Lab_UT.scctrl.nibbleIn2_latch/O
    net        Lab_UT.scctrl.nibbleIn2
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdLFSR
3) instance Lab_UT.scctrl.sccLdLFSR_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdLFSR (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdLFSR
    input  pin Lab_UT.scctrl.sccLdLFSR_latch/I2
    instance   Lab_UT.scctrl.sccLdLFSR_latch (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdLFSR_latch/O
    net        Lab_UT.sccLdLFSR
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[0]
4) instance Lab_UT.scctrl.sccLdKey_latch[0] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[0] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[0]
    input  pin Lab_UT.scctrl.sccLdKey_latch[0]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[0] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[0]/O
    net        Lab_UT.sccLdKey[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[1]
5) instance Lab_UT.scctrl.sccLdKey_latch[1] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[1] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[1]
    input  pin Lab_UT.scctrl.sccLdKey_latch[1]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[1] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[1]/O
    net        Lab_UT.sccLdKey[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[2]
6) instance Lab_UT.scctrl.sccLdKey_latch[2] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[2] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[2]
    input  pin Lab_UT.scctrl.sccLdKey_latch[2]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[2] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[2]/O
    net        Lab_UT.sccLdKey[2]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[3]
7) instance Lab_UT.scctrl.sccLdKey_latch[3] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[3] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[3]
    input  pin Lab_UT.scctrl.sccLdKey_latch[3]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[3] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[3]/O
    net        Lab_UT.sccLdKey[3]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[4]
8) instance Lab_UT.scctrl.sccLdKey_latch[4] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[4] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[4]
    input  pin Lab_UT.scctrl.sccLdKey_latch[4]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[4] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[4]/O
    net        Lab_UT.sccLdKey[4]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[5]
9) instance Lab_UT.scctrl.sccLdKey_latch[5] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[5] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[5]
    input  pin Lab_UT.scctrl.sccLdKey_latch[5]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[5] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[5]/O
    net        Lab_UT.sccLdKey[5]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[6]
10) instance Lab_UT.scctrl.sccLdKey_latch[6] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[6] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[6]
    input  pin Lab_UT.scctrl.sccLdKey_latch[6]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[6] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[6]/O
    net        Lab_UT.sccLdKey[6]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[7]
11) instance Lab_UT.scctrl.sccLdKey_latch[7] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[7] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[7]
    input  pin Lab_UT.scctrl.sccLdKey_latch[7]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[7] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[7]/O
    net        Lab_UT.sccLdKey[7]
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 168MB)

@N: MT611 :|Automatically generated clock latticehx1k_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 236 clock pin(s) of sequential element(s)
0 instances converted, 236 sequential instances remain driven by gated/generated clocks

================================================================================================================== Gated/Generated Clocks ==================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       latticehx1k_pll_inst.latticehx1k_pll_inst     SB_PLL40_CORE          236        resetGen.reset_count[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 124MB peak: 168MB)

Writing Analyst data base C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\synwork\Lab4prj_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 168MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 151MB peak: 168MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 149MB peak: 168MB)

Warning: Found 11 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.nibbleIn2
1) instance state_ret_12_RNI6SL98 (in view: work.scctrl(netlist)), output net nibbleIn2 (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.nibbleIn2
    input  pin Lab_UT.scctrl.state_ret_12_RNI6SL98/I2
    instance   Lab_UT.scctrl.state_ret_12_RNI6SL98 (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_12_RNI6SL98/O
    net        Lab_UT.scctrl.nibbleIn2
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.EmsLoaded
2) instance state_ret_15_RNIL43M1 (in view: work.scctrl(netlist)), output net EmsLoaded (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.EmsLoaded
    input  pin Lab_UT.scctrl.state_ret_15_RNIL43M1/I2
    instance   Lab_UT.scctrl.state_ret_15_RNIL43M1 (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_15_RNIL43M1/O
    net        Lab_UT.scctrl.EmsLoaded
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[0]
3) instance state_1_RNIU4BK01[3] (in view: work.scctrl(netlist)), output net sccLdKey[0] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[0]
    input  pin Lab_UT.scctrl.state_1_RNIU4BK01[3]/I1
    instance   Lab_UT.scctrl.state_1_RNIU4BK01[3] (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_1_RNIU4BK01[3]/O
    net        Lab_UT.scctrl.sccLdKey[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[1]
4) instance state_ret_RNIVBV001 (in view: work.scctrl(netlist)), output net sccLdKey[1] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[1]
    input  pin Lab_UT.scctrl.state_ret_RNIVBV001/I1
    instance   Lab_UT.scctrl.state_ret_RNIVBV001 (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_RNIVBV001/O
    net        Lab_UT.scctrl.sccLdKey[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[2]
5) instance state_1_RNIIAMA01[3] (in view: work.scctrl(netlist)), output net sccLdKey[2] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[2]
    input  pin Lab_UT.scctrl.state_1_RNIIAMA01[3]/I1
    instance   Lab_UT.scctrl.state_1_RNIIAMA01[3] (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_1_RNIIAMA01[3]/O
    net        Lab_UT.scctrl.sccLdKey[2]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[3]
6) instance state_1_RNIRJ0VV[3] (in view: work.scctrl(netlist)), output net sccLdKey[3] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[3]
    input  pin Lab_UT.scctrl.state_1_RNIRJ0VV[3]/I1
    instance   Lab_UT.scctrl.state_1_RNIRJ0VV[3] (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_1_RNIRJ0VV[3]/O
    net        Lab_UT.scctrl.sccLdKey[3]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[4]
7) instance state_ret_3_RNIJI6701 (in view: work.scctrl(netlist)), output net sccLdKey[4] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[4]
    input  pin Lab_UT.scctrl.state_ret_3_RNIJI6701/I1
    instance   Lab_UT.scctrl.state_ret_3_RNIJI6701 (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_3_RNIJI6701/O
    net        Lab_UT.scctrl.sccLdKey[4]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[5]
8) instance state_ret_11_RNI5GO901 (in view: work.scctrl(netlist)), output net sccLdKey[5] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[5]
    input  pin Lab_UT.scctrl.state_ret_11_RNI5GO901/I1
    instance   Lab_UT.scctrl.state_ret_11_RNI5GO901 (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_11_RNI5GO901/O
    net        Lab_UT.scctrl.sccLdKey[5]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[6]
9) instance state_ret_11_RNIGCPB01 (in view: work.scctrl(netlist)), output net sccLdKey[6] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[6]
    input  pin Lab_UT.scctrl.state_ret_11_RNIGCPB01/I1
    instance   Lab_UT.scctrl.state_ret_11_RNIGCPB01 (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_11_RNIGCPB01/O
    net        Lab_UT.scctrl.sccLdKey[6]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[7]
10) instance state_ret_14_RNI5D4801 (in view: work.scctrl(netlist)), output net sccLdKey[7] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[7]
    input  pin Lab_UT.scctrl.state_ret_14_RNI5D4801/I1
    instance   Lab_UT.scctrl.state_ret_14_RNI5D4801 (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_14_RNI5D4801/O
    net        Lab_UT.scctrl.sccLdKey[7]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdLFSR
11) instance state_ret_6_RNI68BTO (in view: work.scctrl(netlist)), output net sccLdLFSR (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdLFSR
    input  pin Lab_UT.scctrl.state_ret_6_RNI68BTO/I2
    instance   Lab_UT.scctrl.state_ret_6_RNI68BTO (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_6_RNI68BTO/O
    net        Lab_UT.scdp.lfsrInst.state_ret_6_RNI68BTO_0
End of loops
@W: MT420 |Found inferred clock latticehx1k|clk_in with period 8.36ns. Please declare a user-defined clock on object "p:clk_in"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jun 03 04:18:51 2019
#


Top view:               latticehx1k
Requested Frequency:    119.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.506

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
latticehx1k|clk_in     119.6 MHz     NA            8.363         NA            NA         inferred     Autoconstr_clkgroup_0
System                 70.4 MHz      59.9 MHz      14.201        16.707        -2.506     system       system_clkgroup      
============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  14.201      -2.506  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                  Arrival           
Instance                          Reference     Type         Pin     Net                    Time        Slack 
                                  Clock                                                                       
--------------------------------------------------------------------------------------------------------------
buart._rx.shifter_0_3_rep1        System        SB_DFFER     Q       bu_rx_data_3_rep1      0.540       -2.506
buart._rx.shifter_0_6_rep1        System        SB_DFFER     Q       bu_rx_data_6_rep1      0.540       -2.457
buart._rx.shifter_0_fast[7]       System        SB_DFFER     Q       bu_rx_data_fast[7]     0.540       -2.457
buart._rx.shifter_ret_2           System        SB_DFFES     Q       bu_rx_data_i_3[5]      0.540       -2.457
buart._rx.bitcount_fast_es[2]     System        SB_DFFES     Q       bitcount_fast[2]       0.540       -2.436
buart._rx.shifter_0[0]            System        SB_DFFER     Q       bu_rx_data[0]          0.540       -2.436
buart._rx.shifter_0_fast[2]       System        SB_DFFER     Q       bu_rx_data_fast[2]     0.540       -2.422
buart._rx.shifter_0_fast[3]       System        SB_DFFER     Q       bu_rx_data_fast[3]     0.540       -2.422
buart._rx.shifter_0_2_rep1        System        SB_DFFER     Q       bu_rx_data_2_rep1      0.540       -2.387
buart._rx.shifter_0_fast[0]       System        SB_DFFER     Q       shifter_0_fast[0]      0.540       -2.387
==============================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                             Required           
Instance                      Reference     Type         Pin     Net               Time         Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.state_ret_7     System        SB_DFF       D       state_ret_7or     14.096       -2.506
Lab_UT.scdp.k3h.q[0]          System        SB_DFFSR     D       q                 14.096       -2.366
Lab_UT.scdp.k1l.q[0]          System        SB_DFFSR     D       q                 14.096       -2.366
Lab_UT.scdp.k2h.q[0]          System        SB_DFFSR     D       q                 14.096       -2.366
Lab_UT.scdp.k0h.q[0]          System        SB_DFFSR     D       q                 14.096       -2.366
Lab_UT.scdp.k1h.q[0]          System        SB_DFFSR     D       q                 14.096       -2.366
Lab_UT.scdp.k2l.q[0]          System        SB_DFFSR     D       q                 14.096       -2.366
Lab_UT.scdp.k0l.q[0]          System        SB_DFFSR     D       q                 14.096       -2.366
Lab_UT.scdp.k3l.q[0]          System        SB_DFFSR     D       q                 14.096       -2.366
Lab_UT.scdp.k2l.q[1]          System        SB_DFFSR     D       q_0               14.096       -2.366
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.096

    - Propagation time:                      16.602
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.506

    Number of logic level(s):                8
    Starting point:                          buart._rx.shifter_0_3_rep1 / Q
    Ending point:                            Lab_UT.scctrl.state_ret_7 / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
buart._rx.shifter_0_3_rep1                      SB_DFFER     Q        Out     0.540     0.540       -         
bu_rx_data_3_rep1                               Net          -        -       1.599     -           4         
Lab_UT.dk.g0_0_1                                SB_LUT4      I0       In      -         2.139       -         
Lab_UT.dk.g0_0_1                                SB_LUT4      O        Out     0.449     2.588       -         
g0_0_1                                          Net          -        -       1.371     -           1         
Lab_UT.dk.g0_0                                  SB_LUT4      I0       In      -         3.959       -         
Lab_UT.dk.g0_0                                  SB_LUT4      O        Out     0.449     4.408       -         
de_bigD                                         Net          -        -       1.371     -           2         
Lab_UT.scctrl.next_state_rst_0_5_3_N_8L15_1     SB_LUT4      I0       In      -         5.779       -         
Lab_UT.scctrl.next_state_rst_0_5_3_N_8L15_1     SB_LUT4      O        Out     0.449     6.227       -         
next_state_rst_0_5_3_N_8L15_1                   Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_11_RNICHRUA             SB_LUT4      I0       In      -         7.598       -         
Lab_UT.scctrl.state_ret_11_RNICHRUA             SB_LUT4      O        Out     0.386     7.984       -         
state_ret_11_RNICHRUA                           Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_12_RNI2HNBM             SB_LUT4      I2       In      -         9.355       -         
Lab_UT.scctrl.state_ret_12_RNI2HNBM             SB_LUT4      O        Out     0.379     9.734       -         
next_state_rst_0_5_3                            Net          -        -       1.371     -           2         
Lab_UT.scctrl.next_state_RNIAILTB1[1]           SB_LUT4      I1       In      -         11.105      -         
Lab_UT.scctrl.next_state_RNIAILTB1[1]           SB_LUT4      O        Out     0.400     11.505      -         
next_state[1]                                   Net          -        -       1.371     -           4         
Lab_UT.scctrl.next_state_RNI9L7F52[0]           SB_LUT4      I0       In      -         12.876      -         
Lab_UT.scctrl.next_state_RNI9L7F52[0]           SB_LUT4      O        Out     0.449     13.324      -         
N_223_1_reti                                    Net          -        -       1.371     -           2         
Lab_UT.scctrl.state_ret_7_RNO                   SB_LUT4      I1       In      -         14.695      -         
Lab_UT.scctrl.state_ret_7_RNO                   SB_LUT4      O        Out     0.400     15.095      -         
state_ret_7or                                   Net          -        -       1.507     -           1         
Lab_UT.scctrl.state_ret_7                       SB_DFF       D        In      -         16.602      -         
==============================================================================================================
Total path delay (propagation time + setup) of 16.707 is 4.004(24.0%) logic and 12.703(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.096

    - Propagation time:                      16.553
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.457

    Number of logic level(s):                8
    Starting point:                          buart._rx.shifter_0_6_rep1 / Q
    Ending point:                            Lab_UT.scctrl.state_ret_7 / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
buart._rx.shifter_0_6_rep1                      SB_DFFER     Q        Out     0.540     0.540       -         
bu_rx_data_6_rep1                               Net          -        -       1.599     -           5         
Lab_UT.dk.g0_7                                  SB_LUT4      I0       In      -         2.139       -         
Lab_UT.dk.g0_7                                  SB_LUT4      O        Out     0.449     2.588       -         
g0_7                                            Net          -        -       1.371     -           1         
Lab_UT.dk.g0_0                                  SB_LUT4      I1       In      -         3.959       -         
Lab_UT.dk.g0_0                                  SB_LUT4      O        Out     0.400     4.359       -         
de_bigD                                         Net          -        -       1.371     -           2         
Lab_UT.scctrl.next_state_rst_0_5_3_N_8L15_1     SB_LUT4      I0       In      -         5.729       -         
Lab_UT.scctrl.next_state_rst_0_5_3_N_8L15_1     SB_LUT4      O        Out     0.449     6.178       -         
next_state_rst_0_5_3_N_8L15_1                   Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_11_RNICHRUA             SB_LUT4      I0       In      -         7.549       -         
Lab_UT.scctrl.state_ret_11_RNICHRUA             SB_LUT4      O        Out     0.386     7.935       -         
state_ret_11_RNICHRUA                           Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_12_RNI2HNBM             SB_LUT4      I2       In      -         9.306       -         
Lab_UT.scctrl.state_ret_12_RNI2HNBM             SB_LUT4      O        Out     0.379     9.685       -         
next_state_rst_0_5_3                            Net          -        -       1.371     -           2         
Lab_UT.scctrl.next_state_RNIAILTB1[1]           SB_LUT4      I1       In      -         11.056      -         
Lab_UT.scctrl.next_state_RNIAILTB1[1]           SB_LUT4      O        Out     0.400     11.455      -         
next_state[1]                                   Net          -        -       1.371     -           4         
Lab_UT.scctrl.next_state_RNI9L7F52[0]           SB_LUT4      I0       In      -         12.826      -         
Lab_UT.scctrl.next_state_RNI9L7F52[0]           SB_LUT4      O        Out     0.449     13.275      -         
N_223_1_reti                                    Net          -        -       1.371     -           2         
Lab_UT.scctrl.state_ret_7_RNO                   SB_LUT4      I1       In      -         14.646      -         
Lab_UT.scctrl.state_ret_7_RNO                   SB_LUT4      O        Out     0.400     15.046      -         
state_ret_7or                                   Net          -        -       1.507     -           1         
Lab_UT.scctrl.state_ret_7                       SB_DFF       D        In      -         16.553      -         
==============================================================================================================
Total path delay (propagation time + setup) of 16.658 is 3.955(23.7%) logic and 12.703(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.096

    - Propagation time:                      16.553
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.457

    Number of logic level(s):                8
    Starting point:                          buart._rx.shifter_0_fast[7] / Q
    Ending point:                            Lab_UT.scctrl.state_ret_7 / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
buart._rx.shifter_0_fast[7]                     SB_DFFER     Q        Out     0.540     0.540       -         
bu_rx_data_fast[7]                              Net          -        -       1.599     -           5         
Lab_UT.dk.de_bigL_N_2L1                         SB_LUT4      I0       In      -         2.139       -         
Lab_UT.dk.de_bigL_N_2L1                         SB_LUT4      O        Out     0.449     2.588       -         
de_bigL_N_2L1                                   Net          -        -       1.371     -           1         
Lab_UT.dk.de_bigL                               SB_LUT4      I0       In      -         3.959       -         
Lab_UT.dk.de_bigL                               SB_LUT4      O        Out     0.449     4.408       -         
de_bigL                                         Net          -        -       1.371     -           3         
Lab_UT.scctrl.next_state_rst_0_5_3_N_8L15_1     SB_LUT4      I1       In      -         5.779       -         
Lab_UT.scctrl.next_state_rst_0_5_3_N_8L15_1     SB_LUT4      O        Out     0.400     6.178       -         
next_state_rst_0_5_3_N_8L15_1                   Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_11_RNICHRUA             SB_LUT4      I0       In      -         7.549       -         
Lab_UT.scctrl.state_ret_11_RNICHRUA             SB_LUT4      O        Out     0.386     7.935       -         
state_ret_11_RNICHRUA                           Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_12_RNI2HNBM             SB_LUT4      I2       In      -         9.306       -         
Lab_UT.scctrl.state_ret_12_RNI2HNBM             SB_LUT4      O        Out     0.379     9.685       -         
next_state_rst_0_5_3                            Net          -        -       1.371     -           2         
Lab_UT.scctrl.next_state_RNIAILTB1[1]           SB_LUT4      I1       In      -         11.056      -         
Lab_UT.scctrl.next_state_RNIAILTB1[1]           SB_LUT4      O        Out     0.400     11.455      -         
next_state[1]                                   Net          -        -       1.371     -           4         
Lab_UT.scctrl.next_state_RNI9L7F52[0]           SB_LUT4      I0       In      -         12.826      -         
Lab_UT.scctrl.next_state_RNI9L7F52[0]           SB_LUT4      O        Out     0.449     13.275      -         
N_223_1_reti                                    Net          -        -       1.371     -           2         
Lab_UT.scctrl.state_ret_7_RNO                   SB_LUT4      I1       In      -         14.646      -         
Lab_UT.scctrl.state_ret_7_RNO                   SB_LUT4      O        Out     0.400     15.046      -         
state_ret_7or                                   Net          -        -       1.507     -           1         
Lab_UT.scctrl.state_ret_7                       SB_DFF       D        In      -         16.553      -         
==============================================================================================================
Total path delay (propagation time + setup) of 16.658 is 3.955(23.7%) logic and 12.703(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.096

    - Propagation time:                      16.553
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.457

    Number of logic level(s):                8
    Starting point:                          buart._rx.shifter_ret_2 / Q
    Ending point:                            Lab_UT.scctrl.state_ret_7 / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
buart._rx.shifter_ret_2                         SB_DFFES     Q        Out     0.540     0.540       -         
bu_rx_data_i_3[5]                               Net          -        -       1.599     -           6         
Lab_UT.dk.g0_0_1                                SB_LUT4      I1       In      -         2.139       -         
Lab_UT.dk.g0_0_1                                SB_LUT4      O        Out     0.400     2.539       -         
g0_0_1                                          Net          -        -       1.371     -           1         
Lab_UT.dk.g0_0                                  SB_LUT4      I0       In      -         3.910       -         
Lab_UT.dk.g0_0                                  SB_LUT4      O        Out     0.449     4.359       -         
de_bigD                                         Net          -        -       1.371     -           2         
Lab_UT.scctrl.next_state_rst_0_5_3_N_8L15_1     SB_LUT4      I0       In      -         5.729       -         
Lab_UT.scctrl.next_state_rst_0_5_3_N_8L15_1     SB_LUT4      O        Out     0.449     6.178       -         
next_state_rst_0_5_3_N_8L15_1                   Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_11_RNICHRUA             SB_LUT4      I0       In      -         7.549       -         
Lab_UT.scctrl.state_ret_11_RNICHRUA             SB_LUT4      O        Out     0.386     7.935       -         
state_ret_11_RNICHRUA                           Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_12_RNI2HNBM             SB_LUT4      I2       In      -         9.306       -         
Lab_UT.scctrl.state_ret_12_RNI2HNBM             SB_LUT4      O        Out     0.379     9.685       -         
next_state_rst_0_5_3                            Net          -        -       1.371     -           2         
Lab_UT.scctrl.next_state_RNIAILTB1[1]           SB_LUT4      I1       In      -         11.056      -         
Lab_UT.scctrl.next_state_RNIAILTB1[1]           SB_LUT4      O        Out     0.400     11.455      -         
next_state[1]                                   Net          -        -       1.371     -           4         
Lab_UT.scctrl.next_state_RNI9L7F52[0]           SB_LUT4      I0       In      -         12.826      -         
Lab_UT.scctrl.next_state_RNI9L7F52[0]           SB_LUT4      O        Out     0.449     13.275      -         
N_223_1_reti                                    Net          -        -       1.371     -           2         
Lab_UT.scctrl.state_ret_7_RNO                   SB_LUT4      I1       In      -         14.646      -         
Lab_UT.scctrl.state_ret_7_RNO                   SB_LUT4      O        Out     0.400     15.046      -         
state_ret_7or                                   Net          -        -       1.507     -           1         
Lab_UT.scctrl.state_ret_7                       SB_DFF       D        In      -         16.553      -         
==============================================================================================================
Total path delay (propagation time + setup) of 16.658 is 3.955(23.7%) logic and 12.703(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.201
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.096

    - Propagation time:                      16.532
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.436

    Number of logic level(s):                8
    Starting point:                          buart._rx.bitcount_fast_es[2] / Q
    Ending point:                            Lab_UT.scctrl.state_ret_7 / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
buart._rx.bitcount_fast_es[2]                   SB_DFFES     Q        Out     0.540     0.540       -         
bitcount_fast[2]                                Net          -        -       1.599     -           2         
Lab_UT.dk.g0_0_1                                SB_LUT4      I2       In      -         2.139       -         
Lab_UT.dk.g0_0_1                                SB_LUT4      O        Out     0.379     2.518       -         
g0_0_1                                          Net          -        -       1.371     -           1         
Lab_UT.dk.g0_0                                  SB_LUT4      I0       In      -         3.889       -         
Lab_UT.dk.g0_0                                  SB_LUT4      O        Out     0.449     4.338       -         
de_bigD                                         Net          -        -       1.371     -           2         
Lab_UT.scctrl.next_state_rst_0_5_3_N_8L15_1     SB_LUT4      I0       In      -         5.708       -         
Lab_UT.scctrl.next_state_rst_0_5_3_N_8L15_1     SB_LUT4      O        Out     0.449     6.157       -         
next_state_rst_0_5_3_N_8L15_1                   Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_11_RNICHRUA             SB_LUT4      I0       In      -         7.528       -         
Lab_UT.scctrl.state_ret_11_RNICHRUA             SB_LUT4      O        Out     0.386     7.914       -         
state_ret_11_RNICHRUA                           Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_12_RNI2HNBM             SB_LUT4      I2       In      -         9.285       -         
Lab_UT.scctrl.state_ret_12_RNI2HNBM             SB_LUT4      O        Out     0.379     9.664       -         
next_state_rst_0_5_3                            Net          -        -       1.371     -           2         
Lab_UT.scctrl.next_state_RNIAILTB1[1]           SB_LUT4      I1       In      -         11.035      -         
Lab_UT.scctrl.next_state_RNIAILTB1[1]           SB_LUT4      O        Out     0.400     11.434      -         
next_state[1]                                   Net          -        -       1.371     -           4         
Lab_UT.scctrl.next_state_RNI9L7F52[0]           SB_LUT4      I0       In      -         12.805      -         
Lab_UT.scctrl.next_state_RNI9L7F52[0]           SB_LUT4      O        Out     0.449     13.254      -         
N_223_1_reti                                    Net          -        -       1.371     -           2         
Lab_UT.scctrl.state_ret_7_RNO                   SB_LUT4      I1       In      -         14.625      -         
Lab_UT.scctrl.state_ret_7_RNO                   SB_LUT4      O        Out     0.400     15.025      -         
state_ret_7or                                   Net          -        -       1.507     -           1         
Lab_UT.scctrl.state_ret_7                       SB_DFF       D        In      -         16.532      -         
==============================================================================================================
Total path delay (propagation time + setup) of 16.637 is 3.934(23.6%) logic and 12.703(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 149MB peak: 168MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 149MB peak: 168MB)

---------------------------------------
Resource Usage Report for latticehx1k 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             43 uses
SB_CARRY        32 uses
SB_DFF          48 uses
SB_DFFER        66 uses
SB_DFFES        20 uses
SB_DFFESR       21 uses
SB_DFFR         4 uses
SB_DFFS         2 uses
SB_DFFSR        70 uses
SB_DFFSS        2 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
SB_RAM512x8     1 use
VCC             43 uses
SB_LUT4         525 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   233 (18%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   latticehx1k|clk_in: 1

@S |Mapping Summary:
Total  LUTs: 525 (41%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 525 = 525 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 30MB peak: 168MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Mon Jun 03 04:18:51 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Lab4prj_Implmnt its sbt path: C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.edf " "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Arman/Desktop/Lab4/lab4.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.edf...
Parsing constraint file: C:/Users/Arman/Desktop/Lab4/lab4.pcf ...
start to read sdc/scf file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.scf
sdc_reader OK C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k...
Warning: The terminal connectivity Z_rcxd._io:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal Z_rcxd._io:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity Z_rcxd._io:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal connectivity Z_rcxd._io:OUTPUTCLK is removed because the PIN_TYPE is configured as 000000

write Timing Constraint to C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: latticehx1k

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k --outdir C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k
SDC file             - C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	525
    Number of DFFs      	:	233
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	32
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	34
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	20
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	60
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_6_RNI68BTO_LC_183/in2" to pin "Lab_UT.scctrl.state_ret_6_RNI68BTO_LC_183/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_15_RNIL43M1_LC_177/in2" to pin "Lab_UT.scctrl.state_ret_15_RNIL43M1_LC_177/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNIIAMA01[3]_LC_86/in1" to pin "Lab_UT.scctrl.state_1_RNIIAMA01[3]_LC_86/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNIRJ0VV[3]_LC_92/in1" to pin "Lab_UT.scctrl.state_1_RNIRJ0VV[3]_LC_92/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNIU4BK01[3]_LC_93/in1" to pin "Lab_UT.scctrl.state_1_RNIU4BK01[3]_LC_93/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNI5GO901_LC_127/in1" to pin "Lab_UT.scctrl.state_ret_11_RNI5GO901_LC_127/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNIGCPB01_LC_136/in1" to pin "Lab_UT.scctrl.state_ret_11_RNIGCPB01_LC_136/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_14_RNI5D4801_LC_159/in1" to pin "Lab_UT.scctrl.state_ret_14_RNI5D4801_LC_159/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_3_RNIJI6701_LC_181/in1" to pin "Lab_UT.scctrl.state_ret_3_RNIJI6701_LC_181/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_RNIVBV001_LC_231/in1" to pin "Lab_UT.scctrl.state_ret_RNIVBV001_LC_231/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNI6SL98_LC_147/in2" to pin "Lab_UT.scctrl.state_ret_12_RNI6SL98_LC_147/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	586
    Number of DFFs      	:	233
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	32

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	210
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	348
        CARRY Only       	:	4
        LUT with CARRY   	:	5
    LogicCells                  :	590/1280
    PLBs                        :	80/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.2 (sec)

Final Design Statistics
    Number of LUTs      	:	586
    Number of DFFs      	:	233
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	32
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	590/1280
    PLBs                        :	97/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE | Frequency: 88.22 MHz | Target: 119.62 MHz
Clock: latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 119.62 MHz
Clock: latticehx1k|clk_in | Frequency: N/A | Target: 119.62 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1999
used logic cells: 590
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1999
used logic cells: 590
Translating sdc file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc...
Translated sdc file is C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --outdir "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc --outdir C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\router --sdf_file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design latticehx1k
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_15_RNIL43M1_LC_9_11_5/in2" to pin "Lab_UT.scctrl.state_ret_15_RNIL43M1_LC_9_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNI6SL98_LC_7_10_5/in2" to pin "Lab_UT.scctrl.state_ret_12_RNI6SL98_LC_7_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_6_RNI68BTO_LC_5_10_6/in2" to pin "Lab_UT.scctrl.state_ret_6_RNI68BTO_LC_5_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_14_RNI5D4801_LC_8_12_3/in1" to pin "Lab_UT.scctrl.state_ret_14_RNI5D4801_LC_8_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNIIAMA01_3_LC_7_13_7/in1" to pin "Lab_UT.scctrl.state_1_RNIIAMA01_3_LC_7_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNIU4BK01_3_LC_7_13_4/in1" to pin "Lab_UT.scctrl.state_1_RNIU4BK01_3_LC_7_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_3_RNIJI6701_LC_7_12_6/in1" to pin "Lab_UT.scctrl.state_ret_3_RNIJI6701_LC_7_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNIGCPB01_LC_7_12_5/in1" to pin "Lab_UT.scctrl.state_ret_11_RNIGCPB01_LC_7_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNI5GO901_LC_6_13_3/in1" to pin "Lab_UT.scctrl.state_ret_11_RNI5GO901_LC_6_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_RNIVBV001_LC_5_13_5/in1" to pin "Lab_UT.scctrl.state_ret_RNIVBV001_LC_5_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNIRJ0VV_3_LC_5_13_1/in1" to pin "Lab_UT.scctrl.state_1_RNIRJ0VV_3_LC_5_13_1/lcout" to break the combinatorial loop
Read device time: 2
I1209: Started routing
I1223: Total Nets : 693 
I1212: Iteration  1 :    80 unrouted : 1 seconds
I1212: Iteration  2 :    18 unrouted : 0 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design latticehx1k
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v" --vhdl "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd" --lib "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --out-sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v
Writing C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc" --sdf-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --report-file "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc --sdf-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --report-file C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_in_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_14_RNI5D4801_LC_8_12_3/in0" to pin "Lab_UT.scctrl.state_ret_14_RNI5D4801_LC_8_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNIGCPB01_LC_7_12_5/in0" to pin "Lab_UT.scctrl.state_ret_11_RNIGCPB01_LC_7_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_3_RNIJI6701_LC_7_12_6/in3" to pin "Lab_UT.scctrl.state_ret_3_RNIJI6701_LC_7_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNI5GO901_LC_6_13_3/in0" to pin "Lab_UT.scctrl.state_ret_11_RNI5GO901_LC_6_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNIRJ0VV_3_LC_5_13_1/in3" to pin "Lab_UT.scctrl.state_1_RNIRJ0VV_3_LC_5_13_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_RNIVBV001_LC_5_13_5/in3" to pin "Lab_UT.scctrl.state_ret_RNIVBV001_LC_5_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNIU4BK01_3_LC_7_13_4/in3" to pin "Lab_UT.scctrl.state_1_RNIU4BK01_3_LC_7_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNIIAMA01_3_LC_7_13_7/in0" to pin "Lab_UT.scctrl.state_1_RNIIAMA01_3_LC_7_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNI6SL98_LC_7_10_5/in1" to pin "Lab_UT.scctrl.state_ret_12_RNI6SL98_LC_7_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_6_RNI68BTO_LC_5_10_6/in0" to pin "Lab_UT.scctrl.state_ret_6_RNI68BTO_LC_5_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_15_RNIL43M1_LC_9_11_5/in1" to pin "Lab_UT.scctrl.state_ret_15_RNIL43M1_LC_9_11_5/lcout" to break the combinatorial loop
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Lab4prj_syn.prj" -log "Lab4prj_Implmnt/Lab4prj.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Lab4prj_Implmnt/Lab4prj.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ARMAN-PC

# Mon Jun 03 04:23:24 2019

#Implementation: Lab4prj_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\asciiHex2Bin.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\bin2AsciiHex.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\buart.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\decodeKeysL4.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\fifo.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\latticehx1k.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\lfsr.v" (library work)
@E: CG426 :"C:\Users\Arman\Desktop\Lab4\lfsr.v":26:2:26:8|Assignment target psrByte must be of type reg or genvar
@I::"C:\Users\Arman\Desktop\Lab4\printable.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\regrce.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 03 04:23:24 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 03 04:23:24 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Lab4prj_syn.prj" -log "Lab4prj_Implmnt/Lab4prj.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Lab4prj_Implmnt/Lab4prj.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ARMAN-PC

# Mon Jun 03 04:24:28 2019

#Implementation: Lab4prj_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\asciiHex2Bin.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\bin2AsciiHex.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\buart.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\decodeKeysL4.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\fifo.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\latticehx1k.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\lfsr.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\printable.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\regrce.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v" (library work)
Verilog syntax check successful!
Selecting top level module latticehx1k
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":274:7:274:21|Synthesizing module latticehx1k_pll in library work.

@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":287:47:287:47|Input EXTFEEDBACK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":288:48:288:48|Input DYNAMICDELAY on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":291:51:291:51|Input LATCHINPUTVALUE on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":293:39:293:39|Input SDI on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":295:40:295:40|Input SCLK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":42:7:42:11|Synthesizing module inpin in library work.

@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input LATCH_INPUT_VALUE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input CLOCK_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input OUTPUT_CLK on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input OUTPUT_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input D_OUT_1 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input D_OUT_0 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":48:21:48:23|An input port (port pin) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\fifo.v":8:7:8:10|Synthesizing module fifo in library work.

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\fifo.v":36:14:36:19|Removing redundant assignment.
@N: CG179 :"C:\Users\Arman\Desktop\Lab4\fifo.v":41:14:41:19|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":242:7:242:12|Synthesizing module tx_fsm in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":173:7:173:18|Synthesizing module emitcrlf_fsm in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":13:7:13:15|Synthesizing module uartTxBuf in library work.

@W: CG360 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":77:22:77:28|Removing wire txState, as there is no assignment to it.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":62:7:62:14|Synthesizing module baudgen2 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":132:7:132:12|Synthesizing module rxuart in library work.

@W: CL265 :"C:\Users\Arman\Desktop\Lab4\buart.v":185:2:185:7|Removing unused bit 2 of hh[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":42:7:42:13|Synthesizing module baudgen in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":91:7:91:10|Synthesizing module uart in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":199:7:199:11|Synthesizing module buart in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":318:7:318:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000000101
	N_1=32'b00000000000000000000000000000100
   Generated name = N_bit_counter_5s_4s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":64:7:64:14|Synthesizing module resetGen in library work.

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":88:32:88:42|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\asciiHex2Bin.v":6:7:6:18|Synthesizing module asciiHex2Bin in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000000100
   Generated name = regrce_4s

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\regrce.v":54:9:54:9|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\printable.v":7:7:7:15|Synthesizing module printable in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000001000
   Generated name = regrce_8s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\bin2AsciiHex.v":6:7:6:18|Synthesizing module bin2AsciiHex in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000000001
   Generated name = regrce_1s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\lfsr.v":1:7:1:10|Synthesizing module lfsr in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":111:7:111:10|Synthesizing module scdp in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\decodeKeysL4.v":36:7:36:18|Synthesizing module decodeKeysL4 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":250:7:250:12|Synthesizing module scctrl in library work.

@W: CG296 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":325:9:325:30|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":338:12:338:18|Referenced variable de_bigD is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":336:7:336:13|Referenced variable de_bigE is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":340:12:340:18|Referenced variable de_bigL is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":360:13:360:18|Referenced variable de_hex is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":349:7:349:11|Referenced variable de_cr is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":334:7:334:11|Referenced variable state is not in sensitivity list.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal next_state[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal EmsLoaded; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Too many clocks (> 8) for set/reset analysis of sccLdKey, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal sccLdKey[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal nibbleIn2; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal nibbleIn1; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Too many clocks (> 8) for set/reset analysis of LdLFSR, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal LdLFSR; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":1:7:1:15|Synthesizing module Lab4_140L in library work.

@W: CG360 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":20:12:20:24|Removing wire sccDByteValid, as there is no assignment to it.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Synthesizing module latticehx1k in library work.

@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":264:15:264:24|Input bu_rx_data is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":268:9:268:21|Input de_validAscii is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":272:9:272:15|Input de_bigP is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":273:9:273:15|Input de_bigS is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":125:15:125:24|Input sccDecrypt is unused.
@N: CL201 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":229:3:229:8|Trying to extract state machine for register cstate.
Extracted state machine for register cstate
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":354:3:354:8|Trying to extract state machine for register cstate.
Extracted state machine for register cstate
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:24:28 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:24:28 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:24:28 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\synwork\Lab4prj_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:24:29 2019

###########################################################]
Pre-mapping Report

# Mon Jun 03 04:24:30 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj_scck.rpt 
Printing clock  summary report in "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist latticehx1k

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                                        Requested     Requested     Clock                                 Clock                     Clock
Clock                                        Frequency     Period        Type                                  Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
System                                       1.0 MHz       1000.000      system                                system_clkgroup           16   
latticehx1k_pll|PLLOUTCORE_derived_clock     124.6 MHz     8.028         derived (from latticehx1k|clk_in)     Autoconstr_clkgroup_0     199  
latticehx1k|clk_in                           124.6 MHz     8.028         inferred                              Autoconstr_clkgroup_0     0    
==============================================================================================================================================

@W: MT531 :"c:\users\arman\desktop\lab4\lab4_140l.v":326:1:326:2|Found signal identified as System clock which controls 16 sequential elements including Lab_UT.scctrl.next_state[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine cstate[5:0] (in view: work.tx_fsm(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\arman\desktop\lab4\uarttxbuf.v":229:3:229:8|There are no possible illegal states for state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\arman\desktop\lab4\lfsr.v":22:0:22:5|Removing sequential instance prng_lfsr[31] (in view: work.lfsr(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 03 04:24:30 2019

###########################################################]
Map & Optimize Report

# Mon Jun 03 04:24:30 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|User-specified initial value defined for instance buart._rx.hh[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MF179 :"c:\users\arman\desktop\lab4\fifo.v":19:20:19:36|Found 9 by 9 bit equality operator ('==') fifo.un1_emptyB (in view: work.uartTxBuf(verilog))
Encoding state machine cstate[5:0] (in view: work.tx_fsm(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\arman\desktop\lab4\uarttxbuf.v":229:3:229:8|There are no possible illegal states for state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Found counter in view:work.rxuart(verilog) instance bitcount[4:0] 
@N: BN362 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing sequential instance lsBitsi.q[7] (in view: work.scdp(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing sequential instance msBitsi.q[7] (in view: work.scdp(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lfsr.v":22:0:22:5|Removing sequential instance prng_lfsr[31] (in view: work.lfsr(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing instance Lab_UT.scdp.msBitsi.q[5] because it is equivalent to instance Lab_UT.scdp.lsBitsi.q[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing sequential instance Lab_UT.scdp.k3h.q[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\uarttxbuf.v":58:3:58:8|Removing sequential instance ufifo.txdataD[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\latticehx1k.v":85:3:85:8|Removing sequential instance resetGen.rst (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[5] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[4] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[6] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[6] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[5] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[4] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\latticehx1k.v":85:3:85:8|Removing sequential instance resetGen.rst_0 (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_1[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_1[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_1[5] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_1[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.50ns		 376 /       232
   2		0h:00m:01s		    -4.50ns		 373 /       232
   3		0h:00m:01s		    -3.75ns		 373 /       232
@N: FX271 :"c:\users\arman\desktop\lab4\latticehx1k.v":85:3:85:8|Replicating instance resetGen.rst_1 (in view: work.latticehx1k(verilog)) with 201 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_2[5] (in view: work.latticehx1k(verilog)) with 34 loads 2 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance Lab_UT.scctrl.state_1[0] (in view: work.latticehx1k(verilog)) with 22 loads 2 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance Lab_UT.scctrl.state_2[2] (in view: work.latticehx1k(verilog)) with 26 loads 2 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance Lab_UT.scctrl.state_ret_0 (in view: work.latticehx1k(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance Lab_UT.scctrl.state_ret_11 (in view: work.latticehx1k(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_1[6] (in view: work.latticehx1k(verilog)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_2[7] (in view: work.latticehx1k(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 11 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   4		0h:00m:01s		    -2.35ns		 465 /       243
   5		0h:00m:01s		    -1.70ns		 470 /       243
   6		0h:00m:01s		    -1.70ns		 475 /       243
   7		0h:00m:01s		    -1.70ns		 476 /       243
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance resetGen.state_ret_15 (in view: work.latticehx1k(verilog)) with 30 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance Lab_UT.scctrl.shifter_0_ret_2 (in view: work.latticehx1k(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance Lab_UT.scctrl.state_ret (in view: work.latticehx1k(verilog)) with 12 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   8		0h:00m:02s		    -0.95ns		 487 /       247
   9		0h:00m:02s		    -0.95ns		 489 /       247
@N: FX1017 :"c:\users\arman\desktop\lab4\latticehx1k.v":284:14:284:33|SB_GB inserted on the net clk.
@N: FX1017 :"c:\users\arman\desktop\lab4\latticehx1k.v":85:3:85:8|SB_GB inserted on the net resetGen.rst_1_iso.
@N: FX1017 :|SB_GB inserted on the net N_134_i.
@N: FX1017 :|SB_GB inserted on the net Lab_UT.sccLdLFSR.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 165MB)

Warning: Found 11 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.EmsLoaded
1) instance Lab_UT.scctrl.EmsLoaded_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.scctrl.EmsLoaded (in view: work.latticehx1k(verilog))
    net        Lab_UT.scctrl.EmsLoaded
    input  pin Lab_UT.scctrl.EmsLoaded_latch/I1
    instance   Lab_UT.scctrl.EmsLoaded_latch (cell SB_LUT4)
    output pin Lab_UT.scctrl.EmsLoaded_latch/O
    net        Lab_UT.scctrl.EmsLoaded
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.nibbleIn2
2) instance Lab_UT.scctrl.nibbleIn2_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.scctrl.nibbleIn2 (in view: work.latticehx1k(verilog))
    net        Lab_UT.scctrl.nibbleIn2
    input  pin Lab_UT.scctrl.nibbleIn2_latch/I3
    instance   Lab_UT.scctrl.nibbleIn2_latch (cell SB_LUT4)
    output pin Lab_UT.scctrl.nibbleIn2_latch/O
    net        Lab_UT.scctrl.nibbleIn2
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[0]
3) instance Lab_UT.scctrl.sccLdKey_latch[0] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[0] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[0]
    input  pin Lab_UT.scctrl.sccLdKey_latch[0]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[0] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[0]/O
    net        Lab_UT.sccLdKey[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[1]
4) instance Lab_UT.scctrl.sccLdKey_latch[1] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[1] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[1]
    input  pin Lab_UT.scctrl.sccLdKey_latch[1]/I3
    instance   Lab_UT.scctrl.sccLdKey_latch[1] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[1]/O
    net        Lab_UT.sccLdKey[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[2]
5) instance Lab_UT.scctrl.sccLdKey_latch[2] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[2] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[2]
    input  pin Lab_UT.scctrl.sccLdKey_latch[2]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[2] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[2]/O
    net        Lab_UT.sccLdKey[2]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[3]
6) instance Lab_UT.scctrl.sccLdKey_latch[3] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[3] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[3]
    input  pin Lab_UT.scctrl.sccLdKey_latch[3]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[3] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[3]/O
    net        Lab_UT.sccLdKey[3]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[4]
7) instance Lab_UT.scctrl.sccLdKey_latch[4] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[4] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[4]
    input  pin Lab_UT.scctrl.sccLdKey_latch[4]/I3
    instance   Lab_UT.scctrl.sccLdKey_latch[4] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[4]/O
    net        Lab_UT.sccLdKey[4]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[5]
8) instance Lab_UT.scctrl.sccLdKey_latch[5] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[5] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[5]
    input  pin Lab_UT.scctrl.sccLdKey_latch[5]/I3
    instance   Lab_UT.scctrl.sccLdKey_latch[5] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[5]/O
    net        Lab_UT.sccLdKey[5]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[6]
9) instance Lab_UT.scctrl.sccLdKey_latch[6] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[6] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[6]
    input  pin Lab_UT.scctrl.sccLdKey_latch[6]/I3
    instance   Lab_UT.scctrl.sccLdKey_latch[6] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[6]/O
    net        Lab_UT.sccLdKey[6]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[7]
10) instance Lab_UT.scctrl.sccLdKey_latch[7] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[7] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[7]
    input  pin Lab_UT.scctrl.sccLdKey_latch[7]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[7] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[7]/O
    net        Lab_UT.sccLdKey[7]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdLFSR
11) instance Lab_UT.scctrl.sccLdLFSR_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdLFSR (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdLFSR
    input  pin Lab_UT.scctrl.sccLdLFSR_latch/I2
    instance   Lab_UT.scctrl.sccLdLFSR_latch (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdLFSR_latch/O
    net        Lab_UT.sccLdLFSR
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 165MB)

@N: MT611 :|Automatically generated clock latticehx1k_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 250 clock pin(s) of sequential element(s)
0 instances converted, 250 sequential instances remain driven by gated/generated clocks

=================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       latticehx1k_pll_inst.latticehx1k_pll_inst     SB_PLL40_CORE          250        resetGen.state_ret_15_rep1     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 165MB)

Writing Analyst data base C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\synwork\Lab4prj_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 165MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 165MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 165MB)

Warning: Found 11 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.nibbleIn2
1) instance state_ret_14_RNIGP9A3 (in view: work.scctrl(netlist)), output net nibbleIn2 (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.nibbleIn2
    input  pin Lab_UT.scctrl.state_ret_14_RNIGP9A3/I3
    instance   Lab_UT.scctrl.state_ret_14_RNIGP9A3 (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_14_RNIGP9A3/O
    net        Lab_UT.scctrl.nibbleIn2
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.EmsLoaded
2) instance state_ret_18_RNIEAF93 (in view: work.scctrl(netlist)), output net EmsLoaded (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.EmsLoaded
    input  pin Lab_UT.scctrl.state_ret_18_RNIEAF93/I1
    instance   Lab_UT.scctrl.state_ret_18_RNIEAF93 (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_18_RNIEAF93/O
    net        Lab_UT.scctrl.EmsLoaded
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[0]
3) instance state_ret_11_RNIIJ6JC (in view: work.scctrl(netlist)), output net sccLdKey[0] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[0]
    input  pin Lab_UT.scctrl.state_ret_11_RNIIJ6JC/I1
    instance   Lab_UT.scctrl.state_ret_11_RNIIJ6JC (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_11_RNIIJ6JC/O
    net        Lab_UT.scctrl.sccLdKey[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[1]
4) instance state_ret_6_RNINI6BC (in view: work.scctrl(netlist)), output net sccLdKey[1] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[1]
    input  pin Lab_UT.scctrl.state_ret_6_RNINI6BC/I3
    instance   Lab_UT.scctrl.state_ret_6_RNINI6BC (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_6_RNINI6BC/O
    net        Lab_UT.scctrl.sccLdKey[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[2]
5) instance state_ret_10_RNIK5G4C (in view: work.scctrl(netlist)), output net sccLdKey[2] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[2]
    input  pin Lab_UT.scctrl.state_ret_10_RNIK5G4C/I1
    instance   Lab_UT.scctrl.state_ret_10_RNIK5G4C (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_10_RNIK5G4C/O
    net        Lab_UT.scctrl.sccLdKey[2]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[3]
6) instance state_ret_10_RNI128FC (in view: work.scctrl(netlist)), output net sccLdKey[3] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[3]
    input  pin Lab_UT.scctrl.state_ret_10_RNI128FC/I1
    instance   Lab_UT.scctrl.state_ret_10_RNI128FC (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_10_RNI128FC/O
    net        Lab_UT.scctrl.sccLdKey[3]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[4]
7) instance state_ret_7_RNIHH8MB (in view: work.scctrl(netlist)), output net sccLdKey[4] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[4]
    input  pin Lab_UT.scctrl.state_ret_7_RNIHH8MB/I3
    instance   Lab_UT.scctrl.state_ret_7_RNIHH8MB (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_7_RNIHH8MB/O
    net        Lab_UT.scctrl.sccLdKey[4]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[5]
8) instance state_2_RNIOGS5C[2] (in view: work.scctrl(netlist)), output net sccLdKey[5] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[5]
    input  pin Lab_UT.scctrl.state_2_RNIOGS5C[2]/I3
    instance   Lab_UT.scctrl.state_2_RNIOGS5C[2] (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_2_RNIOGS5C[2]/O
    net        Lab_UT.scctrl.sccLdKey[5]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[6]
9) instance state_ret_12_RNI1C6NB (in view: work.scctrl(netlist)), output net sccLdKey[6] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[6]
    input  pin Lab_UT.scctrl.state_ret_12_RNI1C6NB/I3
    instance   Lab_UT.scctrl.state_ret_12_RNI1C6NB (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_12_RNI1C6NB/O
    net        Lab_UT.scctrl.sccLdKey[6]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[7]
10) instance state_ret_11_RNI9FEOB (in view: work.scctrl(netlist)), output net sccLdKey[7] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[7]
    input  pin Lab_UT.scctrl.state_ret_11_RNI9FEOB/I1
    instance   Lab_UT.scctrl.state_ret_11_RNI9FEOB (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_11_RNI9FEOB/O
    net        Lab_UT.scctrl.sccLdKey[7]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdLFSR
11) instance state_ret_19_RNIFMTFA (in view: work.scctrl(netlist)), output net sccLdLFSR (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdLFSR
    input  pin Lab_UT.scctrl.state_ret_19_RNIFMTFA/I2
    instance   Lab_UT.scctrl.state_ret_19_RNIFMTFA (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_19_RNIFMTFA/O
    net        Lab_UT.scctrl.sccLdLFSR
End of loops
@W: MT420 |Found inferred clock latticehx1k|clk_in with period 7.29ns. Please declare a user-defined clock on object "p:clk_in"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jun 03 04:24:33 2019
#


Top view:               latticehx1k
Requested Frequency:    137.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.497

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
latticehx1k|clk_in     137.2 MHz     NA            7.290         NA            NA         inferred     Autoconstr_clkgroup_0
System                 70.7 MHz      60.1 MHz      14.148        16.644        -2.497     system       system_clkgroup      
============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  14.148      -2.497  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                    Arrival           
Instance                               Reference     Type         Pin     Net                      Time        Slack 
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_0_ret_2_fast     System        SB_DFFER     Q       shifter_0_ret_2_fast     0.540       -2.497
Lab_UT.scctrl.shifter_0_ret_0          System        SB_DFFES     Q       N_265_0_0                0.540       -2.447
Lab_UT.scctrl.state_1[3]               System        SB_DFFSR     Q       state[3]                 0.540       -2.447
buart._rx.shifter_2_fast[5]            System        SB_DFFER     Q       bu_rx_data_fast[5]       0.540       -2.426
Lab_UT.scctrl.state_ret_0              System        SB_DFFSS     Q       state_i_2[2]             0.540       -2.426
buart._rx.bitcount_es[1]               System        SB_DFFES     Q       bitcount[1]              0.540       -2.412
Lab_UT.scctrl.shifter_ret_4            System        SB_DFFES     Q       N_257_0                  0.540       -2.377
buart._rx.bitcount_es[3]               System        SB_DFFES     Q       bitcount[3]              0.540       -2.363
buart._rx.bitcount_es[4]               System        SB_DFFES     Q       bitcount[4]              0.540       -2.363
Lab_UT.scctrl.shifter_ret_2            System        SB_DFFER     Q       N_490_0                  0.540       -2.356
=====================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                     Required           
Instance                        Reference     Type         Pin     Net                       Time         Slack 
                                Clock                                                                           
----------------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.next_state[0]     System        SB_DFFER     E       state_ret_9_RNI29Q4U2     14.148       -2.497
Lab_UT.scctrl.next_state[1]     System        SB_DFFER     E       state_ret_9_RNI29Q4U2     14.148       -2.497
Lab_UT.scctrl.next_state[2]     System        SB_DFFER     E       state_ret_9_RNI29Q4U2     14.148       -2.497
Lab_UT.scctrl.next_state[3]     System        SB_DFFER     E       state_ret_9_RNI29Q4U2     14.148       -2.497
Lab_UT.scctrl.state_ret_14      System        SB_DFF       D       N_343i                    14.042       -2.412
Lab_UT.scctrl.nibbleIn1         System        SB_DFFER     E       N_343i                    14.148       -2.307
Lab_UT.scdp.k0l.q[0]            System        SB_DFFSR     D       q                         14.042       -0.852
Lab_UT.scdp.k1h.q[0]            System        SB_DFFSR     D       q                         14.042       -0.852
Lab_UT.scdp.k1l.q[0]            System        SB_DFFSR     D       q                         14.042       -0.852
Lab_UT.scdp.k3h.q[0]            System        SB_DFFSR     D       q                         14.042       -0.852
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.148
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.148

    - Propagation time:                      16.644
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.497

    Number of logic level(s):                8
    Starting point:                          Lab_UT.scctrl.shifter_0_ret_2_fast / Q
    Ending point:                            Lab_UT.scctrl.next_state[0] / E
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_0_ret_2_fast        SB_DFFER     Q        Out     0.540     0.540       -         
shifter_0_ret_2_fast                      Net          -        -       1.599     -           3         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      I0       In      -         2.139       -         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      O        Out     0.449     2.588       -         
next_state_1_sqmuxa_1_i_o2_0              Net          -        -       1.371     -           6         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      I0       In      -         3.959       -         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      O        Out     0.449     4.408       -         
next_state_rst_1_3_1                      Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      I0       In      -         5.779       -         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      O        Out     0.449     6.227       -         
state_ret_0_RNIESJU2                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      I2       In      -         7.598       -         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      O        Out     0.379     7.977       -         
N_6_i                                     Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      I0       In      -         9.348       -         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      O        Out     0.449     9.797       -         
state_ret_0_RNI5OIF4                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      I1       In      -         11.168      -         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      O        Out     0.400     11.568      -         
state_ret_6_RNIL1JMA                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      I1       In      -         12.939      -         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      O        Out     0.379     13.317      -         
g0_i_1                                    Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      I0       In      -         14.688      -         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      O        Out     0.449     15.137      -         
state_ret_9_RNI29Q4U2                     Net          -        -       1.507     -           4         
Lab_UT.scctrl.next_state[0]               SB_DFFER     E        In      -         16.644      -         
========================================================================================================
Total path delay (propagation time + setup) of 16.644 is 3.941(23.7%) logic and 12.703(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.148
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.148

    - Propagation time:                      16.644
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.497

    Number of logic level(s):                8
    Starting point:                          Lab_UT.scctrl.shifter_0_ret_2_fast / Q
    Ending point:                            Lab_UT.scctrl.next_state[2] / E
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_0_ret_2_fast        SB_DFFER     Q        Out     0.540     0.540       -         
shifter_0_ret_2_fast                      Net          -        -       1.599     -           3         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      I0       In      -         2.139       -         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      O        Out     0.449     2.588       -         
next_state_1_sqmuxa_1_i_o2_0              Net          -        -       1.371     -           6         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      I0       In      -         3.959       -         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      O        Out     0.449     4.408       -         
next_state_rst_1_3_1                      Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      I0       In      -         5.779       -         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      O        Out     0.449     6.227       -         
state_ret_0_RNIESJU2                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      I2       In      -         7.598       -         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      O        Out     0.379     7.977       -         
N_6_i                                     Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      I0       In      -         9.348       -         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      O        Out     0.449     9.797       -         
state_ret_0_RNI5OIF4                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      I1       In      -         11.168      -         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      O        Out     0.400     11.568      -         
state_ret_6_RNIL1JMA                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      I1       In      -         12.939      -         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      O        Out     0.379     13.317      -         
g0_i_1                                    Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      I0       In      -         14.688      -         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      O        Out     0.449     15.137      -         
state_ret_9_RNI29Q4U2                     Net          -        -       1.507     -           4         
Lab_UT.scctrl.next_state[2]               SB_DFFER     E        In      -         16.644      -         
========================================================================================================
Total path delay (propagation time + setup) of 16.644 is 3.941(23.7%) logic and 12.703(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.148
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.148

    - Propagation time:                      16.644
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.497

    Number of logic level(s):                8
    Starting point:                          Lab_UT.scctrl.shifter_0_ret_2_fast / Q
    Ending point:                            Lab_UT.scctrl.next_state[1] / E
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_0_ret_2_fast        SB_DFFER     Q        Out     0.540     0.540       -         
shifter_0_ret_2_fast                      Net          -        -       1.599     -           3         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      I0       In      -         2.139       -         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      O        Out     0.449     2.588       -         
next_state_1_sqmuxa_1_i_o2_0              Net          -        -       1.371     -           6         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      I0       In      -         3.959       -         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      O        Out     0.449     4.408       -         
next_state_rst_1_3_1                      Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      I0       In      -         5.779       -         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      O        Out     0.449     6.227       -         
state_ret_0_RNIESJU2                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      I2       In      -         7.598       -         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      O        Out     0.379     7.977       -         
N_6_i                                     Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      I0       In      -         9.348       -         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      O        Out     0.449     9.797       -         
state_ret_0_RNI5OIF4                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      I1       In      -         11.168      -         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      O        Out     0.400     11.568      -         
state_ret_6_RNIL1JMA                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      I1       In      -         12.939      -         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      O        Out     0.379     13.317      -         
g0_i_1                                    Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      I0       In      -         14.688      -         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      O        Out     0.449     15.137      -         
state_ret_9_RNI29Q4U2                     Net          -        -       1.507     -           4         
Lab_UT.scctrl.next_state[1]               SB_DFFER     E        In      -         16.644      -         
========================================================================================================
Total path delay (propagation time + setup) of 16.644 is 3.941(23.7%) logic and 12.703(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.148
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.148

    - Propagation time:                      16.644
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.497

    Number of logic level(s):                8
    Starting point:                          Lab_UT.scctrl.shifter_0_ret_2_fast / Q
    Ending point:                            Lab_UT.scctrl.next_state[3] / E
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_0_ret_2_fast        SB_DFFER     Q        Out     0.540     0.540       -         
shifter_0_ret_2_fast                      Net          -        -       1.599     -           3         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      I0       In      -         2.139       -         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      O        Out     0.449     2.588       -         
next_state_1_sqmuxa_1_i_o2_0              Net          -        -       1.371     -           6         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      I0       In      -         3.959       -         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      O        Out     0.449     4.408       -         
next_state_rst_1_3_1                      Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      I0       In      -         5.779       -         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      O        Out     0.449     6.227       -         
state_ret_0_RNIESJU2                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      I2       In      -         7.598       -         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      O        Out     0.379     7.977       -         
N_6_i                                     Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      I0       In      -         9.348       -         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      O        Out     0.449     9.797       -         
state_ret_0_RNI5OIF4                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      I1       In      -         11.168      -         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      O        Out     0.400     11.568      -         
state_ret_6_RNIL1JMA                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      I1       In      -         12.939      -         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      O        Out     0.379     13.317      -         
g0_i_1                                    Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      I0       In      -         14.688      -         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      O        Out     0.449     15.137      -         
state_ret_9_RNI29Q4U2                     Net          -        -       1.507     -           4         
Lab_UT.scctrl.next_state[3]               SB_DFFER     E        In      -         16.644      -         
========================================================================================================
Total path delay (propagation time + setup) of 16.644 is 3.941(23.7%) logic and 12.703(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.148
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.148

    - Propagation time:                      16.595
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.447

    Number of logic level(s):                8
    Starting point:                          Lab_UT.scctrl.shifter_0_ret_0 / Q
    Ending point:                            Lab_UT.scctrl.next_state[0] / E
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_0_ret_0             SB_DFFES     Q        Out     0.540     0.540       -         
N_265_0_0                                 Net          -        -       1.599     -           1         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      I1       In      -         2.139       -         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      O        Out     0.400     2.539       -         
next_state_1_sqmuxa_1_i_o2_0              Net          -        -       1.371     -           6         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      I0       In      -         3.910       -         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      O        Out     0.449     4.359       -         
next_state_rst_1_3_1                      Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      I0       In      -         5.729       -         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      O        Out     0.449     6.178       -         
state_ret_0_RNIESJU2                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      I2       In      -         7.549       -         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      O        Out     0.379     7.928       -         
N_6_i                                     Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      I0       In      -         9.299       -         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      O        Out     0.449     9.748       -         
state_ret_0_RNI5OIF4                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      I1       In      -         11.119      -         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      O        Out     0.400     11.519      -         
state_ret_6_RNIL1JMA                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      I1       In      -         12.890      -         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      O        Out     0.379     13.268      -         
g0_i_1                                    Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      I0       In      -         14.639      -         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      O        Out     0.449     15.088      -         
state_ret_9_RNI29Q4U2                     Net          -        -       1.507     -           4         
Lab_UT.scctrl.next_state[0]               SB_DFFER     E        In      -         16.595      -         
========================================================================================================
Total path delay (propagation time + setup) of 16.595 is 3.892(23.5%) logic and 12.703(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 165MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 165MB)

---------------------------------------
Resource Usage Report for latticehx1k 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             39 uses
SB_CARRY        29 uses
SB_DFF          51 uses
SB_DFFER        62 uses
SB_DFFES        21 uses
SB_DFFESR       18 uses
SB_DFFR         4 uses
SB_DFFS         2 uses
SB_DFFSR        79 uses
SB_DFFSS        10 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
SB_RAM512x8     1 use
VCC             39 uses
SB_LUT4         480 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   247 (19%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   latticehx1k|clk_in: 1

@S |Mapping Summary:
Total  LUTs: 480 (37%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 480 = 480 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 165MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Jun 03 04:24:33 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Lab4prj_Implmnt its sbt path: C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.edf " "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Arman/Desktop/Lab4/lab4.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.edf...
Parsing constraint file: C:/Users/Arman/Desktop/Lab4/lab4.pcf ...
start to read sdc/scf file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.scf
sdc_reader OK C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k...
Warning: The terminal connectivity Z_rcxd._io:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal Z_rcxd._io:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity Z_rcxd._io:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal connectivity Z_rcxd._io:OUTPUTCLK is removed because the PIN_TYPE is configured as 000000
Warning: The terminal Lab_UT.scctrl.next_state[2]:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: latticehx1k

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k --outdir C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k
SDC file             - C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	480
    Number of DFFs      	:	247
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	29
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	60
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	23
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	88
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_18_RNIEAF93_LC_140/in1" to pin "Lab_UT.scctrl.state_ret_18_RNIEAF93_LC_140/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_19_RNIFMTFA_LC_146/in2" to pin "Lab_UT.scctrl.state_ret_19_RNIFMTFA_LC_146/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_2_RNIOGS5C[2]_LC_93/in3" to pin "Lab_UT.scctrl.state_2_RNIOGS5C[2]_LC_93/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_10_RNI128FC_LC_104/in1" to pin "Lab_UT.scctrl.state_ret_10_RNI128FC_LC_104/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_10_RNIK5G4C_LC_106/in1" to pin "Lab_UT.scctrl.state_ret_10_RNIK5G4C_LC_106/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNI9FEOB_LC_112/in1" to pin "Lab_UT.scctrl.state_ret_11_RNI9FEOB_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNIIJ6JC_LC_115/in1" to pin "Lab_UT.scctrl.state_ret_11_RNIIJ6JC_LC_115/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNI1C6NB_LC_122/in3" to pin "Lab_UT.scctrl.state_ret_12_RNI1C6NB_LC_122/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_6_RNINI6BC_LC_182/in3" to pin "Lab_UT.scctrl.state_ret_6_RNINI6BC_LC_182/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_7_RNIHH8MB_LC_187/in3" to pin "Lab_UT.scctrl.state_ret_7_RNIHH8MB_LC_187/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_14_RNIGP9A3_LC_131/in3" to pin "Lab_UT.scctrl.state_ret_14_RNIGP9A3_LC_131/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	569
    Number of DFFs      	:	247
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	29

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	226
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	317
        CARRY Only       	:	3
        LUT with CARRY   	:	5
    LogicCells                  :	572/1280
    PLBs                        :	81/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.6 (sec)

Final Design Statistics
    Number of LUTs      	:	569
    Number of DFFs      	:	247
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	29
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	572/1280
    PLBs                        :	92/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE | Frequency: 96.12 MHz | Target: 137.17 MHz
Clock: latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 137.17 MHz
Clock: latticehx1k|clk_in | Frequency: N/A | Target: 137.17 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2039
used logic cells: 572
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2039
used logic cells: 572
Translating sdc file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc...
Translated sdc file is C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --outdir "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc --outdir C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\router --sdf_file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design latticehx1k
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_10_RNIK5G4C_LC_11_8_3/in1" to pin "Lab_UT.scctrl.state_ret_10_RNIK5G4C_LC_11_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_10_RNI128FC_LC_8_10_0/in1" to pin "Lab_UT.scctrl.state_ret_10_RNI128FC_LC_8_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNIIJ6JC_LC_9_8_4/in1" to pin "Lab_UT.scctrl.state_ret_11_RNIIJ6JC_LC_9_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNI9FEOB_LC_7_9_3/in1" to pin "Lab_UT.scctrl.state_ret_11_RNI9FEOB_LC_7_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_19_RNIFMTFA_LC_9_9_2/in2" to pin "Lab_UT.scctrl.state_ret_19_RNIFMTFA_LC_9_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNI1C6NB_LC_8_8_2/in3" to pin "Lab_UT.scctrl.state_ret_12_RNI1C6NB_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_2_RNIOGS5C_2_LC_8_9_4/in3" to pin "Lab_UT.scctrl.state_2_RNIOGS5C_2_LC_8_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_7_RNIHH8MB_LC_8_9_3/in3" to pin "Lab_UT.scctrl.state_ret_7_RNIHH8MB_LC_8_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_6_RNINI6BC_LC_8_9_0/in3" to pin "Lab_UT.scctrl.state_ret_6_RNINI6BC_LC_8_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_14_RNIGP9A3_LC_6_9_3/in3" to pin "Lab_UT.scctrl.state_ret_14_RNIGP9A3_LC_6_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_18_RNIEAF93_LC_9_9_5/in1" to pin "Lab_UT.scctrl.state_ret_18_RNIEAF93_LC_9_9_5/lcout" to break the combinatorial loop
Read device time: 2
I1209: Started routing
I1223: Total Nets : 680 
I1212: Iteration  1 :    85 unrouted : 1 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design latticehx1k
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v" --vhdl "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd" --lib "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --out-sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v
Writing C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc" --sdf-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --report-file "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc --sdf-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --report-file C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_in_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_2_RNIOGS5C_2_LC_8_9_4/in3" to pin "Lab_UT.scctrl.state_2_RNIOGS5C_2_LC_8_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNI9FEOB_LC_7_9_3/in3" to pin "Lab_UT.scctrl.state_ret_11_RNI9FEOB_LC_7_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_14_RNIGP9A3_LC_6_9_3/in3" to pin "Lab_UT.scctrl.state_ret_14_RNIGP9A3_LC_6_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_7_RNIHH8MB_LC_8_9_3/in2" to pin "Lab_UT.scctrl.state_ret_7_RNIHH8MB_LC_8_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNI1C6NB_LC_8_8_2/in0" to pin "Lab_UT.scctrl.state_ret_12_RNI1C6NB_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_18_RNIEAF93_LC_9_9_5/in3" to pin "Lab_UT.scctrl.state_ret_18_RNIEAF93_LC_9_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_19_RNIFMTFA_LC_9_9_2/in0" to pin "Lab_UT.scctrl.state_ret_19_RNIFMTFA_LC_9_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNIIJ6JC_LC_9_8_4/in3" to pin "Lab_UT.scctrl.state_ret_11_RNIIJ6JC_LC_9_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_10_RNI128FC_LC_8_10_0/in1" to pin "Lab_UT.scctrl.state_ret_10_RNI128FC_LC_8_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_10_RNIK5G4C_LC_11_8_3/in1" to pin "Lab_UT.scctrl.state_ret_10_RNIK5G4C_LC_11_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_6_RNINI6BC_LC_8_9_0/in3" to pin "Lab_UT.scctrl.state_ret_6_RNINI6BC_LC_8_9_0/lcout" to break the combinatorial loop
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name latticehx1k
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Lab4prj_syn.prj" -log "Lab4prj_Implmnt/Lab4prj.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Lab4prj_Implmnt/Lab4prj.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ARMAN-PC

# Mon Jun 03 04:28:58 2019

#Implementation: Lab4prj_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\asciiHex2Bin.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\bin2AsciiHex.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\buart.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\decodeKeysL4.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\fifo.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\latticehx1k.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\lfsr.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\printable.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\regrce.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v" (library work)
Verilog syntax check successful!
File C:\Users\Arman\Desktop\Lab4\Lab4_140L.v changed - recompiling
Selecting top level module latticehx1k
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":274:7:274:21|Synthesizing module latticehx1k_pll in library work.

@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":287:47:287:47|Input EXTFEEDBACK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":288:48:288:48|Input DYNAMICDELAY on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":291:51:291:51|Input LATCHINPUTVALUE on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":293:39:293:39|Input SDI on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":295:40:295:40|Input SCLK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":42:7:42:11|Synthesizing module inpin in library work.

@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input LATCH_INPUT_VALUE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input CLOCK_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input OUTPUT_CLK on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input OUTPUT_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input D_OUT_1 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input D_OUT_0 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":48:21:48:23|An input port (port pin) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\fifo.v":8:7:8:10|Synthesizing module fifo in library work.

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\fifo.v":36:14:36:19|Removing redundant assignment.
@N: CG179 :"C:\Users\Arman\Desktop\Lab4\fifo.v":41:14:41:19|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":242:7:242:12|Synthesizing module tx_fsm in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":173:7:173:18|Synthesizing module emitcrlf_fsm in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":13:7:13:15|Synthesizing module uartTxBuf in library work.

@W: CG360 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":77:22:77:28|Removing wire txState, as there is no assignment to it.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":62:7:62:14|Synthesizing module baudgen2 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":132:7:132:12|Synthesizing module rxuart in library work.

@W: CL265 :"C:\Users\Arman\Desktop\Lab4\buart.v":185:2:185:7|Removing unused bit 2 of hh[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":42:7:42:13|Synthesizing module baudgen in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":91:7:91:10|Synthesizing module uart in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":199:7:199:11|Synthesizing module buart in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":318:7:318:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000000101
	N_1=32'b00000000000000000000000000000100
   Generated name = N_bit_counter_5s_4s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":64:7:64:14|Synthesizing module resetGen in library work.

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":88:32:88:42|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\asciiHex2Bin.v":6:7:6:18|Synthesizing module asciiHex2Bin in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000000100
   Generated name = regrce_4s

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\regrce.v":54:9:54:9|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\printable.v":7:7:7:15|Synthesizing module printable in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000001000
   Generated name = regrce_8s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\bin2AsciiHex.v":6:7:6:18|Synthesizing module bin2AsciiHex in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000000001
   Generated name = regrce_1s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\lfsr.v":1:7:1:10|Synthesizing module lfsr in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":111:7:111:10|Synthesizing module scdp in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\decodeKeysL4.v":36:7:36:18|Synthesizing module decodeKeysL4 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":250:7:250:12|Synthesizing module scctrl in library work.

@W: CG296 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":325:9:325:30|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":338:12:338:18|Referenced variable de_bigD is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":336:7:336:13|Referenced variable de_bigE is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":340:12:340:18|Referenced variable de_bigL is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":360:13:360:18|Referenced variable de_hex is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":349:7:349:11|Referenced variable de_cr is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":334:7:334:11|Referenced variable state is not in sensitivity list.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal next_state[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal EmsLoaded; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Too many clocks (> 8) for set/reset analysis of sccLdKey, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal sccLdKey[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal nibbleIn2; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal nibbleIn1; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Too many clocks (> 8) for set/reset analysis of LdLFSR, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal LdLFSR; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":1:7:1:15|Synthesizing module Lab4_140L in library work.

@W: CG360 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":20:12:20:24|Removing wire sccDByteValid, as there is no assignment to it.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Synthesizing module latticehx1k in library work.

@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":264:15:264:24|Input bu_rx_data is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":268:9:268:21|Input de_validAscii is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":272:9:272:15|Input de_bigP is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":273:9:273:15|Input de_bigS is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":125:15:125:24|Input sccDecrypt is unused.
@N: CL201 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":229:3:229:8|Trying to extract state machine for register cstate.
Extracted state machine for register cstate
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":354:3:354:8|Trying to extract state machine for register cstate.
Extracted state machine for register cstate
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:28:58 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:28:58 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:28:58 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\synwork\Lab4prj_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:28:59 2019

###########################################################]
Pre-mapping Report

# Mon Jun 03 04:29:00 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj_scck.rpt 
Printing clock  summary report in "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist latticehx1k

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                                        Requested     Requested     Clock                                 Clock                     Clock
Clock                                        Frequency     Period        Type                                  Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
System                                       1.0 MHz       1000.000      system                                system_clkgroup           16   
latticehx1k_pll|PLLOUTCORE_derived_clock     124.6 MHz     8.028         derived (from latticehx1k|clk_in)     Autoconstr_clkgroup_0     199  
latticehx1k|clk_in                           124.6 MHz     8.028         inferred                              Autoconstr_clkgroup_0     0    
==============================================================================================================================================

@W: MT531 :"c:\users\arman\desktop\lab4\lab4_140l.v":326:1:326:2|Found signal identified as System clock which controls 16 sequential elements including Lab_UT.scctrl.next_state[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine cstate[5:0] (in view: work.tx_fsm(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\arman\desktop\lab4\uarttxbuf.v":229:3:229:8|There are no possible illegal states for state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\arman\desktop\lab4\lfsr.v":22:0:22:5|Removing sequential instance prng_lfsr[31] (in view: work.lfsr(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 03 04:29:00 2019

###########################################################]
Map & Optimize Report

# Mon Jun 03 04:29:00 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|User-specified initial value defined for instance buart._rx.hh[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MF179 :"c:\users\arman\desktop\lab4\fifo.v":19:20:19:36|Found 9 by 9 bit equality operator ('==') fifo.un1_emptyB (in view: work.uartTxBuf(verilog))
Encoding state machine cstate[5:0] (in view: work.tx_fsm(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\arman\desktop\lab4\uarttxbuf.v":229:3:229:8|There are no possible illegal states for state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Found counter in view:work.rxuart(verilog) instance bitcount[4:0] 
@N: BN362 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing sequential instance lsBitsi.q[7] (in view: work.scdp(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing sequential instance msBitsi.q[7] (in view: work.scdp(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lfsr.v":22:0:22:5|Removing sequential instance prng_lfsr[31] (in view: work.lfsr(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing instance Lab_UT.scdp.msBitsi.q[5] because it is equivalent to instance Lab_UT.scdp.lsBitsi.q[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing sequential instance Lab_UT.scdp.k3h.q[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\uarttxbuf.v":58:3:58:8|Removing sequential instance ufifo.txdataD[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\latticehx1k.v":85:3:85:8|Removing sequential instance resetGen.rst (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[5] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[4] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[6] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[6] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[5] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[4] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\latticehx1k.v":85:3:85:8|Removing sequential instance resetGen.rst_0 (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_1[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_1[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_1[5] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_1[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.50ns		 376 /       232
   2		0h:00m:01s		    -4.50ns		 373 /       232
   3		0h:00m:01s		    -3.75ns		 373 /       232
@N: FX271 :"c:\users\arman\desktop\lab4\latticehx1k.v":85:3:85:8|Replicating instance resetGen.rst_1 (in view: work.latticehx1k(verilog)) with 201 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_2[5] (in view: work.latticehx1k(verilog)) with 34 loads 2 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance Lab_UT.scctrl.state_1[0] (in view: work.latticehx1k(verilog)) with 22 loads 2 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance Lab_UT.scctrl.state_2[2] (in view: work.latticehx1k(verilog)) with 26 loads 2 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance Lab_UT.scctrl.state_ret_0 (in view: work.latticehx1k(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance Lab_UT.scctrl.state_ret_11 (in view: work.latticehx1k(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_1[6] (in view: work.latticehx1k(verilog)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_2[7] (in view: work.latticehx1k(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 11 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   4		0h:00m:01s		    -2.35ns		 465 /       243
   5		0h:00m:01s		    -1.70ns		 470 /       243
   6		0h:00m:01s		    -1.70ns		 475 /       243
   7		0h:00m:01s		    -1.70ns		 476 /       243
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance resetGen.state_ret_15 (in view: work.latticehx1k(verilog)) with 30 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance Lab_UT.scctrl.shifter_0_ret_2 (in view: work.latticehx1k(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance Lab_UT.scctrl.state_ret (in view: work.latticehx1k(verilog)) with 12 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   8		0h:00m:01s		    -0.95ns		 487 /       247
   9		0h:00m:02s		    -0.95ns		 489 /       247
@N: FX1017 :"c:\users\arman\desktop\lab4\latticehx1k.v":284:14:284:33|SB_GB inserted on the net clk.
@N: FX1017 :"c:\users\arman\desktop\lab4\latticehx1k.v":85:3:85:8|SB_GB inserted on the net resetGen.rst_1_iso.
@N: FX1017 :|SB_GB inserted on the net N_134_i.
@N: FX1017 :|SB_GB inserted on the net Lab_UT.sccLdLFSR.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 165MB)

Warning: Found 11 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.EmsLoaded
1) instance Lab_UT.scctrl.EmsLoaded_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.scctrl.EmsLoaded (in view: work.latticehx1k(verilog))
    net        Lab_UT.scctrl.EmsLoaded
    input  pin Lab_UT.scctrl.EmsLoaded_latch/I1
    instance   Lab_UT.scctrl.EmsLoaded_latch (cell SB_LUT4)
    output pin Lab_UT.scctrl.EmsLoaded_latch/O
    net        Lab_UT.scctrl.EmsLoaded
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.nibbleIn2
2) instance Lab_UT.scctrl.nibbleIn2_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.scctrl.nibbleIn2 (in view: work.latticehx1k(verilog))
    net        Lab_UT.scctrl.nibbleIn2
    input  pin Lab_UT.scctrl.nibbleIn2_latch/I3
    instance   Lab_UT.scctrl.nibbleIn2_latch (cell SB_LUT4)
    output pin Lab_UT.scctrl.nibbleIn2_latch/O
    net        Lab_UT.scctrl.nibbleIn2
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[0]
3) instance Lab_UT.scctrl.sccLdKey_latch[0] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[0] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[0]
    input  pin Lab_UT.scctrl.sccLdKey_latch[0]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[0] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[0]/O
    net        Lab_UT.sccLdKey[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[1]
4) instance Lab_UT.scctrl.sccLdKey_latch[1] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[1] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[1]
    input  pin Lab_UT.scctrl.sccLdKey_latch[1]/I3
    instance   Lab_UT.scctrl.sccLdKey_latch[1] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[1]/O
    net        Lab_UT.sccLdKey[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[2]
5) instance Lab_UT.scctrl.sccLdKey_latch[2] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[2] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[2]
    input  pin Lab_UT.scctrl.sccLdKey_latch[2]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[2] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[2]/O
    net        Lab_UT.sccLdKey[2]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[3]
6) instance Lab_UT.scctrl.sccLdKey_latch[3] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[3] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[3]
    input  pin Lab_UT.scctrl.sccLdKey_latch[3]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[3] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[3]/O
    net        Lab_UT.sccLdKey[3]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[4]
7) instance Lab_UT.scctrl.sccLdKey_latch[4] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[4] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[4]
    input  pin Lab_UT.scctrl.sccLdKey_latch[4]/I3
    instance   Lab_UT.scctrl.sccLdKey_latch[4] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[4]/O
    net        Lab_UT.sccLdKey[4]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[5]
8) instance Lab_UT.scctrl.sccLdKey_latch[5] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[5] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[5]
    input  pin Lab_UT.scctrl.sccLdKey_latch[5]/I3
    instance   Lab_UT.scctrl.sccLdKey_latch[5] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[5]/O
    net        Lab_UT.sccLdKey[5]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[6]
9) instance Lab_UT.scctrl.sccLdKey_latch[6] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[6] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[6]
    input  pin Lab_UT.scctrl.sccLdKey_latch[6]/I3
    instance   Lab_UT.scctrl.sccLdKey_latch[6] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[6]/O
    net        Lab_UT.sccLdKey[6]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[7]
10) instance Lab_UT.scctrl.sccLdKey_latch[7] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[7] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[7]
    input  pin Lab_UT.scctrl.sccLdKey_latch[7]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[7] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[7]/O
    net        Lab_UT.sccLdKey[7]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdLFSR
11) instance Lab_UT.scctrl.sccLdLFSR_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdLFSR (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdLFSR
    input  pin Lab_UT.scctrl.sccLdLFSR_latch/I2
    instance   Lab_UT.scctrl.sccLdLFSR_latch (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdLFSR_latch/O
    net        Lab_UT.sccLdLFSR
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 165MB)

@N: MT611 :|Automatically generated clock latticehx1k_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 250 clock pin(s) of sequential element(s)
0 instances converted, 250 sequential instances remain driven by gated/generated clocks

=================================================================================================================== Gated/Generated Clocks ====================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance                Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       latticehx1k_pll_inst.latticehx1k_pll_inst     SB_PLL40_CORE          250        resetGen.state_ret_15_rep1     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 165MB)

Writing Analyst data base C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\synwork\Lab4prj_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 165MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 165MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 165MB)

Warning: Found 11 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.nibbleIn2
1) instance state_ret_14_RNIGP9A3 (in view: work.scctrl(netlist)), output net nibbleIn2 (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.nibbleIn2
    input  pin Lab_UT.scctrl.state_ret_14_RNIGP9A3/I3
    instance   Lab_UT.scctrl.state_ret_14_RNIGP9A3 (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_14_RNIGP9A3/O
    net        Lab_UT.scctrl.nibbleIn2
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.EmsLoaded
2) instance state_ret_18_RNIEAF93 (in view: work.scctrl(netlist)), output net EmsLoaded (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.EmsLoaded
    input  pin Lab_UT.scctrl.state_ret_18_RNIEAF93/I1
    instance   Lab_UT.scctrl.state_ret_18_RNIEAF93 (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_18_RNIEAF93/O
    net        Lab_UT.scctrl.EmsLoaded
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[0]
3) instance state_ret_11_RNIIJ6JC (in view: work.scctrl(netlist)), output net sccLdKey[0] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[0]
    input  pin Lab_UT.scctrl.state_ret_11_RNIIJ6JC/I1
    instance   Lab_UT.scctrl.state_ret_11_RNIIJ6JC (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_11_RNIIJ6JC/O
    net        Lab_UT.scctrl.sccLdKey[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[1]
4) instance state_ret_6_RNINI6BC (in view: work.scctrl(netlist)), output net sccLdKey[1] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[1]
    input  pin Lab_UT.scctrl.state_ret_6_RNINI6BC/I3
    instance   Lab_UT.scctrl.state_ret_6_RNINI6BC (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_6_RNINI6BC/O
    net        Lab_UT.scctrl.sccLdKey[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[2]
5) instance state_ret_10_RNIK5G4C (in view: work.scctrl(netlist)), output net sccLdKey[2] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[2]
    input  pin Lab_UT.scctrl.state_ret_10_RNIK5G4C/I1
    instance   Lab_UT.scctrl.state_ret_10_RNIK5G4C (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_10_RNIK5G4C/O
    net        Lab_UT.scctrl.sccLdKey[2]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[3]
6) instance state_ret_10_RNI128FC (in view: work.scctrl(netlist)), output net sccLdKey[3] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[3]
    input  pin Lab_UT.scctrl.state_ret_10_RNI128FC/I1
    instance   Lab_UT.scctrl.state_ret_10_RNI128FC (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_10_RNI128FC/O
    net        Lab_UT.scctrl.sccLdKey[3]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[4]
7) instance state_ret_7_RNIHH8MB (in view: work.scctrl(netlist)), output net sccLdKey[4] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[4]
    input  pin Lab_UT.scctrl.state_ret_7_RNIHH8MB/I3
    instance   Lab_UT.scctrl.state_ret_7_RNIHH8MB (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_7_RNIHH8MB/O
    net        Lab_UT.scctrl.sccLdKey[4]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[5]
8) instance state_2_RNIOGS5C[2] (in view: work.scctrl(netlist)), output net sccLdKey[5] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[5]
    input  pin Lab_UT.scctrl.state_2_RNIOGS5C[2]/I3
    instance   Lab_UT.scctrl.state_2_RNIOGS5C[2] (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_2_RNIOGS5C[2]/O
    net        Lab_UT.scctrl.sccLdKey[5]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[6]
9) instance state_ret_12_RNI1C6NB (in view: work.scctrl(netlist)), output net sccLdKey[6] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[6]
    input  pin Lab_UT.scctrl.state_ret_12_RNI1C6NB/I3
    instance   Lab_UT.scctrl.state_ret_12_RNI1C6NB (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_12_RNI1C6NB/O
    net        Lab_UT.scctrl.sccLdKey[6]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[7]
10) instance state_ret_11_RNI9FEOB (in view: work.scctrl(netlist)), output net sccLdKey[7] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[7]
    input  pin Lab_UT.scctrl.state_ret_11_RNI9FEOB/I1
    instance   Lab_UT.scctrl.state_ret_11_RNI9FEOB (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_11_RNI9FEOB/O
    net        Lab_UT.scctrl.sccLdKey[7]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdLFSR
11) instance state_ret_19_RNIFMTFA (in view: work.scctrl(netlist)), output net sccLdLFSR (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdLFSR
    input  pin Lab_UT.scctrl.state_ret_19_RNIFMTFA/I2
    instance   Lab_UT.scctrl.state_ret_19_RNIFMTFA (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_19_RNIFMTFA/O
    net        Lab_UT.scctrl.sccLdLFSR
End of loops
@W: MT420 |Found inferred clock latticehx1k|clk_in with period 7.29ns. Please declare a user-defined clock on object "p:clk_in"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jun 03 04:29:03 2019
#


Top view:               latticehx1k
Requested Frequency:    137.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.497

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
latticehx1k|clk_in     137.2 MHz     NA            7.290         NA            NA         inferred     Autoconstr_clkgroup_0
System                 70.7 MHz      60.1 MHz      14.148        16.644        -2.497     system       system_clkgroup      
============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  14.148      -2.497  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                    Arrival           
Instance                               Reference     Type         Pin     Net                      Time        Slack 
                                       Clock                                                                         
---------------------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_0_ret_2_fast     System        SB_DFFER     Q       shifter_0_ret_2_fast     0.540       -2.497
Lab_UT.scctrl.shifter_0_ret_0          System        SB_DFFES     Q       N_265_0_0                0.540       -2.447
Lab_UT.scctrl.state_1[3]               System        SB_DFFSR     Q       state[3]                 0.540       -2.447
buart._rx.shifter_2_fast[5]            System        SB_DFFER     Q       bu_rx_data_fast[5]       0.540       -2.426
Lab_UT.scctrl.state_ret_0              System        SB_DFFSS     Q       state_i_2[2]             0.540       -2.426
buart._rx.bitcount_es[1]               System        SB_DFFES     Q       bitcount[1]              0.540       -2.412
Lab_UT.scctrl.shifter_ret_4            System        SB_DFFES     Q       N_257_0                  0.540       -2.377
buart._rx.bitcount_es[3]               System        SB_DFFES     Q       bitcount[3]              0.540       -2.363
buart._rx.bitcount_es[4]               System        SB_DFFES     Q       bitcount[4]              0.540       -2.363
Lab_UT.scctrl.shifter_ret_2            System        SB_DFFER     Q       N_490_0                  0.540       -2.356
=====================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                     Required           
Instance                        Reference     Type         Pin     Net                       Time         Slack 
                                Clock                                                                           
----------------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.next_state[0]     System        SB_DFFER     E       state_ret_9_RNI29Q4U2     14.148       -2.497
Lab_UT.scctrl.next_state[1]     System        SB_DFFER     E       state_ret_9_RNI29Q4U2     14.148       -2.497
Lab_UT.scctrl.next_state[2]     System        SB_DFFER     E       state_ret_9_RNI29Q4U2     14.148       -2.497
Lab_UT.scctrl.next_state[3]     System        SB_DFFER     E       state_ret_9_RNI29Q4U2     14.148       -2.497
Lab_UT.scctrl.state_ret_14      System        SB_DFF       D       N_343i                    14.042       -2.412
Lab_UT.scctrl.nibbleIn1         System        SB_DFFER     E       N_343i                    14.148       -2.307
Lab_UT.scdp.k0l.q[0]            System        SB_DFFSR     D       q                         14.042       -0.852
Lab_UT.scdp.k1h.q[0]            System        SB_DFFSR     D       q                         14.042       -0.852
Lab_UT.scdp.k1l.q[0]            System        SB_DFFSR     D       q                         14.042       -0.852
Lab_UT.scdp.k3h.q[0]            System        SB_DFFSR     D       q                         14.042       -0.852
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      14.148
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.148

    - Propagation time:                      16.644
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.497

    Number of logic level(s):                8
    Starting point:                          Lab_UT.scctrl.shifter_0_ret_2_fast / Q
    Ending point:                            Lab_UT.scctrl.next_state[0] / E
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_0_ret_2_fast        SB_DFFER     Q        Out     0.540     0.540       -         
shifter_0_ret_2_fast                      Net          -        -       1.599     -           3         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      I0       In      -         2.139       -         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      O        Out     0.449     2.588       -         
next_state_1_sqmuxa_1_i_o2_0              Net          -        -       1.371     -           6         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      I0       In      -         3.959       -         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      O        Out     0.449     4.408       -         
next_state_rst_1_3_1                      Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      I0       In      -         5.779       -         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      O        Out     0.449     6.227       -         
state_ret_0_RNIESJU2                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      I2       In      -         7.598       -         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      O        Out     0.379     7.977       -         
N_6_i                                     Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      I0       In      -         9.348       -         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      O        Out     0.449     9.797       -         
state_ret_0_RNI5OIF4                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      I1       In      -         11.168      -         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      O        Out     0.400     11.568      -         
state_ret_6_RNIL1JMA                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      I1       In      -         12.939      -         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      O        Out     0.379     13.317      -         
g0_i_1                                    Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      I0       In      -         14.688      -         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      O        Out     0.449     15.137      -         
state_ret_9_RNI29Q4U2                     Net          -        -       1.507     -           4         
Lab_UT.scctrl.next_state[0]               SB_DFFER     E        In      -         16.644      -         
========================================================================================================
Total path delay (propagation time + setup) of 16.644 is 3.941(23.7%) logic and 12.703(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      14.148
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.148

    - Propagation time:                      16.644
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.497

    Number of logic level(s):                8
    Starting point:                          Lab_UT.scctrl.shifter_0_ret_2_fast / Q
    Ending point:                            Lab_UT.scctrl.next_state[2] / E
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_0_ret_2_fast        SB_DFFER     Q        Out     0.540     0.540       -         
shifter_0_ret_2_fast                      Net          -        -       1.599     -           3         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      I0       In      -         2.139       -         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      O        Out     0.449     2.588       -         
next_state_1_sqmuxa_1_i_o2_0              Net          -        -       1.371     -           6         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      I0       In      -         3.959       -         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      O        Out     0.449     4.408       -         
next_state_rst_1_3_1                      Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      I0       In      -         5.779       -         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      O        Out     0.449     6.227       -         
state_ret_0_RNIESJU2                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      I2       In      -         7.598       -         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      O        Out     0.379     7.977       -         
N_6_i                                     Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      I0       In      -         9.348       -         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      O        Out     0.449     9.797       -         
state_ret_0_RNI5OIF4                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      I1       In      -         11.168      -         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      O        Out     0.400     11.568      -         
state_ret_6_RNIL1JMA                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      I1       In      -         12.939      -         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      O        Out     0.379     13.317      -         
g0_i_1                                    Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      I0       In      -         14.688      -         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      O        Out     0.449     15.137      -         
state_ret_9_RNI29Q4U2                     Net          -        -       1.507     -           4         
Lab_UT.scctrl.next_state[2]               SB_DFFER     E        In      -         16.644      -         
========================================================================================================
Total path delay (propagation time + setup) of 16.644 is 3.941(23.7%) logic and 12.703(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      14.148
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.148

    - Propagation time:                      16.644
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.497

    Number of logic level(s):                8
    Starting point:                          Lab_UT.scctrl.shifter_0_ret_2_fast / Q
    Ending point:                            Lab_UT.scctrl.next_state[1] / E
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_0_ret_2_fast        SB_DFFER     Q        Out     0.540     0.540       -         
shifter_0_ret_2_fast                      Net          -        -       1.599     -           3         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      I0       In      -         2.139       -         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      O        Out     0.449     2.588       -         
next_state_1_sqmuxa_1_i_o2_0              Net          -        -       1.371     -           6         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      I0       In      -         3.959       -         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      O        Out     0.449     4.408       -         
next_state_rst_1_3_1                      Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      I0       In      -         5.779       -         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      O        Out     0.449     6.227       -         
state_ret_0_RNIESJU2                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      I2       In      -         7.598       -         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      O        Out     0.379     7.977       -         
N_6_i                                     Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      I0       In      -         9.348       -         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      O        Out     0.449     9.797       -         
state_ret_0_RNI5OIF4                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      I1       In      -         11.168      -         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      O        Out     0.400     11.568      -         
state_ret_6_RNIL1JMA                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      I1       In      -         12.939      -         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      O        Out     0.379     13.317      -         
g0_i_1                                    Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      I0       In      -         14.688      -         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      O        Out     0.449     15.137      -         
state_ret_9_RNI29Q4U2                     Net          -        -       1.507     -           4         
Lab_UT.scctrl.next_state[1]               SB_DFFER     E        In      -         16.644      -         
========================================================================================================
Total path delay (propagation time + setup) of 16.644 is 3.941(23.7%) logic and 12.703(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      14.148
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.148

    - Propagation time:                      16.644
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.497

    Number of logic level(s):                8
    Starting point:                          Lab_UT.scctrl.shifter_0_ret_2_fast / Q
    Ending point:                            Lab_UT.scctrl.next_state[3] / E
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_0_ret_2_fast        SB_DFFER     Q        Out     0.540     0.540       -         
shifter_0_ret_2_fast                      Net          -        -       1.599     -           3         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      I0       In      -         2.139       -         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      O        Out     0.449     2.588       -         
next_state_1_sqmuxa_1_i_o2_0              Net          -        -       1.371     -           6         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      I0       In      -         3.959       -         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      O        Out     0.449     4.408       -         
next_state_rst_1_3_1                      Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      I0       In      -         5.779       -         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      O        Out     0.449     6.227       -         
state_ret_0_RNIESJU2                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      I2       In      -         7.598       -         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      O        Out     0.379     7.977       -         
N_6_i                                     Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      I0       In      -         9.348       -         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      O        Out     0.449     9.797       -         
state_ret_0_RNI5OIF4                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      I1       In      -         11.168      -         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      O        Out     0.400     11.568      -         
state_ret_6_RNIL1JMA                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      I1       In      -         12.939      -         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      O        Out     0.379     13.317      -         
g0_i_1                                    Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      I0       In      -         14.688      -         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      O        Out     0.449     15.137      -         
state_ret_9_RNI29Q4U2                     Net          -        -       1.507     -           4         
Lab_UT.scctrl.next_state[3]               SB_DFFER     E        In      -         16.644      -         
========================================================================================================
Total path delay (propagation time + setup) of 16.644 is 3.941(23.7%) logic and 12.703(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.148
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         14.148

    - Propagation time:                      16.595
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.447

    Number of logic level(s):                8
    Starting point:                          Lab_UT.scctrl.shifter_0_ret_0 / Q
    Ending point:                            Lab_UT.scctrl.next_state[0] / E
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_0_ret_0             SB_DFFES     Q        Out     0.540     0.540       -         
N_265_0_0                                 Net          -        -       1.599     -           1         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      I1       In      -         2.139       -         
Lab_UT.scctrl.shifter_0_ret_0_RNI8CKQ     SB_LUT4      O        Out     0.400     2.539       -         
next_state_1_sqmuxa_1_i_o2_0              Net          -        -       1.371     -           6         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      I0       In      -         3.910       -         
Lab_UT.scctrl.shifter_ret_4_RNIETNA1      SB_LUT4      O        Out     0.449     4.359       -         
next_state_rst_1_3_1                      Net          -        -       1.371     -           4         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      I0       In      -         5.729       -         
Lab_UT.scctrl.state_ret_0_RNIESJU2        SB_LUT4      O        Out     0.449     6.178       -         
state_ret_0_RNIESJU2                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      I2       In      -         7.549       -         
Lab_UT.scctrl.state_ret_0_RNIVPHO3        SB_LUT4      O        Out     0.379     7.928       -         
N_6_i                                     Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      I0       In      -         9.299       -         
Lab_UT.scctrl.state_ret_0_RNI5OIF4        SB_LUT4      O        Out     0.449     9.748       -         
state_ret_0_RNI5OIF4                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      I1       In      -         11.119      -         
Lab_UT.scctrl.state_ret_6_RNIL1JMA        SB_LUT4      O        Out     0.400     11.519      -         
state_ret_6_RNIL1JMA                      Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      I1       In      -         12.890      -         
Lab_UT.scctrl.state_ret_9_RNISPJI61       SB_LUT4      O        Out     0.379     13.268      -         
g0_i_1                                    Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      I0       In      -         14.639      -         
Lab_UT.scctrl.state_ret_9_RNI29Q4U2       SB_LUT4      O        Out     0.449     15.088      -         
state_ret_9_RNI29Q4U2                     Net          -        -       1.507     -           4         
Lab_UT.scctrl.next_state[0]               SB_DFFER     E        In      -         16.595      -         
========================================================================================================
Total path delay (propagation time + setup) of 16.595 is 3.892(23.5%) logic and 12.703(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 165MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 165MB)

---------------------------------------
Resource Usage Report for latticehx1k 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             39 uses
SB_CARRY        29 uses
SB_DFF          51 uses
SB_DFFER        62 uses
SB_DFFES        21 uses
SB_DFFESR       18 uses
SB_DFFR         4 uses
SB_DFFS         2 uses
SB_DFFSR        80 uses
SB_DFFSS        9 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
SB_RAM512x8     1 use
VCC             39 uses
SB_LUT4         480 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   247 (19%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   latticehx1k|clk_in: 1

@S |Mapping Summary:
Total  LUTs: 480 (37%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 480 = 480 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 165MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Jun 03 04:29:03 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Lab4prj_Implmnt its sbt path: C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.edf " "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Arman/Desktop/Lab4/lab4.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.edf...
Parsing constraint file: C:/Users/Arman/Desktop/Lab4/lab4.pcf ...
start to read sdc/scf file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.scf
sdc_reader OK C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k...
Warning: The terminal connectivity Z_rcxd._io:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal Z_rcxd._io:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity Z_rcxd._io:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal connectivity Z_rcxd._io:OUTPUTCLK is removed because the PIN_TYPE is configured as 000000
Warning: The terminal Lab_UT.scctrl.next_state[2]:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: latticehx1k

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k --outdir C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k
SDC file             - C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	480
    Number of DFFs      	:	247
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	29
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	60
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	23
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	88
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_18_RNIEAF93_LC_140/in1" to pin "Lab_UT.scctrl.state_ret_18_RNIEAF93_LC_140/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_19_RNIFMTFA_LC_146/in2" to pin "Lab_UT.scctrl.state_ret_19_RNIFMTFA_LC_146/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_2_RNIOGS5C[2]_LC_93/in3" to pin "Lab_UT.scctrl.state_2_RNIOGS5C[2]_LC_93/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_10_RNI128FC_LC_104/in1" to pin "Lab_UT.scctrl.state_ret_10_RNI128FC_LC_104/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_10_RNIK5G4C_LC_106/in1" to pin "Lab_UT.scctrl.state_ret_10_RNIK5G4C_LC_106/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNI9FEOB_LC_112/in1" to pin "Lab_UT.scctrl.state_ret_11_RNI9FEOB_LC_112/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNIIJ6JC_LC_115/in1" to pin "Lab_UT.scctrl.state_ret_11_RNIIJ6JC_LC_115/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNI1C6NB_LC_122/in3" to pin "Lab_UT.scctrl.state_ret_12_RNI1C6NB_LC_122/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_6_RNINI6BC_LC_182/in3" to pin "Lab_UT.scctrl.state_ret_6_RNINI6BC_LC_182/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_7_RNIHH8MB_LC_187/in3" to pin "Lab_UT.scctrl.state_ret_7_RNIHH8MB_LC_187/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_14_RNIGP9A3_LC_131/in3" to pin "Lab_UT.scctrl.state_ret_14_RNIGP9A3_LC_131/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	569
    Number of DFFs      	:	247
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	29

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	226
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	317
        CARRY Only       	:	3
        LUT with CARRY   	:	5
    LogicCells                  :	572/1280
    PLBs                        :	81/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.0 (sec)

Final Design Statistics
    Number of LUTs      	:	569
    Number of DFFs      	:	247
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	29
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	572/1280
    PLBs                        :	92/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE | Frequency: 96.12 MHz | Target: 137.17 MHz
Clock: latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 137.17 MHz
Clock: latticehx1k|clk_in | Frequency: N/A | Target: 137.17 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2039
used logic cells: 572
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2039
used logic cells: 572
Translating sdc file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc...
Translated sdc file is C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --outdir "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc --outdir C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\router --sdf_file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design latticehx1k
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_10_RNIK5G4C_LC_11_8_3/in1" to pin "Lab_UT.scctrl.state_ret_10_RNIK5G4C_LC_11_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_10_RNI128FC_LC_8_10_0/in1" to pin "Lab_UT.scctrl.state_ret_10_RNI128FC_LC_8_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNIIJ6JC_LC_9_8_4/in1" to pin "Lab_UT.scctrl.state_ret_11_RNIIJ6JC_LC_9_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNI9FEOB_LC_7_9_3/in1" to pin "Lab_UT.scctrl.state_ret_11_RNI9FEOB_LC_7_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_19_RNIFMTFA_LC_9_9_2/in2" to pin "Lab_UT.scctrl.state_ret_19_RNIFMTFA_LC_9_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNI1C6NB_LC_8_8_2/in3" to pin "Lab_UT.scctrl.state_ret_12_RNI1C6NB_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_2_RNIOGS5C_2_LC_8_9_4/in3" to pin "Lab_UT.scctrl.state_2_RNIOGS5C_2_LC_8_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_7_RNIHH8MB_LC_8_9_3/in3" to pin "Lab_UT.scctrl.state_ret_7_RNIHH8MB_LC_8_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_6_RNINI6BC_LC_8_9_0/in3" to pin "Lab_UT.scctrl.state_ret_6_RNINI6BC_LC_8_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_14_RNIGP9A3_LC_6_9_3/in3" to pin "Lab_UT.scctrl.state_ret_14_RNIGP9A3_LC_6_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_18_RNIEAF93_LC_9_9_5/in1" to pin "Lab_UT.scctrl.state_ret_18_RNIEAF93_LC_9_9_5/lcout" to break the combinatorial loop
Read device time: 2
I1209: Started routing
I1223: Total Nets : 680 
I1212: Iteration  1 :    85 unrouted : 1 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design latticehx1k
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v" --vhdl "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd" --lib "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --out-sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v
Writing C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc" --sdf-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --report-file "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc --sdf-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --report-file C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_in_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_2_RNIOGS5C_2_LC_8_9_4/in3" to pin "Lab_UT.scctrl.state_2_RNIOGS5C_2_LC_8_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNI9FEOB_LC_7_9_3/in3" to pin "Lab_UT.scctrl.state_ret_11_RNI9FEOB_LC_7_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_14_RNIGP9A3_LC_6_9_3/in3" to pin "Lab_UT.scctrl.state_ret_14_RNIGP9A3_LC_6_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_7_RNIHH8MB_LC_8_9_3/in2" to pin "Lab_UT.scctrl.state_ret_7_RNIHH8MB_LC_8_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNI1C6NB_LC_8_8_2/in0" to pin "Lab_UT.scctrl.state_ret_12_RNI1C6NB_LC_8_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_18_RNIEAF93_LC_9_9_5/in3" to pin "Lab_UT.scctrl.state_ret_18_RNIEAF93_LC_9_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_19_RNIFMTFA_LC_9_9_2/in0" to pin "Lab_UT.scctrl.state_ret_19_RNIFMTFA_LC_9_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNIIJ6JC_LC_9_8_4/in3" to pin "Lab_UT.scctrl.state_ret_11_RNIIJ6JC_LC_9_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_10_RNI128FC_LC_8_10_0/in1" to pin "Lab_UT.scctrl.state_ret_10_RNI128FC_LC_8_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_10_RNIK5G4C_LC_11_8_3/in1" to pin "Lab_UT.scctrl.state_ret_10_RNIK5G4C_LC_11_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_6_RNINI6BC_LC_8_9_0/in3" to pin "Lab_UT.scctrl.state_ret_6_RNINI6BC_LC_8_9_0/lcout" to break the combinatorial loop
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Lab4prj_syn.prj" -log "Lab4prj_Implmnt/Lab4prj.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Lab4prj_Implmnt/Lab4prj.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ARMAN-PC

# Mon Jun 03 04:41:46 2019

#Implementation: Lab4prj_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\asciiHex2Bin.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\bin2AsciiHex.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\buart.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\decodeKeysL4.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\fifo.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\latticehx1k.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\lfsr.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\printable.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\regrce.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v" (library work)
Verilog syntax check successful!
File C:\Users\Arman\Desktop\Lab4\Lab4_140L.v changed - recompiling
Selecting top level module latticehx1k
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":274:7:274:21|Synthesizing module latticehx1k_pll in library work.

@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":287:47:287:47|Input EXTFEEDBACK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":288:48:288:48|Input DYNAMICDELAY on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":291:51:291:51|Input LATCHINPUTVALUE on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":293:39:293:39|Input SDI on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":295:40:295:40|Input SCLK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":42:7:42:11|Synthesizing module inpin in library work.

@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input LATCH_INPUT_VALUE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input CLOCK_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input OUTPUT_CLK on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input OUTPUT_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input D_OUT_1 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input D_OUT_0 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":48:21:48:23|An input port (port pin) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\fifo.v":8:7:8:10|Synthesizing module fifo in library work.

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\fifo.v":36:14:36:19|Removing redundant assignment.
@N: CG179 :"C:\Users\Arman\Desktop\Lab4\fifo.v":41:14:41:19|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":242:7:242:12|Synthesizing module tx_fsm in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":173:7:173:18|Synthesizing module emitcrlf_fsm in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":13:7:13:15|Synthesizing module uartTxBuf in library work.

@W: CG360 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":77:22:77:28|Removing wire txState, as there is no assignment to it.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":62:7:62:14|Synthesizing module baudgen2 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":132:7:132:12|Synthesizing module rxuart in library work.

@W: CL265 :"C:\Users\Arman\Desktop\Lab4\buart.v":185:2:185:7|Removing unused bit 2 of hh[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":42:7:42:13|Synthesizing module baudgen in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":91:7:91:10|Synthesizing module uart in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":199:7:199:11|Synthesizing module buart in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":318:7:318:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000000101
	N_1=32'b00000000000000000000000000000100
   Generated name = N_bit_counter_5s_4s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":64:7:64:14|Synthesizing module resetGen in library work.

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":88:32:88:42|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\asciiHex2Bin.v":6:7:6:18|Synthesizing module asciiHex2Bin in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000000100
   Generated name = regrce_4s

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\regrce.v":54:9:54:9|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\printable.v":7:7:7:15|Synthesizing module printable in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000001000
   Generated name = regrce_8s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\bin2AsciiHex.v":6:7:6:18|Synthesizing module bin2AsciiHex in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000000001
   Generated name = regrce_1s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\lfsr.v":1:7:1:10|Synthesizing module lfsr in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":111:7:111:10|Synthesizing module scdp in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\decodeKeysL4.v":36:7:36:18|Synthesizing module decodeKeysL4 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":250:7:250:12|Synthesizing module scctrl in library work.

@E: CG301 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":305:9:305:27|Can't mix posedge/negedge use with plain signal references
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 03 04:41:46 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 03 04:41:46 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Lab4prj_syn.prj" -log "Lab4prj_Implmnt/Lab4prj.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Lab4prj_Implmnt/Lab4prj.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 7 6.1
#Hostname: ARMAN-PC

# Mon Jun 03 04:42:20 2019

#Implementation: Lab4prj_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\asciiHex2Bin.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\bin2AsciiHex.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\buart.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\decodeKeysL4.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\fifo.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\latticehx1k.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\lfsr.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\printable.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\regrce.v" (library work)
@I::"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v" (library work)
Verilog syntax check successful!
Selecting top level module latticehx1k
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":274:7:274:21|Synthesizing module latticehx1k_pll in library work.

@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":287:47:287:47|Input EXTFEEDBACK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":288:48:288:48|Input DYNAMICDELAY on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":291:51:291:51|Input LATCHINPUTVALUE on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":293:39:293:39|Input SDI on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":295:40:295:40|Input SCLK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":42:7:42:11|Synthesizing module inpin in library work.

@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input LATCH_INPUT_VALUE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input CLOCK_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input OUTPUT_CLK on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input OUTPUT_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input D_OUT_1 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input D_OUT_0 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":48:21:48:23|An input port (port pin) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\fifo.v":8:7:8:10|Synthesizing module fifo in library work.

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\fifo.v":36:14:36:19|Removing redundant assignment.
@N: CG179 :"C:\Users\Arman\Desktop\Lab4\fifo.v":41:14:41:19|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":242:7:242:12|Synthesizing module tx_fsm in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":173:7:173:18|Synthesizing module emitcrlf_fsm in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":13:7:13:15|Synthesizing module uartTxBuf in library work.

@W: CG360 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":77:22:77:28|Removing wire txState, as there is no assignment to it.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":62:7:62:14|Synthesizing module baudgen2 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":132:7:132:12|Synthesizing module rxuart in library work.

@W: CL265 :"C:\Users\Arman\Desktop\Lab4\buart.v":185:2:185:7|Removing unused bit 2 of hh[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":42:7:42:13|Synthesizing module baudgen in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":91:7:91:10|Synthesizing module uart in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\buart.v":199:7:199:11|Synthesizing module buart in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":318:7:318:19|Synthesizing module N_bit_counter in library work.

	N=32'b00000000000000000000000000000101
	N_1=32'b00000000000000000000000000000100
   Generated name = N_bit_counter_5s_4s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":64:7:64:14|Synthesizing module resetGen in library work.

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":88:32:88:42|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\asciiHex2Bin.v":6:7:6:18|Synthesizing module asciiHex2Bin in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000000100
   Generated name = regrce_4s

@N: CG179 :"C:\Users\Arman\Desktop\Lab4\regrce.v":54:9:54:9|Removing redundant assignment.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\printable.v":7:7:7:15|Synthesizing module printable in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000001000
   Generated name = regrce_8s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\bin2AsciiHex.v":6:7:6:18|Synthesizing module bin2AsciiHex in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\regrce.v":39:7:39:12|Synthesizing module regrce in library work.

	WIDTH=32'b00000000000000000000000000000001
   Generated name = regrce_1s

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\lfsr.v":1:7:1:10|Synthesizing module lfsr in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":111:7:111:10|Synthesizing module scdp in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\decodeKeysL4.v":36:7:36:18|Synthesizing module decodeKeysL4 in library work.

@N: CG364 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":250:7:250:12|Synthesizing module scctrl in library work.

@W: CG296 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:9:326:30|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":339:12:339:18|Referenced variable de_bigD is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":337:7:337:13|Referenced variable de_bigE is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":341:12:341:18|Referenced variable de_bigL is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":361:13:361:18|Referenced variable de_hex is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":350:7:350:11|Referenced variable de_cr is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":335:7:335:11|Referenced variable state is not in sensitivity list.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":327:1:327:2|Latch generated from always block for signal next_state[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":327:1:327:2|Latch generated from always block for signal EmsLoaded; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":327:1:327:2|Too many clocks (> 8) for set/reset analysis of sccLdKey, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":327:1:327:2|Latch generated from always block for signal sccLdKey[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":327:1:327:2|Latch generated from always block for signal nibbleIn2; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":327:1:327:2|Latch generated from always block for signal nibbleIn1; possible missing assignment in an if or case statement.
@A: CL110 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":327:1:327:2|Too many clocks (> 8) for set/reset analysis of LdLFSR, try moving enabling expressions outside always block
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":327:1:327:2|Latch generated from always block for signal LdLFSR; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":1:7:1:15|Synthesizing module Lab4_140L in library work.

@W: CG360 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":20:12:20:24|Removing wire sccDByteValid, as there is no assignment to it.
@N: CG364 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Synthesizing module latticehx1k in library work.

@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":264:15:264:24|Input bu_rx_data is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":268:9:268:21|Input de_validAscii is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":272:9:272:15|Input de_bigP is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":273:9:273:15|Input de_bigS is unused.
@N: CL159 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":125:15:125:24|Input sccDecrypt is unused.
@N: CL201 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":229:3:229:8|Trying to extract state machine for register cstate.
Extracted state machine for register cstate
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":354:3:354:8|Trying to extract state machine for register cstate.
Extracted state machine for register cstate
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:42:20 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:42:20 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:42:20 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\synwork\Lab4prj_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":97:7:97:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 03 04:42:21 2019

###########################################################]
Pre-mapping Report

# Mon Jun 03 04:42:22 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj_scck.rpt 
Printing clock  summary report in "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist latticehx1k

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                                        Requested     Requested     Clock                                 Clock                     Clock
Clock                                        Frequency     Period        Type                                  Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
System                                       1.0 MHz       1000.000      system                                system_clkgroup           16   
latticehx1k_pll|PLLOUTCORE_derived_clock     124.6 MHz     8.028         derived (from latticehx1k|clk_in)     Autoconstr_clkgroup_0     199  
latticehx1k|clk_in                           124.6 MHz     8.028         inferred                              Autoconstr_clkgroup_0     0    
==============================================================================================================================================

@W: MT531 :"c:\users\arman\desktop\lab4\lab4_140l.v":327:1:327:2|Found signal identified as System clock which controls 16 sequential elements including Lab_UT.scctrl.next_state[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine cstate[5:0] (in view: work.tx_fsm(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\arman\desktop\lab4\uarttxbuf.v":229:3:229:8|There are no possible illegal states for state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\arman\desktop\lab4\lfsr.v":22:0:22:5|Removing sequential instance prng_lfsr[31] (in view: work.lfsr(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 03 04:42:22 2019

###########################################################]
Map & Optimize Report

# Mon Jun 03 04:42:22 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|User-specified initial value defined for instance buart._rx.hh[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MF179 :"c:\users\arman\desktop\lab4\fifo.v":19:20:19:36|Found 9 by 9 bit equality operator ('==') fifo.un1_emptyB (in view: work.uartTxBuf(verilog))
Encoding state machine cstate[5:0] (in view: work.tx_fsm(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\arman\desktop\lab4\uarttxbuf.v":229:3:229:8|There are no possible illegal states for state machine cstate[3:0] (in view: work.emitcrlf_fsm(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Found counter in view:work.rxuart(verilog) instance bitcount[4:0] 
@N: BN362 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing sequential instance lsBitsi.q[7] (in view: work.scdp(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing sequential instance msBitsi.q[7] (in view: work.scdp(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lfsr.v":22:0:22:5|Removing sequential instance prng_lfsr[31] (in view: work.lfsr(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing instance Lab_UT.scdp.msBitsi.q[5] because it is equivalent to instance Lab_UT.scdp.lsBitsi.q[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\arman\desktop\lab4\regrce.v":47:3:47:8|Removing sequential instance Lab_UT.scdp.k3h.q[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\uarttxbuf.v":58:3:58:8|Removing sequential instance ufifo.txdataD[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)

@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\latticehx1k.v":85:3:85:8|Removing sequential instance resetGen.rst (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[5] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[6] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[4] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[6] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[5] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_1[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[2] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\latticehx1k.v":85:3:85:8|Removing sequential instance resetGen.rst_0 (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_1[6] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_1[3] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Removing sequential instance buart._rx.shifter_0[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[1] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Removing sequential instance Lab_UT.scctrl.state_0[0] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 165MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.73ns		 382 /       230
   2		0h:00m:01s		    -4.73ns		 381 /       230
   3		0h:00m:01s		    -3.33ns		 381 /       230
@N: FX271 :"c:\users\arman\desktop\lab4\latticehx1k.v":85:3:85:8|Replicating instance resetGen.rst_1 (in view: work.latticehx1k(verilog)) with 197 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_ret_0 (in view: work.latticehx1k(verilog)) with 21 loads 2 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_0[2] (in view: work.latticehx1k(verilog)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_1[0] (in view: work.latticehx1k(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_0[1] (in view: work.latticehx1k(verilog)) with 19 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\buart.v":185:2:185:7|Replicating instance buart._rx.shifter_2[6] (in view: work.latticehx1k(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance Lab_UT.scctrl.state_ret (in view: work.latticehx1k(verilog)) with 43 loads 3 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance Lab_UT.scctrl.state_ret_0 (in view: work.latticehx1k(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance Lab_UT.scctrl.state_2[3] (in view: work.latticehx1k(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance resetGen.state_1_ret (in view: work.latticehx1k(verilog)) with 29 loads 2 times to improve timing.
@N: FX271 :"c:\users\arman\desktop\lab4\lab4_140l.v":305:0:305:5|Replicating instance Lab_UT.scctrl.state_1[2] (in view: work.latticehx1k(verilog)) with 38 loads 3 times to improve timing.
Timing driven replication report
Added 18 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   4		0h:00m:02s		    -1.28ns		 579 /       248
   5		0h:00m:02s		    -1.28ns		 580 /       248


   6		0h:00m:03s		    -1.28ns		 578 /       248
@N: FX1017 :"c:\users\arman\desktop\lab4\latticehx1k.v":284:14:284:33|SB_GB inserted on the net clk.
@N: FX1017 :"c:\users\arman\desktop\lab4\latticehx1k.v":85:3:85:8|SB_GB inserted on the net resetGen.rst_1_iso.
@N: FX1017 :|SB_GB inserted on the net N_76_i.
@N: FX1017 :|SB_GB inserted on the net Lab_UT.sccLdLFSR.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 157MB peak: 165MB)

Warning: Found 11 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.EmsLoaded
1) instance Lab_UT.scctrl.EmsLoaded_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.scctrl.EmsLoaded (in view: work.latticehx1k(verilog))
    net        Lab_UT.scctrl.EmsLoaded
    input  pin Lab_UT.scctrl.EmsLoaded_latch/I2
    instance   Lab_UT.scctrl.EmsLoaded_latch (cell SB_LUT4)
    output pin Lab_UT.scctrl.EmsLoaded_latch/O
    net        Lab_UT.scctrl.EmsLoaded
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.nibbleIn2
2) instance Lab_UT.scctrl.nibbleIn2_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.scctrl.nibbleIn2 (in view: work.latticehx1k(verilog))
    net        Lab_UT.scctrl.nibbleIn2
    input  pin Lab_UT.scctrl.nibbleIn2_latch/I1
    instance   Lab_UT.scctrl.nibbleIn2_latch (cell SB_LUT4)
    output pin Lab_UT.scctrl.nibbleIn2_latch/O
    net        Lab_UT.scctrl.nibbleIn2
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[0]
3) instance Lab_UT.scctrl.sccLdKey_latch[0] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[0] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[0]
    input  pin Lab_UT.scctrl.sccLdKey_latch[0]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[0] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[0]/O
    net        Lab_UT.sccLdKey[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[1]
4) instance Lab_UT.scctrl.sccLdKey_latch[1] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[1] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[1]
    input  pin Lab_UT.scctrl.sccLdKey_latch[1]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[1] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[1]/O
    net        Lab_UT.sccLdKey[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[2]
5) instance Lab_UT.scctrl.sccLdKey_latch[2] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[2] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[2]
    input  pin Lab_UT.scctrl.sccLdKey_latch[2]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[2] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[2]/O
    net        Lab_UT.sccLdKey[2]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[3]
6) instance Lab_UT.scctrl.sccLdKey_latch[3] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[3] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[3]
    input  pin Lab_UT.scctrl.sccLdKey_latch[3]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[3] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[3]/O
    net        Lab_UT.sccLdKey[3]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[4]
7) instance Lab_UT.scctrl.sccLdKey_latch[4] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[4] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[4]
    input  pin Lab_UT.scctrl.sccLdKey_latch[4]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[4] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[4]/O
    net        Lab_UT.sccLdKey[4]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[5]
8) instance Lab_UT.scctrl.sccLdKey_latch[5] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[5] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[5]
    input  pin Lab_UT.scctrl.sccLdKey_latch[5]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[5] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[5]/O
    net        Lab_UT.sccLdKey[5]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[6]
9) instance Lab_UT.scctrl.sccLdKey_latch[6] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[6] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[6]
    input  pin Lab_UT.scctrl.sccLdKey_latch[6]/I3
    instance   Lab_UT.scctrl.sccLdKey_latch[6] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[6]/O
    net        Lab_UT.sccLdKey[6]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdKey[7]
10) instance Lab_UT.scctrl.sccLdKey_latch[7] (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdKey[7] (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdKey[7]
    input  pin Lab_UT.scctrl.sccLdKey_latch[7]/I1
    instance   Lab_UT.scctrl.sccLdKey_latch[7] (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdKey_latch[7]/O
    net        Lab_UT.sccLdKey[7]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.sccLdLFSR
11) instance Lab_UT.scctrl.sccLdLFSR_latch (in view: work.latticehx1k(verilog)), output net Lab_UT.sccLdLFSR (in view: work.latticehx1k(verilog))
    net        Lab_UT.sccLdLFSR
    input  pin Lab_UT.scctrl.sccLdLFSR_latch/I2
    instance   Lab_UT.scctrl.sccLdLFSR_latch (cell SB_LUT4)
    output pin Lab_UT.scctrl.sccLdLFSR_latch/O
    net        Lab_UT.sccLdLFSR
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 158MB peak: 165MB)

@N: MT611 :|Automatically generated clock latticehx1k_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 251 clock pin(s) of sequential element(s)
0 instances converted, 251 sequential instances remain driven by gated/generated clocks

=================================================================================================================== Gated/Generated Clocks ===================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       latticehx1k_pll_inst.latticehx1k_pll_inst     SB_PLL40_CORE          251        resetGen.state_1_ret_rep1     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 129MB peak: 165MB)

Writing Analyst data base C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\synwork\Lab4prj_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 155MB peak: 165MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\Lab4prj.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 156MB peak: 165MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 165MB)

Warning: Found 11 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.nibbleIn2
1) instance state_ret_11_RNI4RQC3 (in view: work.scctrl(netlist)), output net nibbleIn2 (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.nibbleIn2
    input  pin Lab_UT.scctrl.state_ret_11_RNI4RQC3/I1
    instance   Lab_UT.scctrl.state_ret_11_RNI4RQC3 (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_11_RNI4RQC3/O
    net        Lab_UT.scctrl.nibbleIn2
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.EmsLoaded
2) instance state_ret_13_RNI7RC32 (in view: work.scctrl(netlist)), output net EmsLoaded (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.EmsLoaded
    input  pin Lab_UT.scctrl.state_ret_13_RNI7RC32/I2
    instance   Lab_UT.scctrl.state_ret_13_RNI7RC32 (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_13_RNI7RC32/O
    net        Lab_UT.scctrl.EmsLoaded
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[0]
3) instance state_1_RNIO1RJH[2] (in view: work.scctrl(netlist)), output net sccLdKey[0] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[0]
    input  pin Lab_UT.scctrl.state_1_RNIO1RJH[2]/I1
    instance   Lab_UT.scctrl.state_1_RNIO1RJH[2] (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_1_RNIO1RJH[2]/O
    net        Lab_UT.scctrl.sccLdKey[0]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[1]
4) instance state_1_RNI6EDGH[2] (in view: work.scctrl(netlist)), output net sccLdKey[1] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[1]
    input  pin Lab_UT.scctrl.state_1_RNI6EDGH[2]/I1
    instance   Lab_UT.scctrl.state_1_RNI6EDGH[2] (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_1_RNI6EDGH[2]/O
    net        Lab_UT.scctrl.sccLdKey[1]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[2]
5) instance state_ret_12_RNI2SEPG (in view: work.scctrl(netlist)), output net sccLdKey[2] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[2]
    input  pin Lab_UT.scctrl.state_ret_12_RNI2SEPG/I1
    instance   Lab_UT.scctrl.state_ret_12_RNI2SEPG (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_12_RNI2SEPG/O
    net        Lab_UT.scctrl.sccLdKey[2]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[3]
6) instance state_1_ret_3_RNI23U7H (in view: work.scctrl(netlist)), output net sccLdKey[3] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[3]
    input  pin Lab_UT.scctrl.state_1_ret_3_RNI23U7H/I1
    instance   Lab_UT.scctrl.state_1_ret_3_RNI23U7H (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_1_ret_3_RNI23U7H/O
    net        Lab_UT.scctrl.sccLdKey[3]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[4]
7) instance state_ret_RNIK5UKH (in view: work.scctrl(netlist)), output net sccLdKey[4] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[4]
    input  pin Lab_UT.scctrl.state_ret_RNIK5UKH/I1
    instance   Lab_UT.scctrl.state_ret_RNIK5UKH (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_RNIK5UKH/O
    net        Lab_UT.scctrl.sccLdKey[4]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[5]
8) instance state_1_RNI2IGHH[0] (in view: work.scctrl(netlist)), output net sccLdKey[5] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[5]
    input  pin Lab_UT.scctrl.state_1_RNI2IGHH[0]/I1
    instance   Lab_UT.scctrl.state_1_RNI2IGHH[0] (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_1_RNI2IGHH[0]/O
    net        Lab_UT.scctrl.sccLdKey[5]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[6]
9) instance state_ret_12_RNIUVHQG (in view: work.scctrl(netlist)), output net sccLdKey[6] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[6]
    input  pin Lab_UT.scctrl.state_ret_12_RNIUVHQG/I3
    instance   Lab_UT.scctrl.state_ret_12_RNIUVHQG (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_ret_12_RNIUVHQG/O
    net        Lab_UT.scctrl.sccLdKey[6]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdKey[7]
10) instance state_1_ret_0_RNI9C1NH (in view: work.scctrl(netlist)), output net sccLdKey[7] (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdKey[7]
    input  pin Lab_UT.scctrl.state_1_ret_0_RNI9C1NH/I1
    instance   Lab_UT.scctrl.state_1_ret_0_RNI9C1NH (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_1_ret_0_RNI9C1NH/O
    net        Lab_UT.scctrl.sccLdKey[7]
@W: BN137 :|Found combinational loop during mapping at net Lab_UT.scctrl.sccLdLFSR
11) instance state_1_ret_5_RNI1UBG9 (in view: work.scctrl(netlist)), output net sccLdLFSR (in view: work.scctrl(netlist))
    net        Lab_UT.scctrl.sccLdLFSR
    input  pin Lab_UT.scctrl.state_1_ret_5_RNI1UBG9/I2
    instance   Lab_UT.scctrl.state_1_ret_5_RNI1UBG9 (cell SB_LUT4)
    output pin Lab_UT.scctrl.state_1_ret_5_RNI1UBG9/O
    net        Lab_UT.scctrl.sccLdLFSR
End of loops
@W: MT420 |Found inferred clock latticehx1k|clk_in with period 8.36ns. Please declare a user-defined clock on object "p:clk_in"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jun 03 04:42:26 2019
#


Top view:               latticehx1k
Requested Frequency:    119.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.261

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
latticehx1k|clk_in     119.6 MHz     NA            8.363         NA            NA         inferred     Autoconstr_clkgroup_0
System                 78.1 MHz      66.4 MHz      12.809        15.070        -2.261     system       system_clkgroup      
============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  12.809      -2.261  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                      Arrival           
Instance                         Reference     Type         Pin     Net                        Time        Slack 
                                 Clock                                                                           
-----------------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_ret_0      System        SB_DFFES     Q       N_219                      0.540       -2.261
buart._rx.shifter_ret_0_fast     System        SB_DFFES     Q       bu_rx_data_i_2_fast[3]     0.540       -2.211
Lab_UT.scctrl.shifter_ret_3      System        SB_DFFES     Q       N_241_i_0                  0.540       -2.211
buart._rx.shifter_0_fast[1]      System        SB_DFFER     Q       shifter_0_fast[1]          0.540       -2.190
buart._rx.shifter_1_fast[0]      System        SB_DFFER     Q       shifter_1_fast[0]          0.540       -2.141
buart._rx.shifter_0_fast[2]      System        SB_DFFER     Q       shifter_0_fast[2]          0.540       -2.127
buart._rx.bitcount_es[2]         System        SB_DFFES     Q       bitcount[2]                0.540       -2.078
buart._rx.shifter_2_fast[6]      System        SB_DFFER     Q       shifter_2_fast[6]          0.540       -2.078
buart._rx.bitcount_es[3]         System        SB_DFFES     Q       bitcount[3]                0.540       -2.029
buart._rx.bitcount_es[0]         System        SB_DFFES     Q       bitcount[0]                0.540       -0.371
=================================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                   Required           
Instance                 Reference     Type         Pin     Net     Time         Slack 
                         Clock                                                         
---------------------------------------------------------------------------------------
Lab_UT.scdp.k0h.q[0]     System        SB_DFFSR     D       q       12.704       -2.261
Lab_UT.scdp.k1l.q[0]     System        SB_DFFSR     D       q       12.704       -2.261
Lab_UT.scdp.k2l.q[0]     System        SB_DFFSR     D       q       12.704       -2.261
Lab_UT.scdp.k2h.q[0]     System        SB_DFFSR     D       q       12.704       -2.261
Lab_UT.scdp.k0l.q[0]     System        SB_DFFSR     D       q       12.704       -2.261
Lab_UT.scdp.k1h.q[0]     System        SB_DFFSR     D       q       12.704       -2.261
Lab_UT.scdp.k3h.q[0]     System        SB_DFFSR     D       q       12.704       -2.261
Lab_UT.scdp.k0h.q[1]     System        SB_DFFSR     D       q_0     12.704       -2.261
Lab_UT.scdp.k0l.q[1]     System        SB_DFFSR     D       q_0     12.704       -2.261
Lab_UT.scdp.k2h.q[1]     System        SB_DFFSR     D       q_0     12.704       -2.261
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.809
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         12.704

    - Propagation time:                      14.964
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.260

    Number of logic level(s):                7
    Starting point:                          Lab_UT.scctrl.shifter_ret_0 / Q
    Ending point:                            Lab_UT.scdp.k2h.q[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_ret_0              SB_DFFES     Q        Out     0.540     0.540       -         
N_219                                    Net          -        -       1.599     -           4         
Lab_UT.scctrl.shifter_ret_0_RNI51T61     SB_LUT4      I0       In      -         2.139       -         
Lab_UT.scctrl.shifter_ret_0_RNI51T61     SB_LUT4      O        Out     0.449     2.588       -         
un1_next_state_3_sqmuxa_2_0_i_a2_1_0     Net          -        -       1.371     -           5         
Lab_UT.scctrl.shifter_ret_3_RNIS5A43     SB_LUT4      I0       In      -         3.959       -         
Lab_UT.scctrl.shifter_ret_3_RNIS5A43     SB_LUT4      O        Out     0.449     4.408       -         
N_223                                    Net          -        -       1.371     -           16        
Lab_UT.scctrl.shifter_ret_3_RNI216C3     SB_LUT4      I0       In      -         5.779       -         
Lab_UT.scctrl.shifter_ret_3_RNI216C3     SB_LUT4      O        Out     0.449     6.227       -         
un1_next_state_3_sqmuxa_2_0_i_a2_0       Net          -        -       1.371     -           2         
Lab_UT.scctrl.state_1_ret_3_RNI71T5A     SB_LUT4      I0       In      -         7.598       -         
Lab_UT.scctrl.state_1_ret_3_RNI71T5A     SB_LUT4      O        Out     0.449     8.047       -         
un1_next_state_3_sqmuxa_2_0_i_0_0        Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_1_RNI0F8BG[0]        SB_LUT4      I1       In      -         9.418       -         
Lab_UT.scctrl.state_1_RNI0F8BG[0]        SB_LUT4      O        Out     0.400     9.818       -         
N_36                                     Net          -        -       1.371     -           8         
Lab_UT.scctrl.state_1_RNI2IGHH[0]        SB_LUT4      I0       In      -         11.189      -         
Lab_UT.scctrl.state_1_RNI2IGHH[0]        SB_LUT4      O        Out     0.449     11.638      -         
sccLdKey[5]                              Net          -        -       1.371     -           5         
Lab_UT.scdp.k2h.q_RNO[0]                 SB_LUT4      I0       In      -         13.009      -         
Lab_UT.scdp.k2h.q_RNO[0]                 SB_LUT4      O        Out     0.449     13.458      -         
q                                        Net          -        -       1.507     -           1         
Lab_UT.scdp.k2h.q[0]                     SB_DFFSR     D        In      -         14.964      -         
=======================================================================================================
Total path delay (propagation time + setup) of 15.070 is 3.738(24.8%) logic and 11.332(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.809
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         12.704

    - Propagation time:                      14.964
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.260

    Number of logic level(s):                7
    Starting point:                          Lab_UT.scctrl.shifter_ret_0 / Q
    Ending point:                            Lab_UT.scdp.k1h.q[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_ret_0              SB_DFFES     Q        Out     0.540     0.540       -         
N_219                                    Net          -        -       1.599     -           4         
Lab_UT.scctrl.shifter_ret_0_RNI51T61     SB_LUT4      I0       In      -         2.139       -         
Lab_UT.scctrl.shifter_ret_0_RNI51T61     SB_LUT4      O        Out     0.449     2.588       -         
un1_next_state_3_sqmuxa_2_0_i_a2_1_0     Net          -        -       1.371     -           5         
Lab_UT.scctrl.shifter_ret_3_RNIS5A43     SB_LUT4      I0       In      -         3.959       -         
Lab_UT.scctrl.shifter_ret_3_RNIS5A43     SB_LUT4      O        Out     0.449     4.408       -         
N_223                                    Net          -        -       1.371     -           16        
Lab_UT.scctrl.shifter_ret_3_RNI216C3     SB_LUT4      I0       In      -         5.779       -         
Lab_UT.scctrl.shifter_ret_3_RNI216C3     SB_LUT4      O        Out     0.449     6.227       -         
un1_next_state_3_sqmuxa_2_0_i_a2_0       Net          -        -       1.371     -           2         
Lab_UT.scctrl.state_1_ret_3_RNI71T5A     SB_LUT4      I0       In      -         7.598       -         
Lab_UT.scctrl.state_1_ret_3_RNI71T5A     SB_LUT4      O        Out     0.449     8.047       -         
un1_next_state_3_sqmuxa_2_0_i_0_0        Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_1_RNI0F8BG[0]        SB_LUT4      I1       In      -         9.418       -         
Lab_UT.scctrl.state_1_RNI0F8BG[0]        SB_LUT4      O        Out     0.400     9.818       -         
N_36                                     Net          -        -       1.371     -           8         
Lab_UT.scctrl.state_1_ret_3_RNI23U7H     SB_LUT4      I0       In      -         11.189      -         
Lab_UT.scctrl.state_1_ret_3_RNI23U7H     SB_LUT4      O        Out     0.449     11.638      -         
sccLdKey[3]                              Net          -        -       1.371     -           5         
Lab_UT.scdp.k1h.q_RNO[0]                 SB_LUT4      I0       In      -         13.009      -         
Lab_UT.scdp.k1h.q_RNO[0]                 SB_LUT4      O        Out     0.449     13.458      -         
q                                        Net          -        -       1.507     -           1         
Lab_UT.scdp.k1h.q[0]                     SB_DFFSR     D        In      -         14.964      -         
=======================================================================================================
Total path delay (propagation time + setup) of 15.070 is 3.738(24.8%) logic and 11.332(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.809
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         12.704

    - Propagation time:                      14.964
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.260

    Number of logic level(s):                7
    Starting point:                          Lab_UT.scctrl.shifter_ret_0 / Q
    Ending point:                            Lab_UT.scdp.k2l.q[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_ret_0              SB_DFFES     Q        Out     0.540     0.540       -         
N_219                                    Net          -        -       1.599     -           4         
Lab_UT.scctrl.shifter_ret_0_RNI51T61     SB_LUT4      I0       In      -         2.139       -         
Lab_UT.scctrl.shifter_ret_0_RNI51T61     SB_LUT4      O        Out     0.449     2.588       -         
un1_next_state_3_sqmuxa_2_0_i_a2_1_0     Net          -        -       1.371     -           5         
Lab_UT.scctrl.shifter_ret_3_RNIS5A43     SB_LUT4      I0       In      -         3.959       -         
Lab_UT.scctrl.shifter_ret_3_RNIS5A43     SB_LUT4      O        Out     0.449     4.408       -         
N_223                                    Net          -        -       1.371     -           16        
Lab_UT.scctrl.shifter_ret_3_RNI216C3     SB_LUT4      I0       In      -         5.779       -         
Lab_UT.scctrl.shifter_ret_3_RNI216C3     SB_LUT4      O        Out     0.449     6.227       -         
un1_next_state_3_sqmuxa_2_0_i_a2_0       Net          -        -       1.371     -           2         
Lab_UT.scctrl.state_1_ret_3_RNI71T5A     SB_LUT4      I0       In      -         7.598       -         
Lab_UT.scctrl.state_1_ret_3_RNI71T5A     SB_LUT4      O        Out     0.449     8.047       -         
un1_next_state_3_sqmuxa_2_0_i_0_0        Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_1_RNI0F8BG[0]        SB_LUT4      I1       In      -         9.418       -         
Lab_UT.scctrl.state_1_RNI0F8BG[0]        SB_LUT4      O        Out     0.400     9.818       -         
N_36                                     Net          -        -       1.371     -           8         
Lab_UT.scctrl.state_ret_RNIK5UKH         SB_LUT4      I0       In      -         11.189      -         
Lab_UT.scctrl.state_ret_RNIK5UKH         SB_LUT4      O        Out     0.449     11.638      -         
sccLdKey[4]                              Net          -        -       1.371     -           5         
Lab_UT.scdp.k2l.q_RNO[0]                 SB_LUT4      I0       In      -         13.009      -         
Lab_UT.scdp.k2l.q_RNO[0]                 SB_LUT4      O        Out     0.449     13.458      -         
q                                        Net          -        -       1.507     -           1         
Lab_UT.scdp.k2l.q[0]                     SB_DFFSR     D        In      -         14.964      -         
=======================================================================================================
Total path delay (propagation time + setup) of 15.070 is 3.738(24.8%) logic and 11.332(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.809
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         12.704

    - Propagation time:                      14.964
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.260

    Number of logic level(s):                7
    Starting point:                          Lab_UT.scctrl.shifter_ret_0 / Q
    Ending point:                            Lab_UT.scdp.k3h.q[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_ret_0              SB_DFFES     Q        Out     0.540     0.540       -         
N_219                                    Net          -        -       1.599     -           4         
Lab_UT.scctrl.shifter_ret_0_RNI51T61     SB_LUT4      I0       In      -         2.139       -         
Lab_UT.scctrl.shifter_ret_0_RNI51T61     SB_LUT4      O        Out     0.449     2.588       -         
un1_next_state_3_sqmuxa_2_0_i_a2_1_0     Net          -        -       1.371     -           5         
Lab_UT.scctrl.shifter_ret_3_RNIS5A43     SB_LUT4      I0       In      -         3.959       -         
Lab_UT.scctrl.shifter_ret_3_RNIS5A43     SB_LUT4      O        Out     0.449     4.408       -         
N_223                                    Net          -        -       1.371     -           16        
Lab_UT.scctrl.shifter_ret_3_RNI216C3     SB_LUT4      I0       In      -         5.779       -         
Lab_UT.scctrl.shifter_ret_3_RNI216C3     SB_LUT4      O        Out     0.449     6.227       -         
un1_next_state_3_sqmuxa_2_0_i_a2_0       Net          -        -       1.371     -           2         
Lab_UT.scctrl.state_1_ret_3_RNI71T5A     SB_LUT4      I0       In      -         7.598       -         
Lab_UT.scctrl.state_1_ret_3_RNI71T5A     SB_LUT4      O        Out     0.449     8.047       -         
un1_next_state_3_sqmuxa_2_0_i_0_0        Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_1_RNI0F8BG[0]        SB_LUT4      I1       In      -         9.418       -         
Lab_UT.scctrl.state_1_RNI0F8BG[0]        SB_LUT4      O        Out     0.400     9.818       -         
N_36                                     Net          -        -       1.371     -           8         
Lab_UT.scctrl.state_1_ret_0_RNI9C1NH     SB_LUT4      I0       In      -         11.189      -         
Lab_UT.scctrl.state_1_ret_0_RNI9C1NH     SB_LUT4      O        Out     0.449     11.638      -         
sccLdKey[7]                              Net          -        -       1.371     -           4         
Lab_UT.scdp.k3h.q_RNO[0]                 SB_LUT4      I0       In      -         13.009      -         
Lab_UT.scdp.k3h.q_RNO[0]                 SB_LUT4      O        Out     0.449     13.458      -         
q                                        Net          -        -       1.507     -           1         
Lab_UT.scdp.k3h.q[0]                     SB_DFFSR     D        In      -         14.964      -         
=======================================================================================================
Total path delay (propagation time + setup) of 15.070 is 3.738(24.8%) logic and 11.332(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.809
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         12.704

    - Propagation time:                      14.964
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -2.260

    Number of logic level(s):                7
    Starting point:                          Lab_UT.scctrl.shifter_ret_0 / Q
    Ending point:                            Lab_UT.scdp.k0l.q[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
Lab_UT.scctrl.shifter_ret_0              SB_DFFES     Q        Out     0.540     0.540       -         
N_219                                    Net          -        -       1.599     -           4         
Lab_UT.scctrl.shifter_ret_0_RNI51T61     SB_LUT4      I0       In      -         2.139       -         
Lab_UT.scctrl.shifter_ret_0_RNI51T61     SB_LUT4      O        Out     0.449     2.588       -         
un1_next_state_3_sqmuxa_2_0_i_a2_1_0     Net          -        -       1.371     -           5         
Lab_UT.scctrl.shifter_ret_3_RNIS5A43     SB_LUT4      I0       In      -         3.959       -         
Lab_UT.scctrl.shifter_ret_3_RNIS5A43     SB_LUT4      O        Out     0.449     4.408       -         
N_223                                    Net          -        -       1.371     -           16        
Lab_UT.scctrl.shifter_ret_3_RNI216C3     SB_LUT4      I0       In      -         5.779       -         
Lab_UT.scctrl.shifter_ret_3_RNI216C3     SB_LUT4      O        Out     0.449     6.227       -         
un1_next_state_3_sqmuxa_2_0_i_a2_0       Net          -        -       1.371     -           2         
Lab_UT.scctrl.state_1_ret_3_RNI71T5A     SB_LUT4      I0       In      -         7.598       -         
Lab_UT.scctrl.state_1_ret_3_RNI71T5A     SB_LUT4      O        Out     0.449     8.047       -         
un1_next_state_3_sqmuxa_2_0_i_0_0        Net          -        -       1.371     -           1         
Lab_UT.scctrl.state_1_RNI0F8BG[0]        SB_LUT4      I1       In      -         9.418       -         
Lab_UT.scctrl.state_1_RNI0F8BG[0]        SB_LUT4      O        Out     0.400     9.818       -         
N_36                                     Net          -        -       1.371     -           8         
Lab_UT.scctrl.state_1_RNIO1RJH[2]        SB_LUT4      I0       In      -         11.189      -         
Lab_UT.scctrl.state_1_RNIO1RJH[2]        SB_LUT4      O        Out     0.449     11.638      -         
sccLdKey[0]                              Net          -        -       1.371     -           5         
Lab_UT.scdp.k0l.q_RNO[0]                 SB_LUT4      I0       In      -         13.009      -         
Lab_UT.scdp.k0l.q_RNO[0]                 SB_LUT4      O        Out     0.449     13.458      -         
q                                        Net          -        -       1.507     -           1         
Lab_UT.scdp.k0l.q[0]                     SB_DFFSR     D        In      -         14.964      -         
=======================================================================================================
Total path delay (propagation time + setup) of 15.070 is 3.738(24.8%) logic and 11.332(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 165MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 165MB)

---------------------------------------
Resource Usage Report for latticehx1k 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             39 uses
SB_CARRY        29 uses
SB_DFF          50 uses
SB_DFFER        61 uses
SB_DFFES        23 uses
SB_DFFESR       19 uses
SB_DFFR         4 uses
SB_DFFS         2 uses
SB_DFFSR        79 uses
SB_DFFSS        10 uses
SB_GB           4 uses
SB_PLL40_CORE   1 use
SB_RAM512x8     1 use
VCC             39 uses
SB_LUT4         575 uses

I/O ports: 10
I/O primitives: 10
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   248 (19%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   latticehx1k|clk_in: 1

@S |Mapping Summary:
Total  LUTs: 575 (44%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 575 = 575 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 30MB peak: 165MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Mon Jun 03 04:42:26 2019

###########################################################]


Synthesis exit by 0.
Current Implementation Lab4prj_Implmnt its sbt path: C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.edf " "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Arman/Desktop/Lab4/lab4.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.edf...
Parsing constraint file: C:/Users/Arman/Desktop/Lab4/lab4.pcf ...
start to read sdc/scf file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.scf
sdc_reader OK C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/Lab4prj.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k...
Warning: The terminal connectivity Z_rcxd._io:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal Z_rcxd._io:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity Z_rcxd._io:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal connectivity Z_rcxd._io:OUTPUTCLK is removed because the PIN_TYPE is configured as 000000
Warning: The terminal Lab_UT.scctrl.next_state[2]:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: latticehx1k

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k --outdir C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k
SDC file             - C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	575
    Number of DFFs      	:	248
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	29
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	60
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	24
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	89
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNI2IGHH[0]_LC_109/in1" to pin "Lab_UT.scctrl.state_1_RNI2IGHH[0]_LC_109/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNI6EDGH[2]_LC_110/in1" to pin "Lab_UT.scctrl.state_1_RNI6EDGH[2]_LC_110/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNIO1RJH[2]_LC_121/in1" to pin "Lab_UT.scctrl.state_1_RNIO1RJH[2]_LC_121/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_ret_0_RNI9C1NH_LC_137/in1" to pin "Lab_UT.scctrl.state_1_ret_0_RNI9C1NH_LC_137/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_ret_3_RNI23U7H_LC_184/in1" to pin "Lab_UT.scctrl.state_1_ret_3_RNI23U7H_LC_184/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNI2SEPG_LC_240/in1" to pin "Lab_UT.scctrl.state_ret_12_RNI2SEPG_LC_240/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNIUVHQG_LC_241/in3" to pin "Lab_UT.scctrl.state_ret_12_RNIUVHQG_LC_241/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_RNIK5UKH_LC_294/in1" to pin "Lab_UT.scctrl.state_ret_RNIK5UKH_LC_294/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_ret_5_RNI1UBG9_LC_210/in2" to pin "Lab_UT.scctrl.state_1_ret_5_RNI1UBG9_LC_210/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNI4RQC3_LC_236/in1" to pin "Lab_UT.scctrl.state_ret_11_RNI4RQC3_LC_236/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_13_RNI7RC32_LC_242/in2" to pin "Lab_UT.scctrl.state_ret_13_RNI7RC32_LC_242/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	665
    Number of DFFs      	:	248
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	29

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	229
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	410
        CARRY Only       	:	3
        LUT with CARRY   	:	7
    LogicCells                  :	668/1280
    PLBs                        :	90/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.1 (sec)

Final Design Statistics
    Number of LUTs      	:	665
    Number of DFFs      	:	248
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	29
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	668/1280
    PLBs                        :	107/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE | Frequency: 96.41 MHz | Target: 119.62 MHz
Clock: latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 119.62 MHz
Clock: latticehx1k|clk_in | Frequency: N/A | Target: 119.62 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2253
used logic cells: 668
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2253
used logic cells: 668
Translating sdc file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc...
Translated sdc file is C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --outdir "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc --outdir C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\router --sdf_file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design latticehx1k
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_ret_3_RNI23U7H_LC_8_14_7/in1" to pin "Lab_UT.scctrl.state_1_ret_3_RNI23U7H_LC_8_14_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNIO1RJH_2_LC_8_14_2/in1" to pin "Lab_UT.scctrl.state_1_RNIO1RJH_2_LC_8_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNI2IGHH_0_LC_8_13_7/in1" to pin "Lab_UT.scctrl.state_1_RNI2IGHH_0_LC_8_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNI2SEPG_LC_8_13_6/in1" to pin "Lab_UT.scctrl.state_ret_12_RNI2SEPG_LC_8_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNIUVHQG_LC_8_13_3/in3" to pin "Lab_UT.scctrl.state_ret_12_RNIUVHQG_LC_8_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_RNIK5UKH_LC_8_13_2/in1" to pin "Lab_UT.scctrl.state_ret_RNIK5UKH_LC_8_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_ret_0_RNI9C1NH_LC_6_12_2/in1" to pin "Lab_UT.scctrl.state_1_ret_0_RNI9C1NH_LC_6_12_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNI6EDGH_2_LC_6_11_7/in1" to pin "Lab_UT.scctrl.state_1_RNI6EDGH_2_LC_6_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_ret_5_RNI1UBG9_LC_4_9_1/in2" to pin "Lab_UT.scctrl.state_1_ret_5_RNI1UBG9_LC_4_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNI4RQC3_LC_11_10_5/in1" to pin "Lab_UT.scctrl.state_ret_11_RNI4RQC3_LC_11_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_13_RNI7RC32_LC_4_9_3/in2" to pin "Lab_UT.scctrl.state_ret_13_RNI7RC32_LC_4_9_3/lcout" to break the combinatorial loop
Read device time: 2
I1209: Started routing
I1223: Total Nets : 756 
I1212: Iteration  1 :    83 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design latticehx1k
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v" --vhdl "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd" --lib "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --out-sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v
Writing C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc" --sdf-file "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --report-file "C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc --sdf-file C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --report-file C:\Users\Arman\Desktop\Lab4\Lab4prj\Lab4prj_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at latticehx1k_pll_inst.latticehx1k_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_in_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_ret_5_RNI1UBG9_LC_4_9_1/in1" to pin "Lab_UT.scctrl.state_1_ret_5_RNI1UBG9_LC_4_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_13_RNI7RC32_LC_4_9_3/in1" to pin "Lab_UT.scctrl.state_ret_13_RNI7RC32_LC_4_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_11_RNI4RQC3_LC_11_10_5/in3" to pin "Lab_UT.scctrl.state_ret_11_RNI4RQC3_LC_11_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNIO1RJH_2_LC_8_14_2/in0" to pin "Lab_UT.scctrl.state_1_RNIO1RJH_2_LC_8_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_ret_3_RNI23U7H_LC_8_14_7/in3" to pin "Lab_UT.scctrl.state_1_ret_3_RNI23U7H_LC_8_14_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNI2IGHH_0_LC_8_13_7/in0" to pin "Lab_UT.scctrl.state_1_RNI2IGHH_0_LC_8_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNI2SEPG_LC_8_13_6/in3" to pin "Lab_UT.scctrl.state_ret_12_RNI2SEPG_LC_8_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_RNIK5UKH_LC_8_13_2/in3" to pin "Lab_UT.scctrl.state_ret_RNIK5UKH_LC_8_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_ret_12_RNIUVHQG_LC_8_13_3/in0" to pin "Lab_UT.scctrl.state_ret_12_RNIUVHQG_LC_8_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_RNI6EDGH_2_LC_6_11_7/in0" to pin "Lab_UT.scctrl.state_1_RNI6EDGH_2_LC_6_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Lab_UT.scctrl.state_1_ret_0_RNI9C1NH_LC_6_12_2/in3" to pin "Lab_UT.scctrl.state_1_ret_0_RNI9C1NH_LC_6_12_2/lcout" to break the combinatorial loop
Timer run-time: 6 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\netlist\oadb-latticehx1k" --device_name iCE40HX1K --package TQ144 --outdir "C:/Users/Arman/Desktop/Lab4/Lab4prj/Lab4prj_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name latticehx1k
4:45:59 AM
