<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p42" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_42{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_42{left:96px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3_42{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_42{left:69px;bottom:1084px;}
#t5_42{left:95px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.83px;}
#t6_42{left:277px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t7_42{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t8_42{left:95px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t9_42{left:69px;bottom:1028px;}
#ta_42{left:95px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tb_42{left:309px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tc_42{left:95px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_42{left:95px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_42{left:95px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_42{left:69px;bottom:954px;}
#tg_42{left:95px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_42{left:268px;bottom:958px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ti_42{left:95px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_42{left:95px;bottom:924px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_42{left:95px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tl_42{left:95px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#tm_42{left:95px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#tn_42{left:95px;bottom:857px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_42{left:95px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_42{left:95px;bottom:823px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_42{left:95px;bottom:807px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tr_42{left:69px;bottom:748px;letter-spacing:0.12px;}
#ts_42{left:151px;bottom:748px;letter-spacing:0.14px;word-spacing:0.01px;}
#tt_42{left:279px;bottom:748px;letter-spacing:0.15px;}
#tu_42{left:69px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tv_42{left:69px;bottom:698px;}
#tw_42{left:95px;bottom:701px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tx_42{left:95px;bottom:677px;}
#ty_42{left:121px;bottom:677px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tz_42{left:95px;bottom:652px;}
#t10_42{left:121px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_42{left:69px;bottom:626px;}
#t12_42{left:95px;bottom:629px;letter-spacing:-0.26px;word-spacing:-0.4px;}
#t13_42{left:95px;bottom:605px;}
#t14_42{left:121px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_42{left:95px;bottom:580px;}
#t16_42{left:121px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_42{left:69px;bottom:554px;}
#t18_42{left:95px;bottom:558px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t19_42{left:95px;bottom:533px;}
#t1a_42{left:121px;bottom:533px;letter-spacing:-0.21px;word-spacing:-0.37px;}
#t1b_42{left:121px;bottom:507px;}
#t1c_42{left:147px;bottom:509px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1d_42{left:121px;bottom:482px;}
#t1e_42{left:147px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1f_42{left:418px;bottom:491px;}
#t1g_42{left:425px;bottom:484px;}
#t1h_42{left:95px;bottom:460px;}
#t1i_42{left:121px;bottom:460px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1j_42{left:121px;bottom:433px;}
#t1k_42{left:147px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_42{left:121px;bottom:409px;}
#t1m_42{left:147px;bottom:411px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1n_42{left:121px;bottom:384px;}
#t1o_42{left:147px;bottom:386px;letter-spacing:-0.24px;word-spacing:-0.35px;}
#t1p_42{left:69px;bottom:360px;}
#t1q_42{left:95px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1r_42{left:95px;bottom:339px;}
#t1s_42{left:121px;bottom:339px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1t_42{left:121px;bottom:313px;}
#t1u_42{left:147px;bottom:315px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1v_42{left:121px;bottom:288px;}
#t1w_42{left:147px;bottom:290px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1x_42{left:121px;bottom:264px;}
#t1y_42{left:147px;bottom:266px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1z_42{left:121px;bottom:239px;}
#t20_42{left:147px;bottom:241px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t21_42{left:95px;bottom:217px;}
#t22_42{left:121px;bottom:217px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t23_42{left:121px;bottom:190px;}
#t24_42{left:147px;bottom:192px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t25_42{left:121px;bottom:166px;}
#t26_42{left:147px;bottom:168px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t27_42{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t28_42{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t29_42{left:91px;bottom:116px;letter-spacing:-0.1px;}

.s1_42{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_42{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_42{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s4_42{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s5_42{font-size:14px;font-family:Verdana_13-;color:#000;}
.s6_42{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_42{font-size:18px;font-family:TimesNewRoman_143;color:#000;}
.s8_42{font-size:11px;font-family:Verdana_13-;color:#000;}
.s9_42{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts42" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg42Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg42" style="-webkit-user-select: none;"><object width="935" height="1210" data="42/42.svg" type="image/svg+xml" id="pdf42" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_42" class="t s1_42">2-8 </span><span id="t2_42" class="t s1_42">Vol. 1 </span>
<span id="t3_42" class="t s2_42">INTEL® 64 AND IA-32 ARCHITECTURES </span>
<span id="t4_42" class="t s3_42">• </span><span id="t5_42" class="t s4_42">Deep branch prediction </span><span id="t6_42" class="t s5_42">allows the processor to decode instructions beyond branches to keep the instruction </span>
<span id="t7_42" class="t s5_42">pipeline full. The P6 processor family implements highly optimized branch prediction algorithms to predict the </span>
<span id="t8_42" class="t s5_42">direction of the instruction. </span>
<span id="t9_42" class="t s3_42">• </span><span id="ta_42" class="t s4_42">Dynamic data flow analysis </span><span id="tb_42" class="t s5_42">requires real-time analysis of the flow of data through the processor to </span>
<span id="tc_42" class="t s5_42">determine dependencies and to detect opportunities for out-of-order instruction execution. The out-of-order </span>
<span id="td_42" class="t s5_42">execution core can monitor many instructions and execute these instructions in the order that best optimizes </span>
<span id="te_42" class="t s5_42">the use of the processor’s multiple execution units, while maintaining the data integrity. </span>
<span id="tf_42" class="t s3_42">• </span><span id="tg_42" class="t s4_42">Speculative execution </span><span id="th_42" class="t s5_42">refers to the processor’s ability to execute instructions that lie beyond a conditional </span>
<span id="ti_42" class="t s5_42">branch that has not yet been resolved, and ultimately to commit the results in the order of the original </span>
<span id="tj_42" class="t s5_42">instruction stream. To make speculative execution possible, the P6 processor microarchitecture decouples the </span>
<span id="tk_42" class="t s5_42">dispatch and execution of instructions from the commitment of results. The processor’s out-of-order execution </span>
<span id="tl_42" class="t s5_42">core uses data-flow analysis to execute all available instructions in the instruction pool and store the results in </span>
<span id="tm_42" class="t s5_42">temporary registers. The retirement unit then linearly searches the instruction pool for completed instructions </span>
<span id="tn_42" class="t s5_42">that no longer have data dependencies with other instructions or unresolved branch predictions. When </span>
<span id="to_42" class="t s5_42">completed instructions are found, the retirement unit commits the results of these instructions to memory </span>
<span id="tp_42" class="t s5_42">and/or the IA-32 registers (the processor’s eight general-purpose registers and eight x87 FPU data registers) </span>
<span id="tq_42" class="t s5_42">in the order they were originally issued and retires the instructions from the instruction pool. </span>
<span id="tr_42" class="t s6_42">2.2.2 </span><span id="ts_42" class="t s6_42">Intel NetBurst® </span><span id="tt_42" class="t s6_42">Microarchitecture </span>
<span id="tu_42" class="t s5_42">The Intel NetBurst microarchitecture provides: </span>
<span id="tv_42" class="t s3_42">• </span><span id="tw_42" class="t s5_42">The Rapid Execution Engine. </span>
<span id="tx_42" class="t s5_42">— </span><span id="ty_42" class="t s5_42">Arithmetic Logic Units (ALUs) run at twice the processor frequency. </span>
<span id="tz_42" class="t s5_42">— </span><span id="t10_42" class="t s5_42">Basic integer operations can dispatch in 1/2 processor clock tick. </span>
<span id="t11_42" class="t s3_42">• </span><span id="t12_42" class="t s5_42">Hyper-Pipelined Technology. </span>
<span id="t13_42" class="t s5_42">— </span><span id="t14_42" class="t s5_42">Deep pipeline to enable industry-leading clock rates for desktop PCs and servers. </span>
<span id="t15_42" class="t s5_42">— </span><span id="t16_42" class="t s5_42">Frequency headroom and scalability to continue leadership into the future. </span>
<span id="t17_42" class="t s3_42">• </span><span id="t18_42" class="t s5_42">Advanced Dynamic Execution. </span>
<span id="t19_42" class="t s5_42">— </span><span id="t1a_42" class="t s5_42">Deep, out-of-order, speculative execution engine. </span>
<span id="t1b_42" class="t s7_42">• </span><span id="t1c_42" class="t s5_42">Up to 126 instructions in flight. </span>
<span id="t1d_42" class="t s7_42">• </span><span id="t1e_42" class="t s5_42">Up to 48 loads and 24 stores in pipeline </span>
<span id="t1f_42" class="t s8_42">1 </span>
<span id="t1g_42" class="t s5_42">. </span>
<span id="t1h_42" class="t s5_42">— </span><span id="t1i_42" class="t s5_42">Enhanced branch prediction capability. </span>
<span id="t1j_42" class="t s7_42">• </span><span id="t1k_42" class="t s5_42">Reduces the misprediction penalty associated with deeper pipelines. </span>
<span id="t1l_42" class="t s7_42">• </span><span id="t1m_42" class="t s5_42">Advanced branch prediction algorithm. </span>
<span id="t1n_42" class="t s7_42">• </span><span id="t1o_42" class="t s5_42">4K-entry branch target array. </span>
<span id="t1p_42" class="t s3_42">• </span><span id="t1q_42" class="t s5_42">New cache subsystem. </span>
<span id="t1r_42" class="t s5_42">— </span><span id="t1s_42" class="t s5_42">First level caches. </span>
<span id="t1t_42" class="t s7_42">• </span><span id="t1u_42" class="t s5_42">Advanced Execution Trace Cache stores decoded instructions. </span>
<span id="t1v_42" class="t s7_42">• </span><span id="t1w_42" class="t s5_42">Execution Trace Cache removes decoder latency from main execution loops. </span>
<span id="t1x_42" class="t s7_42">• </span><span id="t1y_42" class="t s5_42">Execution Trace Cache integrates path of program execution flow into a single line. </span>
<span id="t1z_42" class="t s7_42">• </span><span id="t20_42" class="t s5_42">Low latency data cache. </span>
<span id="t21_42" class="t s5_42">— </span><span id="t22_42" class="t s5_42">Second level cache. </span>
<span id="t23_42" class="t s7_42">• </span><span id="t24_42" class="t s5_42">Full-speed, unified 8-way Level 2 on-die Advance Transfer Cache. </span>
<span id="t25_42" class="t s7_42">• </span><span id="t26_42" class="t s5_42">Bandwidth and performance increases with processor frequency. </span>
<span id="t27_42" class="t s9_42">1. </span><span id="t28_42" class="t s9_42">Intel 64 and IA-32 processors based on the Intel NetBurst microarchitecture at 90 nm process can handle more than 24 stores in </span>
<span id="t29_42" class="t s9_42">flight. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
