Time resolution is 1 ps
$stop called at time : 211 ns : File "E:/Verilog/Problema_2_CV_pseudorandom_nr_generator/Problema_2_CV_pseudorandom_nr_generator.srcs/sim_1/new/sim.v" Line 66
