// Seed: 2859542872
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  wire id_4;
  assign id_3 = id_2;
  wire id_5;
  wand id_6, id_7;
  class id_8;
    task id_9;
      case (id_3)
        1: id_8 = id_7 | id_8;
      endcase
      id_5 = id_1;
    endtask
    id_10 id_11;
  endclass
  wire id_12;
  wire id_13, id_14;
endmodule
module module_1 (
    input tri0 id_0
    , id_3,
    input supply1 id_1
);
  wor id_4 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_6 = 0;
  wire id_5, id_6;
endmodule
