{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570475001296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570475001305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 13:03:21 2019 " "Processing started: Mon Oct 07 13:03:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570475001305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475001305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_top -c Lab1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_top -c Lab1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475001305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570475002359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570475002359 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var sevensegcall3.v(13) " "Verilog HDL Declaration warning at sevensegcall3.v(13): \"var\" is SystemVerilog-2005 keyword" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1570475014273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegcall3 " "Found entity 1: sevensegcall3" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570475014286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/lab1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/lab1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complete " "Found entity 1: Complete" {  } { { "../Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Lab1_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570475014295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014295 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var sevensegcall2.v(18) " "Verilog HDL Declaration warning at sevensegcall2.v(18): \"var\" is SystemVerilog-2005 keyword" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 18 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1570475014309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegcall2 " "Found entity 1: sevensegcall2" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570475014311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevensegcall.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegcall " "Found entity 1: sevensegcall" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570475014326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg3 " "Found entity 1: sevenseg3" {  } { { "../Source/sevenseg3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570475014340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg2 " "Found entity 1: sevenseg2" {  } { { "../Source/sevenseg2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570475014355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570475014369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/led_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/led_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_switch " "Found entity 1: led_switch" {  } { { "../Source/led_switch.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/led_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570475014384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/lab1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/lab1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_top " "Found entity 1: Lab1_top" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570475014398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../Source/fullAdder.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570475014412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design3_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design3_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design3_top " "Found entity 1: Design3_top" {  } { { "../Source/Design3_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design3_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570475014426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design2_top " "Found entity 1: Design2_top" {  } { { "../Source/Design2_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design2_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570475014442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/integration/source/design1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_top " "Found entity 1: Design1_top" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design1_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570475014457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_top " "Elaborating entity \"Lab1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570475014566 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEDROUT Lab1_top.v(60) " "Verilog HDL Always Construct warning at Lab1_top.v(60): variable \"LEDROUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014594 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX5OUT Lab1_top.v(61) " "Verilog HDL Always Construct warning at Lab1_top.v(61): variable \"HEX5OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014594 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX4OUT Lab1_top.v(62) " "Verilog HDL Always Construct warning at Lab1_top.v(62): variable \"HEX4OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014594 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX3OUT Lab1_top.v(63) " "Verilog HDL Always Construct warning at Lab1_top.v(63): variable \"HEX3OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014594 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX2OUT Lab1_top.v(64) " "Verilog HDL Always Construct warning at Lab1_top.v(64): variable \"HEX2OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014594 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX1OUT Lab1_top.v(65) " "Verilog HDL Always Construct warning at Lab1_top.v(65): variable \"HEX1OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014594 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX0OUT Lab1_top.v(66) " "Verilog HDL Always Construct warning at Lab1_top.v(66): variable \"HEX0OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014594 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEDROUT2 Lab1_top.v(70) " "Verilog HDL Always Construct warning at Lab1_top.v(70): variable \"LEDROUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014594 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX5OUT2 Lab1_top.v(71) " "Verilog HDL Always Construct warning at Lab1_top.v(71): variable \"HEX5OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014594 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX4OUT2 Lab1_top.v(72) " "Verilog HDL Always Construct warning at Lab1_top.v(72): variable \"HEX4OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014594 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX3OUT2 Lab1_top.v(73) " "Verilog HDL Always Construct warning at Lab1_top.v(73): variable \"HEX3OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014594 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX2OUT2 Lab1_top.v(74) " "Verilog HDL Always Construct warning at Lab1_top.v(74): variable \"HEX2OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014594 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX1OUT2 Lab1_top.v(75) " "Verilog HDL Always Construct warning at Lab1_top.v(75): variable \"HEX1OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014594 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX0OUT2 Lab1_top.v(76) " "Verilog HDL Always Construct warning at Lab1_top.v(76): variable \"HEX0OUT2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014594 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEDROUT3 Lab1_top.v(80) " "Verilog HDL Always Construct warning at Lab1_top.v(80): variable \"LEDROUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014595 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX5OUT3 Lab1_top.v(81) " "Verilog HDL Always Construct warning at Lab1_top.v(81): variable \"HEX5OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014595 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX4OUT3 Lab1_top.v(82) " "Verilog HDL Always Construct warning at Lab1_top.v(82): variable \"HEX4OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014595 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX3OUT3 Lab1_top.v(83) " "Verilog HDL Always Construct warning at Lab1_top.v(83): variable \"HEX3OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014595 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX2OUT3 Lab1_top.v(84) " "Verilog HDL Always Construct warning at Lab1_top.v(84): variable \"HEX2OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014595 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX1OUT3 Lab1_top.v(85) " "Verilog HDL Always Construct warning at Lab1_top.v(85): variable \"HEX1OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014595 "|Lab1_top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HEX0OUT3 Lab1_top.v(86) " "Verilog HDL Always Construct warning at Lab1_top.v(86): variable \"HEX0OUT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014595 "|Lab1_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDROUT3\[7..3\] 0 Lab1_top.v(40) " "Net \"LEDROUT3\[7..3\]\" at Lab1_top.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1570475014595 "|Lab1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design1_top Design1_top:u0 " "Elaborating entity \"Design1_top\" for hierarchy \"Design1_top:u0\"" {  } { { "../Source/Lab1_top.v" "u0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570475014605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_switch Design1_top:u0\|led_switch:U0 " "Elaborating entity \"led_switch\" for hierarchy \"Design1_top:u0\|led_switch:U0\"" {  } { { "../Source/Design1_top.v" "U0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design1_top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570475014620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegcall Design1_top:u0\|sevensegcall:U1 " "Elaborating entity \"sevensegcall\" for hierarchy \"Design1_top:u0\|sevensegcall:U1\"" {  } { { "../Source/Design1_top.v" "U1" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design1_top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570475014638 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_1 sevensegcall.v(35) " "Verilog HDL Always Construct warning at sevensegcall.v(35): variable \"bday1_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014661 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_2 sevensegcall.v(36) " "Verilog HDL Always Construct warning at sevensegcall.v(36): variable \"bday1_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014661 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_3 sevensegcall.v(37) " "Verilog HDL Always Construct warning at sevensegcall.v(37): variable \"bday1_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014661 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_4 sevensegcall.v(38) " "Verilog HDL Always Construct warning at sevensegcall.v(38): variable \"bday1_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014661 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_5 sevensegcall.v(39) " "Verilog HDL Always Construct warning at sevensegcall.v(39): variable \"bday1_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014661 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_6 sevensegcall.v(40) " "Verilog HDL Always Construct warning at sevensegcall.v(40): variable \"bday1_6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014661 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_1 sevensegcall.v(44) " "Verilog HDL Always Construct warning at sevensegcall.v(44): variable \"bday2_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014661 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_2 sevensegcall.v(45) " "Verilog HDL Always Construct warning at sevensegcall.v(45): variable \"bday2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_3 sevensegcall.v(46) " "Verilog HDL Always Construct warning at sevensegcall.v(46): variable \"bday2_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_4 sevensegcall.v(47) " "Verilog HDL Always Construct warning at sevensegcall.v(47): variable \"bday2_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_5 sevensegcall.v(48) " "Verilog HDL Always Construct warning at sevensegcall.v(48): variable \"bday2_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday2_6 sevensegcall.v(49) " "Verilog HDL Always Construct warning at sevensegcall.v(49): variable \"bday2_6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday1 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday2 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday3 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday3\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday4 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday4\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday5 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday5\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday6 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday6\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[0\] sevensegcall.v(42) " "Inferred latch for \"bday6\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[1\] sevensegcall.v(42) " "Inferred latch for \"bday6\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[2\] sevensegcall.v(42) " "Inferred latch for \"bday6\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[3\] sevensegcall.v(42) " "Inferred latch for \"bday6\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[4\] sevensegcall.v(42) " "Inferred latch for \"bday6\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[5\] sevensegcall.v(42) " "Inferred latch for \"bday6\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[6\] sevensegcall.v(42) " "Inferred latch for \"bday6\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[7\] sevensegcall.v(42) " "Inferred latch for \"bday6\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014662 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[8\] sevensegcall.v(42) " "Inferred latch for \"bday6\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[9\] sevensegcall.v(42) " "Inferred latch for \"bday6\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[10\] sevensegcall.v(42) " "Inferred latch for \"bday6\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[11\] sevensegcall.v(42) " "Inferred latch for \"bday6\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[12\] sevensegcall.v(42) " "Inferred latch for \"bday6\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[13\] sevensegcall.v(42) " "Inferred latch for \"bday6\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[14\] sevensegcall.v(42) " "Inferred latch for \"bday6\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[15\] sevensegcall.v(42) " "Inferred latch for \"bday6\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[16\] sevensegcall.v(42) " "Inferred latch for \"bday6\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[17\] sevensegcall.v(42) " "Inferred latch for \"bday6\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[18\] sevensegcall.v(42) " "Inferred latch for \"bday6\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[19\] sevensegcall.v(42) " "Inferred latch for \"bday6\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[20\] sevensegcall.v(42) " "Inferred latch for \"bday6\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[21\] sevensegcall.v(42) " "Inferred latch for \"bday6\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[22\] sevensegcall.v(42) " "Inferred latch for \"bday6\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[23\] sevensegcall.v(42) " "Inferred latch for \"bday6\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[24\] sevensegcall.v(42) " "Inferred latch for \"bday6\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[25\] sevensegcall.v(42) " "Inferred latch for \"bday6\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[26\] sevensegcall.v(42) " "Inferred latch for \"bday6\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[27\] sevensegcall.v(42) " "Inferred latch for \"bday6\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[28\] sevensegcall.v(42) " "Inferred latch for \"bday6\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014663 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[29\] sevensegcall.v(42) " "Inferred latch for \"bday6\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[30\] sevensegcall.v(42) " "Inferred latch for \"bday6\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[31\] sevensegcall.v(42) " "Inferred latch for \"bday6\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[0\] sevensegcall.v(42) " "Inferred latch for \"bday5\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[1\] sevensegcall.v(42) " "Inferred latch for \"bday5\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[2\] sevensegcall.v(42) " "Inferred latch for \"bday5\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[3\] sevensegcall.v(42) " "Inferred latch for \"bday5\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[4\] sevensegcall.v(42) " "Inferred latch for \"bday5\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[5\] sevensegcall.v(42) " "Inferred latch for \"bday5\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[6\] sevensegcall.v(42) " "Inferred latch for \"bday5\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[7\] sevensegcall.v(42) " "Inferred latch for \"bday5\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[8\] sevensegcall.v(42) " "Inferred latch for \"bday5\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[9\] sevensegcall.v(42) " "Inferred latch for \"bday5\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[10\] sevensegcall.v(42) " "Inferred latch for \"bday5\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[11\] sevensegcall.v(42) " "Inferred latch for \"bday5\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[12\] sevensegcall.v(42) " "Inferred latch for \"bday5\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[13\] sevensegcall.v(42) " "Inferred latch for \"bday5\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[14\] sevensegcall.v(42) " "Inferred latch for \"bday5\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[15\] sevensegcall.v(42) " "Inferred latch for \"bday5\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[16\] sevensegcall.v(42) " "Inferred latch for \"bday5\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[17\] sevensegcall.v(42) " "Inferred latch for \"bday5\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[18\] sevensegcall.v(42) " "Inferred latch for \"bday5\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[19\] sevensegcall.v(42) " "Inferred latch for \"bday5\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014664 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[20\] sevensegcall.v(42) " "Inferred latch for \"bday5\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[21\] sevensegcall.v(42) " "Inferred latch for \"bday5\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[22\] sevensegcall.v(42) " "Inferred latch for \"bday5\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[23\] sevensegcall.v(42) " "Inferred latch for \"bday5\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[24\] sevensegcall.v(42) " "Inferred latch for \"bday5\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[25\] sevensegcall.v(42) " "Inferred latch for \"bday5\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[26\] sevensegcall.v(42) " "Inferred latch for \"bday5\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[27\] sevensegcall.v(42) " "Inferred latch for \"bday5\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[28\] sevensegcall.v(42) " "Inferred latch for \"bday5\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[29\] sevensegcall.v(42) " "Inferred latch for \"bday5\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[30\] sevensegcall.v(42) " "Inferred latch for \"bday5\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[31\] sevensegcall.v(42) " "Inferred latch for \"bday5\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[0\] sevensegcall.v(42) " "Inferred latch for \"bday4\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[1\] sevensegcall.v(42) " "Inferred latch for \"bday4\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[2\] sevensegcall.v(42) " "Inferred latch for \"bday4\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[3\] sevensegcall.v(42) " "Inferred latch for \"bday4\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[4\] sevensegcall.v(42) " "Inferred latch for \"bday4\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[5\] sevensegcall.v(42) " "Inferred latch for \"bday4\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[6\] sevensegcall.v(42) " "Inferred latch for \"bday4\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[7\] sevensegcall.v(42) " "Inferred latch for \"bday4\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[8\] sevensegcall.v(42) " "Inferred latch for \"bday4\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[9\] sevensegcall.v(42) " "Inferred latch for \"bday4\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014665 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[10\] sevensegcall.v(42) " "Inferred latch for \"bday4\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[11\] sevensegcall.v(42) " "Inferred latch for \"bday4\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[12\] sevensegcall.v(42) " "Inferred latch for \"bday4\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[13\] sevensegcall.v(42) " "Inferred latch for \"bday4\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[14\] sevensegcall.v(42) " "Inferred latch for \"bday4\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[15\] sevensegcall.v(42) " "Inferred latch for \"bday4\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[16\] sevensegcall.v(42) " "Inferred latch for \"bday4\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[17\] sevensegcall.v(42) " "Inferred latch for \"bday4\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[18\] sevensegcall.v(42) " "Inferred latch for \"bday4\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[19\] sevensegcall.v(42) " "Inferred latch for \"bday4\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[20\] sevensegcall.v(42) " "Inferred latch for \"bday4\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[21\] sevensegcall.v(42) " "Inferred latch for \"bday4\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[22\] sevensegcall.v(42) " "Inferred latch for \"bday4\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[23\] sevensegcall.v(42) " "Inferred latch for \"bday4\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[24\] sevensegcall.v(42) " "Inferred latch for \"bday4\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[25\] sevensegcall.v(42) " "Inferred latch for \"bday4\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[26\] sevensegcall.v(42) " "Inferred latch for \"bday4\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[27\] sevensegcall.v(42) " "Inferred latch for \"bday4\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[28\] sevensegcall.v(42) " "Inferred latch for \"bday4\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[29\] sevensegcall.v(42) " "Inferred latch for \"bday4\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[30\] sevensegcall.v(42) " "Inferred latch for \"bday4\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[31\] sevensegcall.v(42) " "Inferred latch for \"bday4\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014666 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[0\] sevensegcall.v(42) " "Inferred latch for \"bday3\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[1\] sevensegcall.v(42) " "Inferred latch for \"bday3\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[2\] sevensegcall.v(42) " "Inferred latch for \"bday3\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[3\] sevensegcall.v(42) " "Inferred latch for \"bday3\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[4\] sevensegcall.v(42) " "Inferred latch for \"bday3\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[5\] sevensegcall.v(42) " "Inferred latch for \"bday3\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[6\] sevensegcall.v(42) " "Inferred latch for \"bday3\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[7\] sevensegcall.v(42) " "Inferred latch for \"bday3\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[8\] sevensegcall.v(42) " "Inferred latch for \"bday3\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[9\] sevensegcall.v(42) " "Inferred latch for \"bday3\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[10\] sevensegcall.v(42) " "Inferred latch for \"bday3\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[11\] sevensegcall.v(42) " "Inferred latch for \"bday3\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[12\] sevensegcall.v(42) " "Inferred latch for \"bday3\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[13\] sevensegcall.v(42) " "Inferred latch for \"bday3\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[14\] sevensegcall.v(42) " "Inferred latch for \"bday3\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[15\] sevensegcall.v(42) " "Inferred latch for \"bday3\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[16\] sevensegcall.v(42) " "Inferred latch for \"bday3\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[17\] sevensegcall.v(42) " "Inferred latch for \"bday3\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[18\] sevensegcall.v(42) " "Inferred latch for \"bday3\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[19\] sevensegcall.v(42) " "Inferred latch for \"bday3\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[20\] sevensegcall.v(42) " "Inferred latch for \"bday3\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[21\] sevensegcall.v(42) " "Inferred latch for \"bday3\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014667 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[22\] sevensegcall.v(42) " "Inferred latch for \"bday3\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[23\] sevensegcall.v(42) " "Inferred latch for \"bday3\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[24\] sevensegcall.v(42) " "Inferred latch for \"bday3\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[25\] sevensegcall.v(42) " "Inferred latch for \"bday3\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[26\] sevensegcall.v(42) " "Inferred latch for \"bday3\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[27\] sevensegcall.v(42) " "Inferred latch for \"bday3\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[28\] sevensegcall.v(42) " "Inferred latch for \"bday3\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[29\] sevensegcall.v(42) " "Inferred latch for \"bday3\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[30\] sevensegcall.v(42) " "Inferred latch for \"bday3\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[31\] sevensegcall.v(42) " "Inferred latch for \"bday3\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[0\] sevensegcall.v(42) " "Inferred latch for \"bday2\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[1\] sevensegcall.v(42) " "Inferred latch for \"bday2\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[2\] sevensegcall.v(42) " "Inferred latch for \"bday2\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[3\] sevensegcall.v(42) " "Inferred latch for \"bday2\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[4\] sevensegcall.v(42) " "Inferred latch for \"bday2\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[5\] sevensegcall.v(42) " "Inferred latch for \"bday2\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[6\] sevensegcall.v(42) " "Inferred latch for \"bday2\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[7\] sevensegcall.v(42) " "Inferred latch for \"bday2\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[8\] sevensegcall.v(42) " "Inferred latch for \"bday2\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[9\] sevensegcall.v(42) " "Inferred latch for \"bday2\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[10\] sevensegcall.v(42) " "Inferred latch for \"bday2\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[11\] sevensegcall.v(42) " "Inferred latch for \"bday2\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[12\] sevensegcall.v(42) " "Inferred latch for \"bday2\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014668 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[13\] sevensegcall.v(42) " "Inferred latch for \"bday2\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[14\] sevensegcall.v(42) " "Inferred latch for \"bday2\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[15\] sevensegcall.v(42) " "Inferred latch for \"bday2\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[16\] sevensegcall.v(42) " "Inferred latch for \"bday2\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[17\] sevensegcall.v(42) " "Inferred latch for \"bday2\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[18\] sevensegcall.v(42) " "Inferred latch for \"bday2\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[19\] sevensegcall.v(42) " "Inferred latch for \"bday2\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[20\] sevensegcall.v(42) " "Inferred latch for \"bday2\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[21\] sevensegcall.v(42) " "Inferred latch for \"bday2\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[22\] sevensegcall.v(42) " "Inferred latch for \"bday2\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[23\] sevensegcall.v(42) " "Inferred latch for \"bday2\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[24\] sevensegcall.v(42) " "Inferred latch for \"bday2\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[25\] sevensegcall.v(42) " "Inferred latch for \"bday2\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[26\] sevensegcall.v(42) " "Inferred latch for \"bday2\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[27\] sevensegcall.v(42) " "Inferred latch for \"bday2\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[28\] sevensegcall.v(42) " "Inferred latch for \"bday2\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[29\] sevensegcall.v(42) " "Inferred latch for \"bday2\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[30\] sevensegcall.v(42) " "Inferred latch for \"bday2\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[31\] sevensegcall.v(42) " "Inferred latch for \"bday2\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[0\] sevensegcall.v(42) " "Inferred latch for \"bday1\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[1\] sevensegcall.v(42) " "Inferred latch for \"bday1\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[2\] sevensegcall.v(42) " "Inferred latch for \"bday1\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[3\] sevensegcall.v(42) " "Inferred latch for \"bday1\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014669 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[4\] sevensegcall.v(42) " "Inferred latch for \"bday1\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[5\] sevensegcall.v(42) " "Inferred latch for \"bday1\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[6\] sevensegcall.v(42) " "Inferred latch for \"bday1\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[7\] sevensegcall.v(42) " "Inferred latch for \"bday1\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[8\] sevensegcall.v(42) " "Inferred latch for \"bday1\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[9\] sevensegcall.v(42) " "Inferred latch for \"bday1\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[10\] sevensegcall.v(42) " "Inferred latch for \"bday1\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[11\] sevensegcall.v(42) " "Inferred latch for \"bday1\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[12\] sevensegcall.v(42) " "Inferred latch for \"bday1\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[13\] sevensegcall.v(42) " "Inferred latch for \"bday1\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[14\] sevensegcall.v(42) " "Inferred latch for \"bday1\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[15\] sevensegcall.v(42) " "Inferred latch for \"bday1\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[16\] sevensegcall.v(42) " "Inferred latch for \"bday1\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[17\] sevensegcall.v(42) " "Inferred latch for \"bday1\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[18\] sevensegcall.v(42) " "Inferred latch for \"bday1\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[19\] sevensegcall.v(42) " "Inferred latch for \"bday1\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[20\] sevensegcall.v(42) " "Inferred latch for \"bday1\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[21\] sevensegcall.v(42) " "Inferred latch for \"bday1\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[22\] sevensegcall.v(42) " "Inferred latch for \"bday1\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[23\] sevensegcall.v(42) " "Inferred latch for \"bday1\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[24\] sevensegcall.v(42) " "Inferred latch for \"bday1\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[25\] sevensegcall.v(42) " "Inferred latch for \"bday1\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[26\] sevensegcall.v(42) " "Inferred latch for \"bday1\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014670 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[27\] sevensegcall.v(42) " "Inferred latch for \"bday1\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014671 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[28\] sevensegcall.v(42) " "Inferred latch for \"bday1\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014671 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[29\] sevensegcall.v(42) " "Inferred latch for \"bday1\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014671 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[30\] sevensegcall.v(42) " "Inferred latch for \"bday1\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014671 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[31\] sevensegcall.v(42) " "Inferred latch for \"bday1\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014671 "|Design1_top|sevensegcall:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg Design1_top:u0\|sevensegcall:U1\|sevenseg:a0 " "Elaborating entity \"sevenseg\" for hierarchy \"Design1_top:u0\|sevensegcall:U1\|sevenseg:a0\"" {  } { { "../Source/sevensegcall.v" "a0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570475014674 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sevenseg.v(7) " "Verilog HDL Case Statement warning at sevenseg.v(7): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevenseg.v" 7 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1570475014685 "|Lab1_top|Design1_top:u0|sevensegcall:U1|sevenseg:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design2_top Design2_top:u1 " "Elaborating entity \"Design2_top\" for hierarchy \"Design2_top:u1\"" {  } { { "../Source/Lab1_top.v" "u1" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570475014709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 Design2_top.v(22) " "Verilog HDL assignment warning at Design2_top.v(22): truncated value with size 10 to match size of target (8)" {  } { { "../Source/Design2_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design2_top.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570475014720 "|Lab1_top|Design2_top:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder Design2_top:u1\|fullAdder:U0 " "Elaborating entity \"fullAdder\" for hierarchy \"Design2_top:u1\|fullAdder:U0\"" {  } { { "../Source/Design2_top.v" "U0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design2_top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570475014725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegcall2 Design2_top:u1\|sevensegcall2:U4 " "Elaborating entity \"sevensegcall2\" for hierarchy \"Design2_top:u1\|sevensegcall2:U4\"" {  } { { "../Source/Design2_top.v" "U4" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design2_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570475014749 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val5 sevensegcall2.v(28) " "Verilog HDL Always Construct warning at sevensegcall2.v(28): inferring latch(es) for variable \"val5\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val4 sevensegcall2.v(28) " "Verilog HDL Always Construct warning at sevensegcall2.v(28): inferring latch(es) for variable \"val4\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val3 sevensegcall2.v(42) " "Verilog HDL Always Construct warning at sevensegcall2.v(42): inferring latch(es) for variable \"val3\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val2 sevensegcall2.v(42) " "Verilog HDL Always Construct warning at sevensegcall2.v(42): inferring latch(es) for variable \"val2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val1 sevensegcall2.v(56) " "Verilog HDL Always Construct warning at sevensegcall2.v(56): inferring latch(es) for variable \"val1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val0 sevensegcall2.v(56) " "Verilog HDL Always Construct warning at sevensegcall2.v(56): inferring latch(es) for variable \"val0\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vars sevensegcall2.v(56) " "Verilog HDL Always Construct warning at sevensegcall2.v(56): inferring latch(es) for variable \"vars\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vars\[0\] sevensegcall2.v(70) " "Inferred latch for \"vars\[0\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vars\[1\] sevensegcall2.v(70) " "Inferred latch for \"vars\[1\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vars\[2\] sevensegcall2.v(70) " "Inferred latch for \"vars\[2\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vars\[3\] sevensegcall2.v(70) " "Inferred latch for \"vars\[3\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[0\] sevensegcall2.v(70) " "Inferred latch for \"val0\[0\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[1\] sevensegcall2.v(70) " "Inferred latch for \"val0\[1\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[2\] sevensegcall2.v(70) " "Inferred latch for \"val0\[2\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val0\[3\] sevensegcall2.v(70) " "Inferred latch for \"val0\[3\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[0\] sevensegcall2.v(70) " "Inferred latch for \"val1\[0\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[1\] sevensegcall2.v(70) " "Inferred latch for \"val1\[1\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014763 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[2\] sevensegcall2.v(70) " "Inferred latch for \"val1\[2\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014764 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[3\] sevensegcall2.v(70) " "Inferred latch for \"val1\[3\]\" at sevensegcall2.v(70)" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014764 "|Lab1_top|Design2_top:u1|sevensegcall2:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg2 Design2_top:u1\|sevensegcall2:U4\|sevenseg2:a0 " "Elaborating entity \"sevenseg2\" for hierarchy \"Design2_top:u1\|sevensegcall2:U4\|sevenseg2:a0\"" {  } { { "../Source/sevensegcall2.v" "a0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570475014767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Design3_top Design3_top:u2 " "Elaborating entity \"Design3_top\" for hierarchy \"Design3_top:u2\"" {  } { { "../Source/Lab1_top.v" "u2" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570475014800 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "unsign Design3_top.v(32) " "Verilog HDL Always Construct warning at Design3_top.v(32): variable \"unsign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Design3_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design3_top.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014810 "|Lab1_top|Design3_top:u2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "unsign Design3_top.v(33) " "Verilog HDL Always Construct warning at Design3_top.v(33): variable \"unsign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Design3_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design3_top.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014810 "|Lab1_top|Design3_top:u2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twos Design3_top.v(34) " "Verilog HDL Always Construct warning at Design3_top.v(34): variable \"twos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/Design3_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design3_top.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570475014811 "|Lab1_top|Design3_top:u2"}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "LEDR Design3_top.v(1) " "Verilog HDL Module Declaration warning at Design3_top.v(1): port \"LEDR\" already exists in the list of ports" {  } { { "../Source/Design3_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design3_top.v" 1 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1570475014812 "|Lab1_top|Design3_top:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegcall3 Design3_top:u2\|sevensegcall3:U0 " "Elaborating entity \"sevensegcall3\" for hierarchy \"Design3_top:u2\|sevensegcall3:U0\"" {  } { { "../Source/Design3_top.v" "U0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Design3_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570475014847 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compare1 sevensegcall3.v(29) " "Verilog HDL Always Construct warning at sevensegcall3.v(29): inferring latch(es) for variable \"compare1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014848 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compare2 sevensegcall3.v(29) " "Verilog HDL Always Construct warning at sevensegcall3.v(29): inferring latch(es) for variable \"compare2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014849 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compare3 sevensegcall3.v(29) " "Verilog HDL Always Construct warning at sevensegcall3.v(29): inferring latch(es) for variable \"compare3\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014849 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compare4 sevensegcall3.v(29) " "Verilog HDL Always Construct warning at sevensegcall3.v(29): inferring latch(es) for variable \"compare4\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014849 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR sevensegcall3.v(43) " "Verilog HDL Always Construct warning at sevensegcall3.v(43): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014849 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val5 sevensegcall3.v(74) " "Verilog HDL Always Construct warning at sevensegcall3.v(74): inferring latch(es) for variable \"val5\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014850 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val1 sevensegcall3.v(90) " "Verilog HDL Always Construct warning at sevensegcall3.v(90): inferring latch(es) for variable \"val1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570475014850 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[0\] sevensegcall3.v(100) " "Inferred latch for \"val1\[0\]\" at sevensegcall3.v(100)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014852 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[1\] sevensegcall3.v(100) " "Inferred latch for \"val1\[1\]\" at sevensegcall3.v(100)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014853 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[2\] sevensegcall3.v(100) " "Inferred latch for \"val1\[2\]\" at sevensegcall3.v(100)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014853 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[3\] sevensegcall3.v(100) " "Inferred latch for \"val1\[3\]\" at sevensegcall3.v(100)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014853 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val5\[0\] sevensegcall3.v(84) " "Inferred latch for \"val5\[0\]\" at sevensegcall3.v(84)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014853 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val5\[1\] sevensegcall3.v(84) " "Inferred latch for \"val5\[1\]\" at sevensegcall3.v(84)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014853 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val5\[2\] sevensegcall3.v(84) " "Inferred latch for \"val5\[2\]\" at sevensegcall3.v(84)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014853 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val5\[3\] sevensegcall3.v(84) " "Inferred latch for \"val5\[3\]\" at sevensegcall3.v(84)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014853 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[0\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014853 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[1\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014853 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[2\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014854 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[3\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014854 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[4\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014854 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[5\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014854 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[6\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014854 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[7\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014854 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[8\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014854 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] sevensegcall3.v(66) " "Inferred latch for \"LEDR\[9\]\" at sevensegcall3.v(66)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014854 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare4\[0\] sevensegcall3.v(36) " "Inferred latch for \"compare4\[0\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014855 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare4\[1\] sevensegcall3.v(36) " "Inferred latch for \"compare4\[1\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014855 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare4\[2\] sevensegcall3.v(36) " "Inferred latch for \"compare4\[2\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014855 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare4\[3\] sevensegcall3.v(36) " "Inferred latch for \"compare4\[3\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014855 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare3\[0\] sevensegcall3.v(36) " "Inferred latch for \"compare3\[0\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014855 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare3\[1\] sevensegcall3.v(36) " "Inferred latch for \"compare3\[1\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014855 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare3\[2\] sevensegcall3.v(36) " "Inferred latch for \"compare3\[2\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014855 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare3\[3\] sevensegcall3.v(36) " "Inferred latch for \"compare3\[3\]\" at sevensegcall3.v(36)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014855 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare2\[0\] sevensegcall3.v(31) " "Inferred latch for \"compare2\[0\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014855 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare2\[1\] sevensegcall3.v(31) " "Inferred latch for \"compare2\[1\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014855 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare2\[2\] sevensegcall3.v(31) " "Inferred latch for \"compare2\[2\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014855 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare2\[3\] sevensegcall3.v(31) " "Inferred latch for \"compare2\[3\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014856 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare1\[0\] sevensegcall3.v(31) " "Inferred latch for \"compare1\[0\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014856 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare1\[1\] sevensegcall3.v(31) " "Inferred latch for \"compare1\[1\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014856 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare1\[2\] sevensegcall3.v(31) " "Inferred latch for \"compare1\[2\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014856 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compare1\[3\] sevensegcall3.v(31) " "Inferred latch for \"compare1\[3\]\" at sevensegcall3.v(31)" {  } { { "../Source/sevensegcall3.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475014856 "|Lab1_top|Design3_top:u2|sevensegcall3:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg3 Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a0 " "Elaborating entity \"sevenseg3\" for hierarchy \"Design3_top:u2\|sevensegcall3:U0\|sevenseg3:a0\"" {  } { { "../Source/sevensegcall3.v" "a0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall3.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570475014880 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Design2_top:u1\|sevensegcall2:U4\|val0\[0\] " "LATCH primitive \"Design2_top:u1\|sevensegcall2:U4\|val0\[0\]\" is permanently enabled" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570475015419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Design2_top:u1\|sevensegcall2:U4\|val0\[1\] " "LATCH primitive \"Design2_top:u1\|sevensegcall2:U4\|val0\[1\]\" is permanently enabled" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570475015419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Design2_top:u1\|sevensegcall2:U4\|val0\[2\] " "LATCH primitive \"Design2_top:u1\|sevensegcall2:U4\|val0\[2\]\" is permanently enabled" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570475015419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Design2_top:u1\|sevensegcall2:U4\|val0\[3\] " "LATCH primitive \"Design2_top:u1\|sevensegcall2:U4\|val0\[3\]\" is permanently enabled" {  } { { "../Source/sevensegcall2.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/sevensegcall2.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570475015419 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570475015767 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "carryout " "Inserted always-enabled tri-state buffer between \"carryout\" and its non-tri-state driver." {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 42 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1570475015784 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1570475015784 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "carryout~synth " "Node \"carryout~synth\"" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1570475015883 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570475015883 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570475015883 "|Lab1_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570475015883 "|Lab1_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570475015883 "|Lab1_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570475015883 "|Lab1_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570475015883 "|Lab1_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../Source/Lab1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/Integration/Source/Lab1_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570475015883 "|Lab1_top|HEX0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570475015883 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570475015976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570475017591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570475017591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "274 " "Implemented 274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570475017826 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570475017826 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1570475017826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Implemented 186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570475017826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570475017826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570475017882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 13:03:37 2019 " "Processing ended: Mon Oct 07 13:03:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570475017882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570475017882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570475017882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570475017882 ""}
