

================================================================
== Vitis HLS Report for 'A_IO_L3_in_serialize'
================================================================
* Date:           Sat Oct 15 10:48:47 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1035|     1035|  5.175 us|  5.175 us|  1035|  1035|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51  |A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1  |     1027|     1027|  5.135 us|  5.135 us|  1027|  1027|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      529|       90|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      222|    -|
|Register             |        -|     -|       70|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      599|      314|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+----+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF | LUT| URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+----+-----+
    |grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51  |A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1  |        0|   0|  529|  90|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+----+-----+
    |Total                                                    |                                               |        0|   0|  529|  90|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  54|         10|    1|         10|
    |ap_done                              |   9|          2|    1|          2|
    |fifo_A_A_IO_L3_in_serialize69_write  |   9|          2|    1|          2|
    |gmem_A_blk_n_AR                      |   9|          2|    1|          2|
    |m_axi_gmem_A_ARADDR                  |  14|          3|   64|        192|
    |m_axi_gmem_A_ARBURST                 |   9|          2|    2|          4|
    |m_axi_gmem_A_ARCACHE                 |   9|          2|    4|          8|
    |m_axi_gmem_A_ARID                    |   9|          2|    1|          2|
    |m_axi_gmem_A_ARLEN                   |  14|          3|   32|         96|
    |m_axi_gmem_A_ARLOCK                  |   9|          2|    2|          4|
    |m_axi_gmem_A_ARPROT                  |   9|          2|    3|          6|
    |m_axi_gmem_A_ARQOS                   |   9|          2|    4|          8|
    |m_axi_gmem_A_ARREGION                |   9|          2|    4|          8|
    |m_axi_gmem_A_ARSIZE                  |   9|          2|    3|          6|
    |m_axi_gmem_A_ARUSER                  |   9|          2|    1|          2|
    |m_axi_gmem_A_ARVALID                 |  14|          3|    1|          3|
    |m_axi_gmem_A_RREADY                  |   9|          2|    1|          2|
    |real_start                           |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 222|         47|  127|        359|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                             |   9|   0|    9|          0|
    |ap_done_reg                                                           |   1|   0|    1|          0|
    |grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                        |   1|   0|    1|          0|
    |trunc_ln_reg_81                                                       |  58|   0|   58|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 |  70|   0|   70|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|           A_IO_L3_in_serialize|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|           A_IO_L3_in_serialize|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|           A_IO_L3_in_serialize|  return value|
|start_full_n                          |   in|    1|  ap_ctrl_hs|           A_IO_L3_in_serialize|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|           A_IO_L3_in_serialize|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|           A_IO_L3_in_serialize|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|           A_IO_L3_in_serialize|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|           A_IO_L3_in_serialize|  return value|
|start_out                             |  out|    1|  ap_ctrl_hs|           A_IO_L3_in_serialize|  return value|
|start_write                           |  out|    1|  ap_ctrl_hs|           A_IO_L3_in_serialize|  return value|
|m_axi_gmem_A_AWVALID                  |  out|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_AWREADY                  |   in|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_AWADDR                   |  out|   64|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_AWID                     |  out|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_AWLEN                    |  out|   32|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_AWSIZE                   |  out|    3|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_AWBURST                  |  out|    2|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_AWLOCK                   |  out|    2|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_AWCACHE                  |  out|    4|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_AWPROT                   |  out|    3|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_AWQOS                    |  out|    4|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_AWREGION                 |  out|    4|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_AWUSER                   |  out|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_WVALID                   |  out|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_WREADY                   |   in|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_WDATA                    |  out|  512|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_WSTRB                    |  out|   64|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_WLAST                    |  out|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_WID                      |  out|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_WUSER                    |  out|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_ARVALID                  |  out|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_ARREADY                  |   in|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_ARADDR                   |  out|   64|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_ARID                     |  out|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_ARLEN                    |  out|   32|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_ARSIZE                   |  out|    3|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_ARBURST                  |  out|    2|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_ARLOCK                   |  out|    2|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_ARCACHE                  |  out|    4|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_ARPROT                   |  out|    3|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_ARQOS                    |  out|    4|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_ARREGION                 |  out|    4|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_ARUSER                   |  out|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_RVALID                   |   in|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_RREADY                   |  out|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_RDATA                    |   in|  512|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_RLAST                    |   in|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_RID                      |   in|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_RUSER                    |   in|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_RRESP                    |   in|    2|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_BVALID                   |   in|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_BREADY                   |  out|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_BRESP                    |   in|    2|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_BID                      |   in|    1|       m_axi|                         gmem_A|       pointer|
|m_axi_gmem_A_BUSER                    |   in|    1|       m_axi|                         gmem_A|       pointer|
|A                                     |   in|   64|     ap_none|                              A|        scalar|
|fifo_A_A_IO_L3_in_serialize69_din     |  out|  512|     ap_fifo|  fifo_A_A_IO_L3_in_serialize69|       pointer|
|fifo_A_A_IO_L3_in_serialize69_full_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L3_in_serialize69|       pointer|
|fifo_A_A_IO_L3_in_serialize69_write   |  out|    1|     ap_fifo|  fifo_A_A_IO_L3_in_serialize69|       pointer|
+--------------------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.65>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A" [src/kernel_kernel.cpp:38]   --->   Operation 10 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %A_read, i32 6, i32 63" [src/kernel_kernel.cpp:38]   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i58 %trunc_ln" [src/kernel_kernel.cpp:38]   --->   Operation 12 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%gmem_A_addr = getelementptr i512 %gmem_A, i64 %sext_ln38" [src/kernel_kernel.cpp:38]   --->   Operation 13 'getelementptr' 'gmem_A_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [7/7] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 14 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 15 [6/7] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 15 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 16 [5/7] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 16 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 17 [4/7] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 17 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 18 [3/7] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 18 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 19 [2/7] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 19 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 20 [1/7] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i64 %gmem_A_addr, i32 1024" [src/kernel_kernel.cpp:38]   --->   Operation 20 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%empty_157 = wait i32 @_ssdm_op_Wait"   --->   Operation 21 'wait' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln38 = call void @A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1, i512 %gmem_A, i58 %trunc_ln, i512 %fifo_A_A_IO_L3_in_serialize69" [src/kernel_kernel.cpp:38]   --->   Operation 22 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L3_in_serialize69, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_50, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln38 = call void @A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1, i512 %gmem_A, i58 %trunc_ln, i512 %fifo_A_A_IO_L3_in_serialize69" [src/kernel_kernel.cpp:38]   --->   Operation 25 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [src/kernel_kernel.cpp:44]   --->   Operation 26 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_A_A_IO_L3_in_serialize69]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_read            (read         ) [ 0000000000]
trunc_ln          (partselect   ) [ 0011111111]
sext_ln38         (sext         ) [ 0000000000]
gmem_A_addr       (getelementptr) [ 0011111100]
empty             (readreq      ) [ 0000000000]
empty_157         (wait         ) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
call_ln38         (call         ) [ 0000000000]
ret_ln44          (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_A_IO_L3_in_serialize69">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L3_in_serialize69"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="A_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="0"/>
<pin id="40" dir="0" index="1" bw="64" slack="0"/>
<pin id="41" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_readreq_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="512" slack="0"/>
<pin id="47" dir="0" index="2" bw="12" slack="0"/>
<pin id="48" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="0" slack="0"/>
<pin id="53" dir="0" index="1" bw="512" slack="0"/>
<pin id="54" dir="0" index="2" bw="58" slack="7"/>
<pin id="55" dir="0" index="3" bw="512" slack="0"/>
<pin id="56" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/8 "/>
</bind>
</comp>

<comp id="60" class="1004" name="trunc_ln_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="58" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="0" index="3" bw="7" slack="0"/>
<pin id="65" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln38_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="58" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="gmem_A_addr_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_A_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1005" name="trunc_ln_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="58" slack="7"/>
<pin id="83" dir="1" index="1" bw="58" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="86" class="1005" name="gmem_A_addr_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="512" slack="1"/>
<pin id="88" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_A_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="51" pin=3"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="38" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="73"><net_src comp="60" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="70" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="74" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="84"><net_src comp="60" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="89"><net_src comp="74" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="44" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_A | {}
	Port: fifo_A_A_IO_L3_in_serialize69 | {8 9 }
 - Input state : 
	Port: A_IO_L3_in_serialize : gmem_A | {1 2 3 4 5 6 7 8 9 }
	Port: A_IO_L3_in_serialize : A | {1 }
  - Chain level:
	State 1
		sext_ln38 : 1
		gmem_A_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|
| Operation|                     Functional Unit                     |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|
|   call   | grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51 |   588   |    29   |
|----------|---------------------------------------------------------|---------|---------|
|   read   |                    A_read_read_fu_38                    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|
|  readreq |                    grp_readreq_fu_44                    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|
|partselect|                      trunc_ln_fu_60                     |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|
|   sext   |                     sext_ln38_fu_70                     |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|
|   Total  |                                                         |   588   |    29   |
|----------|---------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|gmem_A_addr_reg_86|   512  |
|  trunc_ln_reg_81 |   58   |
+------------------+--------+
|       Total      |   570  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_44 |  p1  |   2  |  512 |  1024  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1024  ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   588  |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   570  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1158  |   38   |
+-----------+--------+--------+--------+
