<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>ERRCRICR2</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ERRCRICR2, Critical Error Interrupt Configuration Register 2</h1><p>The ERRCRICR2 characteristics are:</p><h2>Purpose</h2><p>Critical Error Interrupt control and configuration register.</p><h2>Configuration</h2><p>This register is present only when (the Critical Error Interrupt is implemented or the implementation does not use the recommended layout for the ERRIRQCR<del>&lt;n></del> registers) and interrupt configuration registers are implemented. Otherwise, direct accesses to ERRCRICR2 are <span class="arm-defined-word">RES0</span>.</p><p>ERRCRICR2 is implemented only as part of a memory-mapped group of error records.</p><h2>Attributes</h2><p>ERRCRICR2 is a<ins>:</ins><del> 32-bit register.</del></p><ul><li><ins>64-bit register when the Critical Error Interrupt is implemented, the implementation uses the recommended layout for the ERRIRQCR registers and the implementation uses simple interrupts
</ins></li><li><ins>32-bit register when the implementation uses message-signaled interrupts, the Critical Error Interrupt is implemented and the implementation uses the recommended layout for the ERRIRQCR registers
</ins></li><li><ins>32-bit register when the implementation does not use the recommended layout for the ERRIRQCR registers
</ins></li></ul><h2>Field descriptions</h2><h3>When the Critical Error Interrupt is implemented<ins>,</ins> <del>and </del>the implementation uses the recommended layout for the ERRIRQCR<del>&lt;n></del> registers<ins> and the implementation uses simple interrupts</ins>:</h3><table class="regdiagram"><thead><tr><td><ins class="nocount">63</ins></td><td><ins class="nocount">62</ins></td><td><ins class="nocount">61</ins></td><td><ins class="nocount">60</ins></td><td><ins class="nocount">59</ins></td><td><ins class="nocount">58</ins></td><td><ins class="nocount">57</ins></td><td><ins class="nocount">56</ins></td><td><ins class="nocount">55</ins></td><td><ins class="nocount">54</ins></td><td><ins class="nocount">53</ins></td><td><ins class="nocount">52</ins></td><td><ins class="nocount">51</ins></td><td><ins class="nocount">50</ins></td><td><ins class="nocount">49</ins></td><td><ins class="nocount">48</ins></td><td><ins class="nocount">47</ins></td><td><ins class="nocount">46</ins></td><td><ins class="nocount">45</ins></td><td><ins class="nocount">44</ins></td><td><ins class="nocount">43</ins></td><td><ins class="nocount">42</ins></td><td><ins class="nocount">41</ins></td><td><ins class="nocount">40</ins></td><td><ins class="nocount">39</ins></td><td><ins class="nocount">38</ins></td><td><ins class="nocount">37</ins></td><td><ins class="nocount">36</ins></td><td><ins class="nocount">35</ins></td><td><ins class="nocount">34</ins></td><td><ins class="nocount">33</ins></td><td><ins class="nocount">32</ins></td></tr></thead><tfoot><tr><td><ins class="nocount">31</ins></td><td><ins class="nocount">30</ins></td><td><ins class="nocount">29</ins></td><td><ins class="nocount">28</ins></td><td><ins class="nocount">27</ins></td><td><ins class="nocount">26</ins></td><td><ins class="nocount">25</ins></td><td><ins class="nocount">24</ins></td><td><ins class="nocount">23</ins></td><td><ins class="nocount">22</ins></td><td><ins class="nocount">21</ins></td><td><ins class="nocount">20</ins></td><td><ins class="nocount">19</ins></td><td><ins class="nocount">18</ins></td><td><ins class="nocount">17</ins></td><td><ins class="nocount">16</ins></td><td><ins class="nocount">15</ins></td><td><ins class="nocount">14</ins></td><td><ins class="nocount">13</ins></td><td><ins class="nocount">12</ins></td><td><ins class="nocount">11</ins></td><td><ins class="nocount">10</ins></td><td><ins class="nocount">9</ins></td><td><ins class="nocount">8</ins></td><td><ins class="nocount">7</ins></td><td><ins class="nocount">6</ins></td><td><ins class="nocount">5</ins></td><td><ins class="nocount">4</ins></td><td><ins class="nocount">3</ins></td><td><ins class="nocount">2</ins></td><td><ins class="nocount">1</ins></td><td><ins class="nocount">0</ins></td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_8"><ins class="nocount">RES0</ins></a></td></tr><tr class="firstrow"><td class="lr" colspan="24"><a href="#fieldset_0-63_8"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_7"><ins class="nocount">IRQEN</ins></a></td><td class="lr" colspan="7"><a href="#fieldset_0-6_0"><ins class="nocount">RES0</ins></a></td></tr></tbody></table><table class="regdiagram"><thead><tr><td><del class="nocount">31</del></td><td><del class="nocount">30</del></td><td><del class="nocount">29</del></td><td><del class="nocount">28</del></td><td><del class="nocount">27</del></td><td><del class="nocount">26</del></td><td><del class="nocount">25</del></td><td><del class="nocount">24</del></td><td><del class="nocount">23</del></td><td><del class="nocount">22</del></td><td><del class="nocount">21</del></td><td><del class="nocount">20</del></td><td><del class="nocount">19</del></td><td><del class="nocount">18</del></td><td><del class="nocount">17</del></td><td><del class="nocount">16</del></td><td><del class="nocount">15</del></td><td><del class="nocount">14</del></td><td><del class="nocount">13</del></td><td><del class="nocount">12</del></td><td><del class="nocount">11</del></td><td><del class="nocount">10</del></td><td><del class="nocount">9</del></td><td><del class="nocount">8</del></td><td><del class="nocount">7</del></td><td><del class="nocount">6</del></td><td><del class="nocount">5</del></td><td><del class="nocount">4</del></td><td><del class="nocount">3</del></td><td><del class="nocount">2</del></td><td><del class="nocount">1</del></td><td><del class="nocount">0</del></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#fieldset_0-31_8"><del class="nocount">RES0</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_7-1"><del class="nocount">IRQEN</del></a></td><td class="lr" colspan="1"><a href="#fieldset_0-6_6-1"><del class="nocount">NSMSI</del></a></td><td class="lr" colspan="2"><a href="#fieldset_0-5_4-1"><del class="nocount">SH</del></a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0-1"><del class="nocount">MemAttr</del></a></td></tr></tbody></table><h4 id="fieldset_0-63_8"><ins>Bits [63:8]</ins></h4><div class="field"><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p></div><h4 id="fieldset_0-7_7"><ins>IRQEN, bit [7]</ins></h4><div class="field"><p><ins>Interrupts enable. Enables generation of interrupts.</ins></p><table class="valuetable"><tr><th><ins>IRQEN</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><p><ins>Disabled.</ins></p></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><p><ins>Enabled.</ins></p></td></tr></table><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On an Error recovery reset, 
      this field resets
       to </ins><span class="binarynumber"><ins>0</ins></span><ins>.
</ins></li></ul></div><h4 id="fieldset_0-6_0"><ins>Bits [6:0]</ins></h4><div class="field"><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p></div><h3><ins>When the implementation uses message-signaled interrupts, the Critical Error Interrupt is implemented and the implementation uses the recommended layout for the ERRIRQCR registers:</ins></h3><table class="regdiagram"><thead><tr><td><ins class="nocount">31</ins></td><td><ins class="nocount">30</ins></td><td><ins class="nocount">29</ins></td><td><ins class="nocount">28</ins></td><td><ins class="nocount">27</ins></td><td><ins class="nocount">26</ins></td><td><ins class="nocount">25</ins></td><td><ins class="nocount">24</ins></td><td><ins class="nocount">23</ins></td><td><ins class="nocount">22</ins></td><td><ins class="nocount">21</ins></td><td><ins class="nocount">20</ins></td><td><ins class="nocount">19</ins></td><td><ins class="nocount">18</ins></td><td><ins class="nocount">17</ins></td><td><ins class="nocount">16</ins></td><td><ins class="nocount">15</ins></td><td><ins class="nocount">14</ins></td><td><ins class="nocount">13</ins></td><td><ins class="nocount">12</ins></td><td><ins class="nocount">11</ins></td><td><ins class="nocount">10</ins></td><td><ins class="nocount">9</ins></td><td><ins class="nocount">8</ins></td><td><ins class="nocount">7</ins></td><td><ins class="nocount">6</ins></td><td><ins class="nocount">5</ins></td><td><ins class="nocount">4</ins></td><td><ins class="nocount">3</ins></td><td><ins class="nocount">2</ins></td><td><ins class="nocount">1</ins></td><td><ins class="nocount">0</ins></td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#fieldset_1-31_8"><ins class="nocount">RES0</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_1-7_7-1"><ins class="nocount">IRQEN</ins></a></td><td class="lr" colspan="1"><a href="#fieldset_1-6_6-1"><ins class="nocount">NSMSI</ins></a></td><td class="lr" colspan="2"><a href="#fieldset_1-5_4-1"><ins class="nocount">SH</ins></a></td><td class="lr" colspan="4"><a href="#fieldset_1-3_0-1"><ins class="nocount">MemAttr</ins></a></td></tr></tbody></table><h4 id="fieldset_1-31_8">Bits [31:8]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_1-7_7-1">IRQEN, bit [7]<span class="condition"><br/>When the component supports disabling message signaled interrupts:
                        </span></h4><div class="field"><p>Message signaled interrupt enable. Enables generation of message signaled interrupts.</p><table class="valuetable"><tr><th>IRQEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>Disabled.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Enabled.</p></td></tr></table><p>The reset behavior of this field is:</p><ul><li>On an Error recovery reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_1-7_7-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><p>Message signaled interrupt enable.</p><p>Message signaled interrupts are always enabled.</p></div><h4 id="fieldset_0-6_6-2"><span class="condition"><br/><del>When the component allows Non-secure writes to ERRCRICR2:
                        </del></span></h4><div class="field"><p><del>Reserved, </del><span class="arm-defined-word"><del>RES0</del></span><del>.</del></p><p><del>Security attribute. Defines the physical address space for message signaled interrupts.</del></p><p><del>The Security attribute used for message signaled interrupts is Non-secure.</del></p></div><h4 id="fieldset_1-6_6-1">NSMSI, bit [6]<span class="condition"><br/>When the component supports configuring the <ins>physical</ins><del>Security</del> <ins>address</ins><del>attribute</del> <ins>space </ins>for message signaled interrupts<del> and the component does not allow Non-secure writes to ERRCRICR2</del>:
                        </span></h4><div class="field"><p><ins>Non-secure</ins><del>Security</del> <ins>message signaled interrupt.</ins><del>attribute.</del> Defines the physical address space for message signaled interrupts.</p><table class="valuetable"><tr><th>NSMSI</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p><ins>Secure physical address space.</ins><del>Secure.</del></p></td></tr><tr><td class="bitfield">0b1</td><td><p><ins>Non-secure physical address space.</ins><del>Non-secure.</del></p></td></tr></table><p>The reset behavior of this field is:</p><ul><li><ins>
                        On a Error recovery reset,
                        
      this field resets
       to an </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins> value.</ins></li></ul><p><ins>Accessing this field has the following behavior:</ins></p><ul><li>
            <ins>Access</ins><del>On</del> <ins>is</ins><del>a Error recovery reset,
                        
      this field resets
       to an</del> <span class="access_level"><ins>RO</ins><del>IMPLEMENTATION DEFINED</del></span> <ins>if
                
                    any of the following are true:</ins><del>value.</del>
                <ul><li><ins>an access is Non-secure</ins></li><li><ins>an access is Realm</ins></li></ul></li><li><ins>
                Otherwise,
                
            access to this field
            is </ins><span class="access_level"><ins>RW</ins></span><ins>.</ins></li></ul></div><h4 id="fieldset_1-6_6-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><p><ins>Non-secure</ins><del>Security</del> <del>attribute. Defines the physical address space for </del>message signaled <ins>interrupt.</ins><del>interrupts.</del></p><p>The <ins>physical</ins><del>Security</del> <ins>address space</ins><del>attribute</del> for message signaled interrupts is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p></div><h4 id="fieldset_1-5_4-1">SH, bits [5:4]<span class="condition"><br/>When the component supports configuring the Shareability domain for message signaled interrupts:
                        </span></h4><div class="field"><p>Shareability. Defines the Shareability domain for message signaled interrupts.</p><table class="valuetable"><tr><th>SH</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td><p>Not shared.</p></td></tr><tr><td class="bitfield">0b10</td><td><p>Outer Shareable.</p></td></tr><tr><td class="bitfield">0b11</td><td><p>Inner Shareable.</p></td></tr></table><p>All other values are reserved.</p><p>This field is ignored when ERRCRICR2.MemAttr specifies any of the following memory types:</p><ul><li>Any Device memory type.
</li><li>Normal memory, Inner Non-cacheable, Outer Non-cacheable.
</li></ul><p>All Device and Normal Inner Non-cacheable Outer Non-cacheable memory regions are always treated as Outer Shareable.</p><p>The reset behavior of this field is:</p><ul><li>On an Error recovery reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_1-5_4-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><p>Shareability.</p><p>The Shareability domain for message signaled interrupts is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p></div><h4 id="fieldset_1-3_0-1">MemAttr, bits [3:0]<span class="condition"><br/>When the component supports configuring the memory type for message signaled interrupts:
                        </span></h4><div class="field"><p>Memory type. Defines the memory type and attributes for message signaled interrupts.</p><table class="valuetable"><tr><th>MemAttr</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td><p>Device-nGnRnE memory.</p></td></tr><tr><td class="bitfield">0b0001</td><td><p>Device-nGnRE memory.</p></td></tr><tr><td class="bitfield">0b0010</td><td><p>Device-nGRE memory.</p></td></tr><tr><td class="bitfield">0b0011</td><td><p>Device-GRE memory.</p></td></tr><tr><td class="bitfield">0b0101</td><td><p>Normal memory, Inner Non-cacheable, Outer Non-cacheable.</p></td></tr><tr><td class="bitfield">0b0110</td><td><p>Normal memory, Inner Write-Through, Outer Non-cacheable.</p></td></tr><tr><td class="bitfield">0b0111</td><td><p>Normal memory, Inner Write-Back, Outer Non-cacheable.</p></td></tr><tr><td class="bitfield">0b1001</td><td><p>Normal memory, Inner Non-cacheable, Outer Write-Through.</p></td></tr><tr><td class="bitfield">0b1010</td><td><p>Normal memory, Inner Write-Through, Outer Write-Through.</p></td></tr><tr><td class="bitfield">0b1011</td><td><p>Normal memory, Inner Write-Back, Outer Write-Through.</p></td></tr><tr><td class="bitfield">0b1101</td><td><p>Normal memory, Inner Non-cacheable, Outer Write-Back.</p></td></tr><tr><td class="bitfield">0b1110</td><td><p>Normal memory, Inner Write-Through, Outer Write-Back.</p></td></tr><tr><td class="bitfield">0b1111</td><td><p>Normal memory, Inner Write-Back, Outer Write-Back.</p></td></tr></table><p>All other values are reserved.</p><div class="note"><span class="note-header">Note</span><p>This is the same format as the VMSAv8-64 stage 2 memory region attributes.</p></div><p>The reset behavior of this field is:</p><ul><li>On an Error recovery reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_1-3_0-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><p>Memory type.</p><p>The memory type used for message signaled interrupts is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p></div><h3>When the implementation does not use the recommended layout for the ERRIRQCR<del>&lt;n></del> registers:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_2-31_0">IMPLEMENTATION DEFINED</a></td></tr></tbody></table><h4 id="fieldset_2-31_0">IMPLEMENTATION DEFINED, bits [31:0]</h4><div class="field"><p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p></div><h2>Accessing ERRCRICR2</h2><p><ins>If the implementation does not use the recommended layout for the ERRIRQCR registers then accesses to ERRCRICR2 are </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.</ins></p><h4>ERRCRICR2 can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0xEAC</span></td><td>ERRCRICR2</td></tr></table><p><ins>This interface is accessible as follows:</ins></p><p><del>Accesses to this interface are </del><span class="access_level"><del>RW</del></span><del>.</del></p><ul><li><ins>When the implementation uses message-signaled interrupts, (an access is Non-secure or an access is Realm), the implementation uses the recommended layout for the ERRIRQCR registers and ERRCRICR2.NSMSI configures the physical address space for message-signaled interrupts as Secure, accesses to this register are </ins><span class="access_level"><ins>RO</ins></span><ins>.
          </ins></li><li><ins>Otherwise, accesses to this register are </ins><span class="access_level"><ins>RW</ins></span><ins>.
          </ins></li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>16</ins><del>30</del>/<ins>12</ins><del>09</del>/2022 <ins>22</ins><del>15</del>:<ins>56</ins><del>58</del>; <ins>a71c0798221932a050ebb65b2030edfa84b9500f</ins><del>21c5a6dd0fdaf10a712e2f2d6fffbdbd66d4d96f</del></p><p class="copyconf">Copyright Â© 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>