<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: base/fifo/rtl/FifoAsyncBuiltIn.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('FifoAsyncBuiltIn_8vhd_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">FifoAsyncBuiltIn.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="FifoAsyncBuiltIn_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">-- File       : FifoAsyncBuiltIn.vhd</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">-- Company    : SLAC National Accelerator Laboratory</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">-- Created    : 2013-07-28</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="keyword">-- Last update: 2014-07-14</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">-- Description: Wrapper for Xilinx&#39;s built-in ASYNC FIFO module</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">-- This file is part of &#39;SLAC Firmware Standard Library&#39;.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">-- It is subject to the license terms in the LICENSE.txt file found in the </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">-- top-level directory of this distribution and at: </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">--    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">-- No part of &#39;SLAC Firmware Standard Library&#39;, including this file, </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">-- may be copied, modified, propagated, or distributed except according to </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">-- the terms contained in the LICENSE.txt file.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a0a6af6eef40212dbaf130d57ce711256">   18</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#acd03516902501cd1c7296a98e22c6fcb">   19</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classFifoAsync.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_1164.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a598da929e807d58939b47499e8bc9fa8">   20</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classFifoAsync.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_unsigned.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a0f5ecc6613f63d07f7963a97b1b26095">   21</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classFifoAsync.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_arith.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#af2fe75efbe0a68c3fb806bb88b1a81ba">   23</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classStdRtlPkg.html">StdRtlPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#afd13b50585152f6756d196bf3f1c52ac">   25</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">UNISIM</span>;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#aa1cb22e959d47364391e5eb4ef86927c">   26</a></span>&#160;<span class="vhdlkeyword">use </span>UNISIM.vcomponents.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a638db61841484c449397fe11129de31c">   28</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">UNIMACRO</span>;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="vhdlkeyword">use </span>UNIMACRO.vcomponents.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html">   31</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classFifoAsyncBuiltIn.html">FifoAsyncBuiltIn</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;   <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">   33</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>          <span class="vhdlchar">:</span> <span class="comment">time</span>                       <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlchar">ns</span>;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a8a9f56ec06b173cf46dc7160fd7c1f30">   34</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                         <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="keyword">  -- &#39;1&#39; for active high rst, &#39;0&#39; for active low</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#ac9d0fd649bb09079eb97e0431bab5b80">   35</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#ac9d0fd649bb09079eb97e0431bab5b80">FWFT_EN_G</a></span>      <span class="vhdlchar">:</span> <span class="comment">boolean</span>                    <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">   36</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span>    <span class="vhdlchar">:</span> <span class="comment">string</span>                     <span class="vhdlchar">:=</span> <span class="keyword">&quot;no&quot;</span>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#ad73f3e1bc362541946cf886a1bf2c994">   37</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#ad73f3e1bc362541946cf886a1bf2c994">XIL_DEVICE_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">string</span>                     <span class="vhdlchar">:=</span> <span class="keyword">&quot;7SERIES&quot;</span>;<span class="keyword">  -- Target Device: &quot;VIRTEX5&quot;, &quot;VIRTEX6&quot;, &quot;7SERIES&quot;   </span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a679052ea3c06e78e1226fcab1eb05fd6">   38</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a679052ea3c06e78e1226fcab1eb05fd6">SYNC_STAGES_G</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="keywordflow">to</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdllogic"></span><span class="vhdllogic">24</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span>;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a690564d64aa8e37d3ffa7aa2c377f50e">   39</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a690564d64aa8e37d3ffa7aa2c377f50e">PIPE_STAGES_G</a></span>  <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span>      <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">   40</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">72</span>      <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">18</span>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">   41</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">9</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">13</span>      <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span>;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a40dcbf8afb3b1b51f1772bfcfc03e408">   42</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a40dcbf8afb3b1b51f1772bfcfc03e408">FULL_THRES_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">8190</span>    <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a514a3e6e8522407b9407814d7a1c3b4d">   43</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a514a3e6e8522407b9407814d7a1c3b4d">EMPTY_THRES_G</a></span>  <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="keywordflow">range</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">8190</span>    <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;   <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">      -- Asynchronous Reset</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a5e055e2244f51a31f609da3af2c8a8c7">   46</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a5e055e2244f51a31f609da3af2c8a8c7">rst</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">      -- Write Ports (wr_clk domain)</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#af8ef8ae6d1b2afb01afa90df5f9e005e">   48</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a></span>        <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a170955d156f5dd7d5001066e222527e8">   49</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a170955d156f5dd7d5001066e222527e8">wr_en</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a608847e226c256a47ee2713644710553">   50</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a608847e226c256a47ee2713644710553">din</a></span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a74f95aef8ee1db86d6875f2e218fb99c">   51</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a74f95aef8ee1db86d6875f2e218fb99c">wr_data_count</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a3196b3b4e0d7f57ea5fab706647b1fa4">   52</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a3196b3b4e0d7f57ea5fab706647b1fa4">wr_ack</a></span>        <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a6d911b9f06ce1e3a958bda21558461f2">   53</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a6d911b9f06ce1e3a958bda21558461f2">overflow</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#ae2c18b79f6fdc1e6463a661bb572b143">   54</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#ae2c18b79f6fdc1e6463a661bb572b143">prog_full</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a5aa26d6e89a28af8e3faa4ded7760ab4">   55</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a5aa26d6e89a28af8e3faa4ded7760ab4">almost_full</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a8645252baa9610da0b1ecf73811d25ae">   56</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a8645252baa9610da0b1ecf73811d25ae">full</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#ad49e024c069590599462689c5687eda9">   57</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#ad49e024c069590599462689c5687eda9">not_full</a></span>      <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">      -- Read Ports (rd_clk domain)</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a400db103e7b52fb031db1b515eeafdaa">   59</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a></span>        <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#af611f23a233a3cbe506b8de4dc60560b">   60</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#af611f23a233a3cbe506b8de4dc60560b">rd_en</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a3580807ae0fa575fe47dc6704c55e259">   61</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a3580807ae0fa575fe47dc6704c55e259">dout</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a2501bf62a456c839ab23abd2f3725a89">   62</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a2501bf62a456c839ab23abd2f3725a89">rd_data_count</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#aa8c0b99c4da49a0e85f6369f29047d02">   63</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a0fea2afc66f82ad0e2ee9f5264a8e6f2">   64</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a0fea2afc66f82ad0e2ee9f5264a8e6f2">underflow</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#aff8f3db1739eaf4fd0c3559a76289a02">   65</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a6fc3d2fc0b982113cb6bc04938b8d163">   66</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">   67</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keywordflow">end</span> <span class="vhdlchar">FifoAsyncBuiltIn</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn_1_1mapping.html">   70</a></span>&#160;<span class="keywordflow">architecture</span> mapping <span class="keywordflow">of</span> <a class="code" href="classFifoAsyncBuiltIn.html">FifoAsyncBuiltIn</a> is</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;   </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn_1_1mapping.html#a8e437574db294a4ba6c1761e740a42a0">   72</a></span>&#160;   <span class="keywordflow">function</span> <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a8e437574db294a4ba6c1761e740a42a0">GetFifoType</a> (d_width : <span class="keywordflow">in</span> <span class="comment">integer</span>; a_width : <span class="keywordflow">in</span> <span class="comment">integer</span>) <span class="keywordflow">return</span> <span class="comment">string</span> <span class="keywordflow">is</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">37</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">72</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">a_width</span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">9</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;         <span class="keywordflow">return</span> <span class="keyword">&quot;36Kb&quot;</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">19</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">36</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">a_width</span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;         <span class="keywordflow">return</span> <span class="keyword">&quot;36Kb&quot;</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">19</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">36</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">a_width</span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">9</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;         <span class="keywordflow">return</span> <span class="keyword">&quot;18Kb&quot;</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">18</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">a_width</span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">11</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;         <span class="keywordflow">return</span> <span class="keyword">&quot;36Kb&quot;</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">18</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">a_width</span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;         <span class="keywordflow">return</span> <span class="keyword">&quot;18Kb&quot;</span>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">5</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">9</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">a_width</span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">12</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;         <span class="keywordflow">return</span> <span class="keyword">&quot;36Kb&quot;</span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">5</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">9</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">a_width</span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">11</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;         <span class="keywordflow">return</span> <span class="keyword">&quot;18Kb&quot;</span>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">a_width</span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">13</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;         <span class="keywordflow">return</span> <span class="keyword">&quot;36Kb&quot;</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      <span class="keywordflow">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">d_width</span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">a_width</span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">12</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;         <span class="keywordflow">return</span> <span class="keyword">&quot;18Kb&quot;</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;         <span class="keywordflow">return</span> <span class="keyword">&quot;???Kb&quot;</span>;<span class="keyword">                -- Generate error in Xilinx marco</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;   <span class="keywordflow">end</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn_1_1mapping.html#a39c93437955dd5353030e0420247ebfe">   97</a></span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a39c93437955dd5353030e0420247ebfe">FIFO_LENGTH_C</a></span> <span class="vhdlchar">:</span> <span class="comment">integer</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span><span class="vhdlchar">)</span><span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn_1_1mapping.html#acb911acc280f0b8d588dfe33638fd836">   98</a></span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#acb911acc280f0b8d588dfe33638fd836">FIFO_SIZE_C</a></span>   <span class="vhdlchar">:</span> <span class="comment">string</span>  <span class="vhdlchar">:=</span> <span class="vhdlchar">GetFifoType</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a977fefe1d60b4c592ebb3790a82309df">wrAddrPntr</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a73f5c13f5b2d1926a7266870e91f087e">rdAddrPntr</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa73ed76b5a3c49173b592b8df2039479">wrGrayPntr</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a7a400132db0852866914ee70c92fea59">rdGrayPntr</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa51c3550775c3561dc4be5ade6ddb314">wcnt</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn_1_1mapping.html#aa73ed76b5a3c49173b592b8df2039479">  105</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a56d41a6a5664e62fd3843834ebb9fa6a">rcnt</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a8f3f91614796c1e2f5acd4f287de2c9a">buildInFull</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa1c43630aea5f436817aee7e6f28c6b0">buildInEmpty</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a7aec3d113f6c7f398e8b3655ebbdd732">progEmpty</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a2ad2a5ebcc636049f58bbe6559ae9b02">progFull</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a3ed487bad0714af9e8c0d9aac89d37bb">fifoWrRst</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a5a43af675e59114549f1635ed422357d">fifoRdRst</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aed6d17368f11221e38d0c0fa6d5e69fd">rstEmpty</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#afe7c37c7504d944e84f0a5fd6c5f6c40">rstFull</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#addb27483ca80f0de0ef0cc4fcca635b2">wrEn</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#ab7e6c5846ded7b8cd74a6f21595e0c7d">sValid</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a2f1c73eb00cf34b2f9d3e4299b0fbfd2">sRdEn</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a8c7fa28bd42c5e2599c8b0c15831cc76">dummyWRERR</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a97331dedd8b0911a57a10cb9fbceaee4">dummyALMOSTFULL</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#abc46f1a7c3a4c1a21eb1a0c69bd35f45">dummyALMOSTEMPTY</a></span><span class="vhdlchar">,</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn_1_1mapping.html#addb27483ca80f0de0ef0cc4fcca635b2">  121</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#ab666802aea48422e87b6a66c5643a3ee">rstDet</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;   </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn_1_1mapping.html#aa1d9e3953ae19320012be2f7ede42971">  123</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa1d9e3953ae19320012be2f7ede42971">dataOut</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keyword">   -- Attribute for XST</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn_1_1mapping.html#a073a21d3f84f2260308186db63c60acd">  126</a></span>&#160;   <span class="keywordflow">attribute</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a073a21d3f84f2260308186db63c60acd">use_dsp48</a></span>         <span class="vhdlchar">:</span> <span class="comment">string</span>;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn_1_1mapping.html#a187a9e69d3cf9ec6ea2abd97ec8df6b5">  127</a></span>&#160;   <span class="keywordflow">attribute</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a073a21d3f84f2260308186db63c60acd">use_dsp48</a></span> <span class="keywordflow">of</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa51c3550775c3561dc4be5ade6ddb314">wcnt</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">signal</span> <span class="keywordflow">is</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span>;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn_1_1mapping.html#af08fcccedcdd99b7457fe30f0ea97158">  128</a></span>&#160;   <span class="keywordflow">attribute</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a073a21d3f84f2260308186db63c60acd">use_dsp48</a></span> <span class="keywordflow">of</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a56d41a6a5664e62fd3843834ebb9fa6a">rcnt</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">signal</span> <span class="keywordflow">is</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;   </div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="vhdlkeyword">begin</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keyword">   -- Check ADDR_WIDTH_G and DATA_WIDTH_G when USE_BUILT_IN_G = true</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;   <span class="keywordflow">assert</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">37</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">72</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">9</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;           <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">19</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">36</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;           <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">19</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">36</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">9</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;           <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">18</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">11</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;           <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">18</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;           <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">5</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">9</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">12</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;           <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">5</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">9</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">11</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;           <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">13</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;           <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span> <span class="vhdlchar">&gt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">12</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <span class="keywordflow">report</span> <span class="keyword">&quot;Invalid DATA_WIDTH_G or ADDR_WIDTH_G for built-in FIFO configuration&quot;</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <span class="keywordflow">severity</span> <span class="vhdlchar">failure</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keyword">   -----------------------------------------------------------------</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keyword">   -- DATA_WIDTH | FIFO_SIZE | FIFO Depth | RDCOUNT/WRCOUNT Width --</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keyword">   -- ===========|===========|============|=======================--</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keyword">   --    37-72   |   &quot;36Kb&quot;  |     512    |         9-bit         --</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keyword">   --    19-36   |   &quot;36Kb&quot;  |     1024   |        10-bit         --</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keyword">   --    19-36   |   &quot;18Kb&quot;  |     512    |         9-bit         --</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keyword">   --    10-18   |   &quot;36Kb&quot;  |     2048   |        11-bit         --</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keyword">   --    10-18   |   &quot;18Kb&quot;  |     1024   |        10-bit         --</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keyword">   --     5-9    |   &quot;36Kb&quot;  |     4096   |        12-bit         --</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keyword">   --     5-9    |   &quot;18Kb&quot;  |     2048   |        11-bit         --</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keyword">   --     1-4    |   &quot;36Kb&quot;  |     8192   |        13-bit         --</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keyword">   --     1-4    |   &quot;18Kb&quot;  |     4096   |        12-bit         --</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keyword">   -----------------------------------------------------------------       </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="keyword">   -- FULL_THRES_G upper range check</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;   <span class="keywordflow">assert</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a40dcbf8afb3b1b51f1772bfcfc03e408">FULL_THRES_G</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span><span class="vhdlchar">)</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      <span class="keywordflow">report</span> <span class="keyword">&quot;FULL_THRES_G must be &lt;= ((2**ADDR_WIDTH_G)-1)&quot;</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      <span class="keywordflow">severity</span> <span class="vhdlchar">failure</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keyword">   -- EMPTY_THRES_G upper range check</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;   <span class="keywordflow">assert</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a514a3e6e8522407b9407814d7a1c3b4d">EMPTY_THRES_G</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a></span><span class="vhdlchar">)</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="keywordflow">report</span> <span class="keyword">&quot;EMPTY_THRES_G must be &lt;= ((2**ADDR_WIDTH_G)-2)&quot;</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      <span class="keywordflow">severity</span> <span class="vhdlchar">failure</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keyword">   -- USE_DSP48_G check</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;   <span class="keywordflow">assert</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span> <span class="vhdlchar">=</span> <span class="keyword">&quot;yes&quot;</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span> <span class="vhdlchar">=</span> <span class="keyword">&quot;no&quot;</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span> <span class="vhdlchar">=</span> <span class="keyword">&quot;auto&quot;</span><span class="vhdlchar">)</span> <span class="keywordflow">or</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">USE_DSP48_G</a></span> <span class="vhdlchar">=</span> <span class="keyword">&quot;automax&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="keywordflow">report</span> <span class="keyword">&quot;USE_DSP48_G must be either yes, no, auto, or automax&quot;</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="keywordflow">severity</span> <span class="vhdlchar">failure</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keyword">   -------------------------------</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="keyword">   -- Resets</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="keyword">   -------------------------------   </span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;   RstSync_FULL : <span class="keywordflow">entity</span> work.<a class="code" href="classRstSync.html">RstSync</a></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;         <a class="code" href="classRstSync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>           =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;         <a class="code" href="classRstSync.html#a9853aeaa6ff0c04943987631b5840ce9">IN_POLARITY_G</a>   =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a>,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;         <a class="code" href="classRstSync.html#a8e88e6f77bd5e76d3b1571d208d8db1a">RELEASE_DELAY_G</a> =&gt; <span class="vhdllogic">10</span><span class="vhdlchar">)</span>   </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;         <a class="code" href="classRstSync.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>      =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;         <a class="code" href="classRstSync.html#a0b77bcaee35051972dce96190e2ea3c5">asyncRst</a> =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a5e055e2244f51a31f609da3af2c8a8c7">rst</a>,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;         <a class="code" href="classRstSync.html#a37b285ea08f8e21fa5048c3d21416f02">syncRst</a>  =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#afe7c37c7504d944e84f0a5fd6c5f6c40">rstFull</a><span class="vhdlchar">)</span>; </div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;   SynchronizerEdge_FULL : <span class="keywordflow">entity</span> work.<a class="code" href="classSynchronizerEdge.html">SynchronizerEdge</a></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;         <a class="code" href="classSynchronizerEdge.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a> =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a><span class="vhdlchar">)</span>   </div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;         <a class="code" href="classSynchronizerEdge.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>        =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;         <a class="code" href="classSynchronizerEdge.html#a8d62ea2cb402887bf88e38207bab83ba">dataIn</a>     =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#afe7c37c7504d944e84f0a5fd6c5f6c40">rstFull</a>,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;         <a class="code" href="classSynchronizerEdge.html#a76c3cfc32e3e265fe3dc7123c44636fd">risingEdge</a> =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#ab666802aea48422e87b6a66c5643a3ee">rstDet</a><span class="vhdlchar">)</span>;                 </div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;   RstSync_FIFO : <span class="keywordflow">entity</span> work.<a class="code" href="classRstSync.html">RstSync</a></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;         <a class="code" href="classRstSync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>           =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;         <a class="code" href="classRstSync.html#a8e88e6f77bd5e76d3b1571d208d8db1a">RELEASE_DELAY_G</a> =&gt; <span class="vhdllogic">6</span><span class="vhdlchar">)</span>   </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;         <a class="code" href="classRstSync.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>      =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;         <a class="code" href="classRstSync.html#a0b77bcaee35051972dce96190e2ea3c5">asyncRst</a> =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#ab666802aea48422e87b6a66c5643a3ee">rstDet</a>,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;         <a class="code" href="classRstSync.html#a37b285ea08f8e21fa5048c3d21416f02">syncRst</a>  =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a3ed487bad0714af9e8c0d9aac89d37bb">fifoWrRst</a><span class="vhdlchar">)</span>; </div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;   RstSync_RD : <span class="keywordflow">entity</span> work.<a class="code" href="classRstSync.html">RstSync</a></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;         <a class="code" href="classRstSync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>           =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;         <a class="code" href="classRstSync.html#a9853aeaa6ff0c04943987631b5840ce9">IN_POLARITY_G</a>   =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a>,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;         <a class="code" href="classRstSync.html#a8e88e6f77bd5e76d3b1571d208d8db1a">RELEASE_DELAY_G</a> =&gt; <span class="vhdllogic">6</span><span class="vhdlchar">)</span>   </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;         <a class="code" href="classRstSync.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>      =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;         <a class="code" href="classRstSync.html#a0b77bcaee35051972dce96190e2ea3c5">asyncRst</a> =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a5e055e2244f51a31f609da3af2c8a8c7">rst</a>,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;         <a class="code" href="classRstSync.html#a37b285ea08f8e21fa5048c3d21416f02">syncRst</a>  =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a5a43af675e59114549f1635ed422357d">fifoRdRst</a><span class="vhdlchar">)</span>;          </div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;   RstSync_EMPTY : <span class="keywordflow">entity</span> work.<a class="code" href="classRstSync.html">RstSync</a></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;         <a class="code" href="classRstSync.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>           =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;         <a class="code" href="classRstSync.html#a9853aeaa6ff0c04943987631b5840ce9">IN_POLARITY_G</a>   =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a>,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;         <a class="code" href="classRstSync.html#a8e88e6f77bd5e76d3b1571d208d8db1a">RELEASE_DELAY_G</a> =&gt; <span class="vhdllogic">10</span><span class="vhdlchar">)</span>   </div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;         <a class="code" href="classRstSync.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>      =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;         <a class="code" href="classRstSync.html#a0b77bcaee35051972dce96190e2ea3c5">asyncRst</a> =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a5e055e2244f51a31f609da3af2c8a8c7">rst</a>,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;         <a class="code" href="classRstSync.html#a37b285ea08f8e21fa5048c3d21416f02">syncRst</a>  =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aed6d17368f11221e38d0c0fa6d5e69fd">rstEmpty</a><span class="vhdlchar">)</span>;          </div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;   FIFO_DUALCLOCK_MACRO_inst : FIFO_DUALCLOCK_MACRO</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;         DEVICE                  =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#ad73f3e1bc362541946cf886a1bf2c994">XIL_DEVICE_G</a>,<span class="keyword">  -- Target Device: &quot;VIRTEX5&quot;, &quot;VIRTEX6&quot;, &quot;7SERIES&quot;</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;         ALMOST_FULL_OFFSET      =&gt; x&quot;000F&quot;,<span class="keyword">       -- Sets almost full threshold</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;         ALMOST_EMPTY_OFFSET     =&gt; x&quot;000F&quot;,<span class="keyword">       -- Sets the almost empty threshold</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;         DATA_WIDTH              =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a>,<span class="keyword">  -- Valid values are 1-72 (37-72 only valid when FIFO_SIZE=&quot;36Kb&quot;)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;         FIFO_SIZE               =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#acb911acc280f0b8d588dfe33638fd836">FIFO_SIZE_C</a>,<span class="keyword">   -- Target BRAM, &quot;18Kb&quot; or &quot;36Kb&quot;</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;         FIRST_WORD_FALL_THROUGH =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#ac9d0fd649bb09079eb97e0431bab5b80">FWFT_EN_G</a><span class="vhdlchar">)</span><span class="keyword">     -- Sets the FIFO FWFT to TRUE or FALSE</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;         RST         =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a3ed487bad0714af9e8c0d9aac89d37bb">fifoWrRst</a>,<span class="keyword">      -- 1-bit input reset</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;         WRCLK       =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>,<span class="keyword">         -- 1-bit input write clock</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;         WREN        =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#addb27483ca80f0de0ef0cc4fcca635b2">wrEn</a>,<span class="keyword">           -- 1-bit input write enable</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;         DI          =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a608847e226c256a47ee2713644710553">din</a>,<span class="keyword">            -- Input data, width defined by DATA_WIDTH parameter</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;         WRCOUNT     =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a977fefe1d60b4c592ebb3790a82309df">wrAddrPntr</a>,<span class="keyword">     -- Output write address pointer</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;         WRERR       =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a8c7fa28bd42c5e2599c8b0c15831cc76">dummyWRERR</a>,<span class="keyword">     -- 1-bit output write error</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;         ALMOSTFULL  =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a97331dedd8b0911a57a10cb9fbceaee4">dummyALMOSTFULL</a>,<span class="keyword">           -- 1-bit output almost full</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;         FULL        =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a8f3f91614796c1e2f5acd4f287de2c9a">buildInFull</a>,<span class="keyword">    -- 1-bit output full</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;         RDCLK       =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>,<span class="keyword">         -- 1-bit input read clock</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;         RDEN        =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a2f1c73eb00cf34b2f9d3e4299b0fbfd2">sRdEn</a>,<span class="keyword">          -- 1-bit input read enable</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;         DO          =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa1d9e3953ae19320012be2f7ede42971">dataOut</a>,<span class="keyword">        -- Output data, width defined by DATA_WIDTH parameter</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;         RDCOUNT     =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a73f5c13f5b2d1926a7266870e91f087e">rdAddrPntr</a>,<span class="keyword">     -- Output read address pointer</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;         RDERR       =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a0fea2afc66f82ad0e2ee9f5264a8e6f2">underflow</a>,<span class="keyword">      -- 1-bit output read error</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;         ALMOSTEMPTY =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#abc46f1a7c3a4c1a21eb1a0c69bd35f45">dummyALMOSTEMPTY</a>,<span class="keyword">          -- 1-bit output almost empty</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;         EMPTY       =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa1c43630aea5f436817aee7e6f28c6b0">buildInEmpty</a><span class="vhdlchar">)</span>;<span class="keyword">  -- 1-bit output empty</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="keyword">   -------------------------------</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="keyword">   -- wr_clk domain</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="keyword">   -------------------------------  </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;   SynchronizerVector_0 : <span class="keywordflow">entity</span> work.<a class="code" href="classSynchronizerVector.html">SynchronizerVector</a></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;         <a class="code" href="classSynchronizerVector.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>       =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;         <a class="code" href="classSynchronizerVector.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a> =&gt; false,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;         <a class="code" href="classSynchronizerVector.html#a6a7d6b17e9785461165f513d613f3e29">STAGES_G</a>    =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a679052ea3c06e78e1226fcab1eb05fd6">SYNC_STAGES_G</a>,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;         <a class="code" href="classSynchronizerVector.html#ac808ccb55f1548155860e00f1e27987a">WIDTH_G</a>     =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;         <a class="code" href="classSynchronizerVector.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>     =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a3ed487bad0714af9e8c0d9aac89d37bb">fifoWrRst</a>,</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;         <a class="code" href="classSynchronizerVector.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>     =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;         <a class="code" href="classSynchronizerVector.html#aba9daf4b05eec06ecc1a40b94b8afbfc">dataIn</a>  =&gt; grayEncode<span class="vhdlchar">(</span><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a73f5c13f5b2d1926a7266870e91f087e">rdAddrPntr</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;         <a class="code" href="classSynchronizerVector.html#a6d3d313b093967716088bebbdd4f88a9">dataOut</a> =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a7a400132db0852866914ee70c92fea59">rdGrayPntr</a><span class="vhdlchar">)</span>; </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="keyword">   -- Calculate wr_data_count</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa51c3550775c3561dc4be5ade6ddb314">wcnt</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a977fefe1d60b4c592ebb3790a82309df">wrAddrPntr</a></span> <span class="vhdlchar">-</span> <span class="vhdlchar">grayDecode</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a7a400132db0852866914ee70c92fea59">rdGrayPntr</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keyword">   -- Full signals</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#addb27483ca80f0de0ef0cc4fcca635b2">wrEn</a></span>          <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a170955d156f5dd7d5001066e222527e8">wr_en</a></span> <span class="keywordflow">and</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#afe7c37c7504d944e84f0a5fd6c5f6c40">rstFull</a></span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a8f3f91614796c1e2f5acd4f287de2c9a">buildInFull</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#ae2c18b79f6fdc1e6463a661bb572b143">prog_full</a></span>     <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>  <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa51c3550775c3561dc4be5ade6ddb314">wcnt</a></span> <span class="vhdlchar">&gt;</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a40dcbf8afb3b1b51f1772bfcfc03e408">FULL_THRES_G</a></span><span class="vhdlchar">)</span>      <span class="keywordflow">else</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#afe7c37c7504d944e84f0a5fd6c5f6c40">rstFull</a></span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a5aa26d6e89a28af8e3faa4ded7760ab4">almost_full</a></span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>  <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa51c3550775c3561dc4be5ade6ddb314">wcnt</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a39c93437955dd5353030e0420247ebfe">FIFO_LENGTH_C</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a8f3f91614796c1e2f5acd4f287de2c9a">buildInFull</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#afe7c37c7504d944e84f0a5fd6c5f6c40">rstFull</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a8645252baa9610da0b1ecf73811d25ae">full</a></span>          <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a8f3f91614796c1e2f5acd4f287de2c9a">buildInFull</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#afe7c37c7504d944e84f0a5fd6c5f6c40">rstFull</a></span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#ad49e024c069590599462689c5687eda9">not_full</a></span>      <span class="vhdlchar">&lt;=</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a8f3f91614796c1e2f5acd4f287de2c9a">buildInFull</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#afe7c37c7504d944e84f0a5fd6c5f6c40">rstFull</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a74f95aef8ee1db86d6875f2e218fb99c">wr_data_count</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa51c3550775c3561dc4be5ade6ddb314">wcnt</a></span> <span class="keywordflow">when</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#afe7c37c7504d944e84f0a5fd6c5f6c40">rstFull</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>             <span class="keywordflow">else</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn_1_1mapping.html#ad5c2a5bf3b12a3c6ab5ec99718008225">  272</a></span>&#160;   <span class="keywordflow">process</span>(<a class="code" href="classFifoAsyncBuiltIn.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>)</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;         <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a3196b3b4e0d7f57ea5fab706647b1fa4">wr_ack</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a170955d156f5dd7d5001066e222527e8">wr_en</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;            <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a3196b3b4e0d7f57ea5fab706647b1fa4">wr_ack</a></span> <span class="vhdlchar">&lt;=</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a8f3f91614796c1e2f5acd4f287de2c9a">buildInFull</a></span><span class="vhdlchar">)</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn_1_1mapping.html#a47b4f118f940e93529c4cb4c722d49a2">  282</a></span>&#160;   <span class="keywordflow">process</span>(<a class="code" href="classFifoAsyncBuiltIn.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a>)</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="vhdlkeyword">   begin</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#af8ef8ae6d1b2afb01afa90df5f9e005e">wr_clk</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;         <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a6d911b9f06ce1e3a958bda21558461f2">overflow</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a170955d156f5dd7d5001066e222527e8">wr_en</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a8f3f91614796c1e2f5acd4f287de2c9a">buildInFull</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a6d911b9f06ce1e3a958bda21558461f2">overflow</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;<span class="keyword">  -- Error strobe</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="keyword">   -------------------------------</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="keyword">   -- rd_clk domain</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="keyword">   -------------------------------</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;   SynchronizerVector_1 : <span class="keywordflow">entity</span> work.<a class="code" href="classSynchronizerVector.html">SynchronizerVector</a></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;         <a class="code" href="classSynchronizerVector.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>       =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;         <a class="code" href="classSynchronizerVector.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a> =&gt; false,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;         <a class="code" href="classSynchronizerVector.html#a6a7d6b17e9785461165f513d613f3e29">STAGES_G</a>    =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a679052ea3c06e78e1226fcab1eb05fd6">SYNC_STAGES_G</a>,</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;         <a class="code" href="classSynchronizerVector.html#ac808ccb55f1548155860e00f1e27987a">WIDTH_G</a>     =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">ADDR_WIDTH_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;         <a class="code" href="classSynchronizerVector.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>     =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a5a43af675e59114549f1635ed422357d">fifoRdRst</a>,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;         <a class="code" href="classSynchronizerVector.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>     =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;         <a class="code" href="classSynchronizerVector.html#aba9daf4b05eec06ecc1a40b94b8afbfc">dataIn</a>  =&gt; grayEncode<span class="vhdlchar">(</span><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a977fefe1d60b4c592ebb3790a82309df">wrAddrPntr</a><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;         <a class="code" href="classSynchronizerVector.html#a6d3d313b093967716088bebbdd4f88a9">dataOut</a> =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa73ed76b5a3c49173b592b8df2039479">wrGrayPntr</a><span class="vhdlchar">)</span>; </div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="keyword">   -- Calculate rd_data_count</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a56d41a6a5664e62fd3843834ebb9fa6a">rcnt</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">grayDecode</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa73ed76b5a3c49173b592b8df2039479">wrGrayPntr</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">-</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a73f5c13f5b2d1926a7266870e91f087e">rdAddrPntr</a></span>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="keyword">   -- Empty signals</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#aff8f3db1739eaf4fd0c3559a76289a02">prog_empty</a></span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>  <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a56d41a6a5664e62fd3843834ebb9fa6a">rcnt</a></span> <span class="vhdlchar">&lt;</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a514a3e6e8522407b9407814d7a1c3b4d">EMPTY_THRES_G</a></span><span class="vhdlchar">)</span> <span class="keywordflow">else</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aed6d17368f11221e38d0c0fa6d5e69fd">rstEmpty</a></span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a6fc3d2fc0b982113cb6bc04938b8d163">almost_empty</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>  <span class="keywordflow">when</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a56d41a6a5664e62fd3843834ebb9fa6a">rcnt</a></span> <span class="vhdlchar">=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>             <span class="keywordflow">else</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa1c43630aea5f436817aee7e6f28c6b0">buildInEmpty</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aed6d17368f11221e38d0c0fa6d5e69fd">rstEmpty</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">empty</a></span>         <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa1c43630aea5f436817aee7e6f28c6b0">buildInEmpty</a></span> <span class="keywordflow">or</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aed6d17368f11221e38d0c0fa6d5e69fd">rstEmpty</a></span>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;   <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a2501bf62a456c839ab23abd2f3725a89">rd_data_count</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a56d41a6a5664e62fd3843834ebb9fa6a">rcnt</a></span> <span class="keywordflow">when</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aed6d17368f11221e38d0c0fa6d5e69fd">rstEmpty</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>        <span class="keywordflow">else</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;   <span class="vhdlchar">FIFO_Gen</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#ac9d0fd649bb09079eb97e0431bab5b80">FWFT_EN_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a3580807ae0fa575fe47dc6704c55e259">dout</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa1d9e3953ae19320012be2f7ede42971">dataOut</a></span>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      <span class="keywordflow">process</span>(<a class="code" href="classFifoAsyncBuiltIn.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>)</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="vhdlkeyword">      begin</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;         <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a></span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;            <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#af611f23a233a3cbe506b8de4dc60560b">rd_en</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;               <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a></span> <span class="vhdlchar">&lt;=</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa1c43630aea5f436817aee7e6f28c6b0">buildInEmpty</a></span><span class="vhdlchar">)</span> <span class="keywordflow">after</span> <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;         <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="classFifoAsyncBuiltIn_1_1mapping.html#aa6195a66f587c827a0d7ad3041f6ee7e">  329</a></span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;   <span class="vhdlchar">FWFT_Gen</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn.html#ac9d0fd649bb09079eb97e0431bab5b80">FWFT_EN_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">true</span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      FifoOutputPipeline_Inst : <span class="keywordflow">entity</span> work.<a class="code" href="classFifoOutputPipeline.html">FifoOutputPipeline</a></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;         <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>          =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a8a9f56ec06b173cf46dc7160fd7c1f30">RST_POLARITY_G</a> =&gt; &#39;1&#39;,</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a123a3d9a6e9648e763d21c0281ee7ecd">RST_ASYNC_G</a>    =&gt; false,</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a04b2b321f81f02681a52c6c7d92ff12e">DATA_WIDTH_G</a>   =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">DATA_WIDTH_G</a>,</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a716ea08f0c8926dadc51439113a0fd3b">PIPE_STAGES_G</a>  =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a690564d64aa8e37d3ffa7aa2c377f50e">PIPE_STAGES_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="keyword">            -- Slave Port</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a4e5f242fd14f3459607c3da096820a0f">sData</a>  =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa1d9e3953ae19320012be2f7ede42971">dataOut</a>,</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#adbfde5da27dc15a6577e99a9607ab8b0">sValid</a> =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#ab7e6c5846ded7b8cd74a6f21595e0c7d">sValid</a>,</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">sRdEn</a>  =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a2f1c73eb00cf34b2f9d3e4299b0fbfd2">sRdEn</a>,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keyword">            -- Master Port</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">mData</a>  =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a3580807ae0fa575fe47dc6704c55e259">dout</a>,</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">mValid</a> =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#aa8c0b99c4da49a0e85f6369f29047d02">valid</a>,</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a4dbaf097084ce22beaa8de7007a11b1c">mRdEn</a>  =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#af611f23a233a3cbe506b8de4dc60560b">rd_en</a>,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keyword">            -- Clock and Reset</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>    =&gt; <a class="code" href="classFifoAsyncBuiltIn.html#a400db103e7b52fb031db1b515eeafdaa">rd_clk</a>,</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;            <a class="code" href="classFifoOutputPipeline.html#afd0039e5a6c54f38982fe7c8fc1c0b08">rst</a>    =&gt; <a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#a5a43af675e59114549f1635ed422357d">fifoRdRst</a><span class="vhdlchar">)</span>;     </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      <span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#ab7e6c5846ded7b8cd74a6f21595e0c7d">sValid</a></span> <span class="vhdlchar">&lt;=</span> <span class="keywordflow">not</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classFifoAsyncBuiltIn_1_1mapping.html#aa1c43630aea5f436817aee7e6f28c6b0">buildInEmpty</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      </div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;   </div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">architecture</span> <span class="vhdlchar">mapping</span>;</div><div class="ttc" id="classFifoAsyncBuiltIn_html_a74f95aef8ee1db86d6875f2e218fb99c"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a74f95aef8ee1db86d6875f2e218fb99c">FifoAsyncBuiltIn.wr_data_count</a></div><div class="ttdeci">out wr_data_countslv(   ADDR_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00051">FifoAsyncBuiltIn.vhd:51</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_aa1c43630aea5f436817aee7e6f28c6b0"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#aa1c43630aea5f436817aee7e6f28c6b0">FifoAsyncBuiltIn.mapping.buildInEmpty</a></div><div class="ttdeci">sl  := '0' buildInEmpty</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a8a9f56ec06b173cf46dc7160fd7c1f30"><div class="ttname"><a href="classFifoOutputPipeline.html#a8a9f56ec06b173cf46dc7160fd7c1f30">FifoOutputPipeline.RST_POLARITY_G</a></div><div class="ttdeci">RST_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00027">FifoOutputPipeline.vhd:27</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a8a9f56ec06b173cf46dc7160fd7c1f30"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a8a9f56ec06b173cf46dc7160fd7c1f30">FifoAsyncBuiltIn.RST_POLARITY_G</a></div><div class="ttdeci">RST_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00034">FifoAsyncBuiltIn.vhd:34</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a7a8db7e7131ac4fe84ceeb9010cb34c7"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a7a8db7e7131ac4fe84ceeb9010cb34c7">FifoAsyncBuiltIn.USE_DSP48_G</a></div><div class="ttdeci">USE_DSP48_Gstring  :=   &quot;no&quot;</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00036">FifoAsyncBuiltIn.vhd:36</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_ab7e6c5846ded7b8cd74a6f21595e0c7d"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#ab7e6c5846ded7b8cd74a6f21595e0c7d">FifoAsyncBuiltIn.mapping.sValid</a></div><div class="ttdeci">sl  := '0' sValid</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_abc46f1a7c3a4c1a21eb1a0c69bd35f45"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#abc46f1a7c3a4c1a21eb1a0c69bd35f45">FifoAsyncBuiltIn.mapping.dummyALMOSTEMPTY</a></div><div class="ttdeci">sl  := '0' dummyALMOSTEMPTY</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classSynchronizerEdge_html"><div class="ttname"><a href="classSynchronizerEdge.html">SynchronizerEdge</a></div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerEdge_8vhd_source.html#l00023">SynchronizerEdge.vhd:23</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a977fefe1d60b4c592ebb3790a82309df"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a977fefe1d60b4c592ebb3790a82309df">FifoAsyncBuiltIn.mapping.wrAddrPntr</a></div><div class="ttdeci">slv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0') wrAddrPntr</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00105">FifoAsyncBuiltIn.vhd:105</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a2501bf62a456c839ab23abd2f3725a89"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a2501bf62a456c839ab23abd2f3725a89">FifoAsyncBuiltIn.rd_data_count</a></div><div class="ttdeci">out rd_data_countslv(   ADDR_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00062">FifoAsyncBuiltIn.vhd:62</a></div></div>
<div class="ttc" id="classRstSync_html_a37b285ea08f8e21fa5048c3d21416f02"><div class="ttname"><a href="classRstSync.html#a37b285ea08f8e21fa5048c3d21416f02">RstSync.syncRst</a></div><div class="ttdeci">out syncRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00034">RstSync.vhd:34</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a6fc3d2fc0b982113cb6bc04938b8d163"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a6fc3d2fc0b982113cb6bc04938b8d163">FifoAsyncBuiltIn.almost_empty</a></div><div class="ttdeci">out almost_emptysl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00066">FifoAsyncBuiltIn.vhd:66</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a123a3d9a6e9648e763d21c0281ee7ecd"><div class="ttname"><a href="classFifoOutputPipeline.html#a123a3d9a6e9648e763d21c0281ee7ecd">FifoOutputPipeline.RST_ASYNC_G</a></div><div class="ttdeci">RST_ASYNC_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00028">FifoOutputPipeline.vhd:28</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a67a837684e4f18c2d236ac1d053b419b">FifoAsyncBuiltIn.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00033">FifoAsyncBuiltIn.vhd:33</a></div></div>
<div class="ttc" id="classRstSync_html_a9853aeaa6ff0c04943987631b5840ce9"><div class="ttname"><a href="classRstSync.html#a9853aeaa6ff0c04943987631b5840ce9">RstSync.IN_POLARITY_G</a></div><div class="ttdeci">IN_POLARITY_Gsl  := '1'</div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00026">RstSync.vhd:26</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a7fa3d66d4323fbae6871e03496924bf2"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a7fa3d66d4323fbae6871e03496924bf2">FifoAsyncBuiltIn.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Ginteger   range  1 to  72:= 18</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00040">FifoAsyncBuiltIn.vhd:40</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a3580807ae0fa575fe47dc6704c55e259"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a3580807ae0fa575fe47dc6704c55e259">FifoAsyncBuiltIn.dout</a></div><div class="ttdeci">out doutslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00061">FifoAsyncBuiltIn.vhd:61</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a5aa26d6e89a28af8e3faa4ded7760ab4"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a5aa26d6e89a28af8e3faa4ded7760ab4">FifoAsyncBuiltIn.almost_full</a></div><div class="ttdeci">out almost_fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00055">FifoAsyncBuiltIn.vhd:55</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a1c4301229bb799bf68e16571c289a9a9"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a1c4301229bb799bf68e16571c289a9a9">FifoAsyncBuiltIn.ADDR_WIDTH_G</a></div><div class="ttdeci">ADDR_WIDTH_Ginteger   range  9 to  13:= 10</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00041">FifoAsyncBuiltIn.vhd:41</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_a520db08c77a39b20e2cf83ef7e5d7a0a"><div class="ttname"><a href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">StdRtlPkg.sl</a></div><div class="ttdeci">std_logic   sl</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00026">StdRtlPkg.vhd:26</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a7aec3d113f6c7f398e8b3655ebbdd732"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a7aec3d113f6c7f398e8b3655ebbdd732">FifoAsyncBuiltIn.mapping.progEmpty</a></div><div class="ttdeci">sl  := '0' progEmpty</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a8f3f91614796c1e2f5acd4f287de2c9a"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a8f3f91614796c1e2f5acd4f287de2c9a">FifoAsyncBuiltIn.mapping.buildInFull</a></div><div class="ttdeci">sl  := '0' buildInFull</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classSynchronizerVector.html#a8562dfa3c7970041e8fb901d9c0e4ecf">SynchronizerVector.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00034">SynchronizerVector.vhd:34</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a40dcbf8afb3b1b51f1772bfcfc03e408"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a40dcbf8afb3b1b51f1772bfcfc03e408">FifoAsyncBuiltIn.FULL_THRES_G</a></div><div class="ttdeci">FULL_THRES_Ginteger   range  1 to  8190:= 1</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00042">FifoAsyncBuiltIn.vhd:42</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_a6a7d6b17e9785461165f513d613f3e29"><div class="ttname"><a href="classSynchronizerVector.html#a6a7d6b17e9785461165f513d613f3e29">SynchronizerVector.STAGES_G</a></div><div class="ttdeci">STAGES_Gpositive  := 2</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00029">SynchronizerVector.vhd:29</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_a123a3d9a6e9648e763d21c0281ee7ecd"><div class="ttname"><a href="classSynchronizerVector.html#a123a3d9a6e9648e763d21c0281ee7ecd">SynchronizerVector.RST_ASYNC_G</a></div><div class="ttdeci">RST_ASYNC_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00028">SynchronizerVector.vhd:28</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a073a21d3f84f2260308186db63c60acd"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a073a21d3f84f2260308186db63c60acd">FifoAsyncBuiltIn.mapping.use_dsp48</a></div><div class="ttdeci">string use_dsp48</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00126">FifoAsyncBuiltIn.vhd:126</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html"><div class="ttname"><a href="classFifoOutputPipeline.html">FifoOutputPipeline</a></div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00024">FifoOutputPipeline.vhd:24</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classSynchronizerVector.html#a67a837684e4f18c2d236ac1d053b419b">SynchronizerVector.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00025">SynchronizerVector.vhd:25</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a39c93437955dd5353030e0420247ebfe"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a39c93437955dd5353030e0420247ebfe">FifoAsyncBuiltIn.mapping.FIFO_LENGTH_C</a></div><div class="ttdeci">integer  :=(( 2**   ADDR_WIDTH_G)- 1) FIFO_LENGTH_C</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00097">FifoAsyncBuiltIn.vhd:97</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a2f1c73eb00cf34b2f9d3e4299b0fbfd2"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a2f1c73eb00cf34b2f9d3e4299b0fbfd2">FifoAsyncBuiltIn.mapping.sRdEn</a></div><div class="ttdeci">sl  := '0' sRdEn</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_addb27483ca80f0de0ef0cc4fcca635b2"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#addb27483ca80f0de0ef0cc4fcca635b2">FifoAsyncBuiltIn.mapping.wrEn</a></div><div class="ttdeci">sl  := '0' wrEn</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a97331dedd8b0911a57a10cb9fbceaee4"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a97331dedd8b0911a57a10cb9fbceaee4">FifoAsyncBuiltIn.mapping.dummyALMOSTFULL</a></div><div class="ttdeci">sl  := '0' dummyALMOSTFULL</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_aba9daf4b05eec06ecc1a40b94b8afbfc"><div class="ttname"><a href="classSynchronizerVector.html#aba9daf4b05eec06ecc1a40b94b8afbfc">SynchronizerVector.dataIn</a></div><div class="ttdeci">in dataInslv(   WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00036">SynchronizerVector.vhd:36</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_aa8c0b99c4da49a0e85f6369f29047d02"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#aa8c0b99c4da49a0e85f6369f29047d02">FifoAsyncBuiltIn.valid</a></div><div class="ttdeci">out validsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00063">FifoAsyncBuiltIn.vhd:63</a></div></div>
<div class="ttc" id="classRstSync_html_a0b77bcaee35051972dce96190e2ea3c5"><div class="ttname"><a href="classRstSync.html#a0b77bcaee35051972dce96190e2ea3c5">RstSync.asyncRst</a></div><div class="ttdeci">in asyncRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00033">RstSync.vhd:33</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a8e437574db294a4ba6c1761e740a42a0"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a8e437574db294a4ba6c1761e740a42a0">FifoAsyncBuiltIn.mapping.GetFifoType</a></div><div class="ttdeci">string GetFifoTyped_width,a_width,</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00072">FifoAsyncBuiltIn.vhd:72</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_aed6d17368f11221e38d0c0fa6d5e69fd"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#aed6d17368f11221e38d0c0fa6d5e69fd">FifoAsyncBuiltIn.mapping.rstEmpty</a></div><div class="ttdeci">sl  := '0' rstEmpty</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a514a3e6e8522407b9407814d7a1c3b4d"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a514a3e6e8522407b9407814d7a1c3b4d">FifoAsyncBuiltIn.EMPTY_THRES_G</a></div><div class="ttdeci">EMPTY_THRES_Ginteger   range  1 to  8190:= 1</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00043">FifoAsyncBuiltIn.vhd:43</a></div></div>
<div class="ttc" id="classRstSync_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classRstSync.html#a8562dfa3c7970041e8fb901d9c0e4ecf">RstSync.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00032">RstSync.vhd:32</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a5a43af675e59114549f1635ed422357d"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a5a43af675e59114549f1635ed422357d">FifoAsyncBuiltIn.mapping.fifoRdRst</a></div><div class="ttdeci">sl  := '0' fifoRdRst</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_ad73f3e1bc362541946cf886a1bf2c994"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#ad73f3e1bc362541946cf886a1bf2c994">FifoAsyncBuiltIn.XIL_DEVICE_G</a></div><div class="ttdeci">XIL_DEVICE_Gstring  :=   &quot;7SERIES&quot;</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00037">FifoAsyncBuiltIn.vhd:37</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_acb911acc280f0b8d588dfe33638fd836"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#acb911acc280f0b8d588dfe33638fd836">FifoAsyncBuiltIn.mapping.FIFO_SIZE_C</a></div><div class="ttdeci">string  :=   GetFifoType(   DATA_WIDTH_G,   ADDR_WIDTH_G) FIFO_SIZE_C</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00098">FifoAsyncBuiltIn.vhd:98</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_af8ef8ae6d1b2afb01afa90df5f9e005e"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#af8ef8ae6d1b2afb01afa90df5f9e005e">FifoAsyncBuiltIn.wr_clk</a></div><div class="ttdeci">in wr_clksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00048">FifoAsyncBuiltIn.vhd:48</a></div></div>
<div class="ttc" id="classSynchronizerEdge_html_a76c3cfc32e3e265fe3dc7123c44636fd"><div class="ttname"><a href="classSynchronizerEdge.html#a76c3cfc32e3e265fe3dc7123c44636fd">SynchronizerEdge.risingEdge</a></div><div class="ttdeci">out risingEdgesl  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerEdge_8vhd_source.html#l00037">SynchronizerEdge.vhd:37</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a3196b3b4e0d7f57ea5fab706647b1fa4"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a3196b3b4e0d7f57ea5fab706647b1fa4">FifoAsyncBuiltIn.wr_ack</a></div><div class="ttdeci">out wr_acksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00052">FifoAsyncBuiltIn.vhd:52</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a2e14a1ebf09cbd9af7e90604e9cac8cd"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a2e14a1ebf09cbd9af7e90604e9cac8cd">FifoAsyncBuiltIn.empty</a></div><div class="ttdeci">out emptysl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00067">FifoAsyncBuiltIn.vhd:67</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_ac9d0fd649bb09079eb97e0431bab5b80"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#ac9d0fd649bb09079eb97e0431bab5b80">FifoAsyncBuiltIn.FWFT_EN_G</a></div><div class="ttdeci">FWFT_EN_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00035">FifoAsyncBuiltIn.vhd:35</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_aa1d9e3953ae19320012be2f7ede42971"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#aa1d9e3953ae19320012be2f7ede42971">FifoAsyncBuiltIn.mapping.dataOut</a></div><div class="ttdeci">slv(   DATA_WIDTH_G- 1 downto  0)   dataOut</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00123">FifoAsyncBuiltIn.vhd:123</a></div></div>
<div class="ttc" id="classRstSync_html_a8e88e6f77bd5e76d3b1571d208d8db1a"><div class="ttname"><a href="classRstSync.html#a8e88e6f77bd5e76d3b1571d208d8db1a">RstSync.RELEASE_DELAY_G</a></div><div class="ttdeci">RELEASE_DELAY_Ginteger   range  3 to    positive'high:= 3</div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00029">RstSync.vhd:29</a></div></div>
<div class="ttc" id="classRstSync_html"><div class="ttname"><a href="classRstSync.html">RstSync</a></div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00023">RstSync.vhd:23</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a679052ea3c06e78e1226fcab1eb05fd6"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a679052ea3c06e78e1226fcab1eb05fd6">FifoAsyncBuiltIn.SYNC_STAGES_G</a></div><div class="ttdeci">SYNC_STAGES_Ginteger   range  3 to ( 2** 24):= 3</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00038">FifoAsyncBuiltIn.vhd:38</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a7a400132db0852866914ee70c92fea59"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a7a400132db0852866914ee70c92fea59">FifoAsyncBuiltIn.mapping.rdGrayPntr</a></div><div class="ttdeci">slv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0') rdGrayPntr</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00105">FifoAsyncBuiltIn.vhd:105</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a6d911b9f06ce1e3a958bda21558461f2"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a6d911b9f06ce1e3a958bda21558461f2">FifoAsyncBuiltIn.overflow</a></div><div class="ttdeci">out overflowsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00053">FifoAsyncBuiltIn.vhd:53</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_af4a142605cb33c2b1ae85032d637e7f9"><div class="ttname"><a href="classFifoOutputPipeline.html#af4a142605cb33c2b1ae85032d637e7f9">FifoOutputPipeline.sRdEn</a></div><div class="ttdeci">out sRdEnsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00035">FifoOutputPipeline.vhd:35</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_ac808ccb55f1548155860e00f1e27987a"><div class="ttname"><a href="classSynchronizerVector.html#ac808ccb55f1548155860e00f1e27987a">SynchronizerVector.WIDTH_G</a></div><div class="ttdeci">WIDTH_Ginteger  := 16</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00031">SynchronizerVector.vhd:31</a></div></div>
<div class="ttc" id="classSynchronizerVector_html"><div class="ttname"><a href="classSynchronizerVector.html">SynchronizerVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00023">SynchronizerVector.vhd:23</a></div></div>
<div class="ttc" id="classSynchronizerEdge_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classSynchronizerEdge.html#a67a837684e4f18c2d236ac1d053b419b">SynchronizerEdge.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerEdge_8vhd_source.html#l00025">SynchronizerEdge.vhd:25</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a3ed487bad0714af9e8c0d9aac89d37bb"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a3ed487bad0714af9e8c0d9aac89d37bb">FifoAsyncBuiltIn.mapping.fifoWrRst</a></div><div class="ttdeci">sl  := '0' fifoWrRst</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_aff8f3db1739eaf4fd0c3559a76289a02"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#aff8f3db1739eaf4fd0c3559a76289a02">FifoAsyncBuiltIn.prog_empty</a></div><div class="ttdeci">out prog_emptysl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00065">FifoAsyncBuiltIn.vhd:65</a></div></div>
<div class="ttc" id="classRstSync_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classRstSync.html#a67a837684e4f18c2d236ac1d053b419b">RstSync.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="RstSync_8vhd_source.html#l00025">RstSync.vhd:25</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classFifoOutputPipeline.html#a67a837684e4f18c2d236ac1d053b419b">FifoOutputPipeline.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00026">FifoOutputPipeline.vhd:26</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a8645252baa9610da0b1ecf73811d25ae"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a8645252baa9610da0b1ecf73811d25ae">FifoAsyncBuiltIn.full</a></div><div class="ttdeci">out fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00056">FifoAsyncBuiltIn.vhd:56</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a4dbaf097084ce22beaa8de7007a11b1c"><div class="ttname"><a href="classFifoOutputPipeline.html#a4dbaf097084ce22beaa8de7007a11b1c">FifoOutputPipeline.mRdEn</a></div><div class="ttdeci">in mRdEnsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00039">FifoOutputPipeline.vhd:39</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_af611f23a233a3cbe506b8de4dc60560b"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#af611f23a233a3cbe506b8de4dc60560b">FifoAsyncBuiltIn.rd_en</a></div><div class="ttdeci">in rd_ensl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00060">FifoAsyncBuiltIn.vhd:60</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a608847e226c256a47ee2713644710553"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a608847e226c256a47ee2713644710553">FifoAsyncBuiltIn.din</a></div><div class="ttdeci">in dinslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00050">FifoAsyncBuiltIn.vhd:50</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_a6d3d313b093967716088bebbdd4f88a9"><div class="ttname"><a href="classSynchronizerVector.html#a6d3d313b093967716088bebbdd4f88a9">SynchronizerVector.dataOut</a></div><div class="ttdeci">out dataOutslv(   WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00037">SynchronizerVector.vhd:37</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a0fea2afc66f82ad0e2ee9f5264a8e6f2"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a0fea2afc66f82ad0e2ee9f5264a8e6f2">FifoAsyncBuiltIn.underflow</a></div><div class="ttdeci">out underflowsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00064">FifoAsyncBuiltIn.vhd:64</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_ad260d358bc565c9d4c0ba882cbb901ab"><div class="ttname"><a href="classFifoOutputPipeline.html#ad260d358bc565c9d4c0ba882cbb901ab">FifoOutputPipeline.mValid</a></div><div class="ttdeci">out mValidsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00038">FifoOutputPipeline.vhd:38</a></div></div>
<div class="ttc" id="classSynchronizerEdge_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classSynchronizerEdge.html#a8562dfa3c7970041e8fb901d9c0e4ecf">SynchronizerEdge.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerEdge_8vhd_source.html#l00033">SynchronizerEdge.vhd:33</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_afd0039e5a6c54f38982fe7c8fc1c0b08"><div class="ttname"><a href="classFifoOutputPipeline.html#afd0039e5a6c54f38982fe7c8fc1c0b08">FifoOutputPipeline.rst</a></div><div class="ttdeci">in rstsl  :=not    RST_POLARITY_G</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00042">FifoOutputPipeline.vhd:42</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a56d41a6a5664e62fd3843834ebb9fa6a"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a56d41a6a5664e62fd3843834ebb9fa6a">FifoAsyncBuiltIn.mapping.rcnt</a></div><div class="ttdeci">slv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0') rcnt</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00105">FifoAsyncBuiltIn.vhd:105</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a716ea08f0c8926dadc51439113a0fd3b"><div class="ttname"><a href="classFifoOutputPipeline.html#a716ea08f0c8926dadc51439113a0fd3b">FifoOutputPipeline.PIPE_STAGES_G</a></div><div class="ttdeci">PIPE_STAGES_Gnatural   range  0 to  16:= 1</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00030">FifoOutputPipeline.vhd:30</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_ad49e024c069590599462689c5687eda9"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#ad49e024c069590599462689c5687eda9">FifoAsyncBuiltIn.not_full</a></div><div class="ttdeci">out not_fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00057">FifoAsyncBuiltIn.vhd:57</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a400db103e7b52fb031db1b515eeafdaa"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a400db103e7b52fb031db1b515eeafdaa">FifoAsyncBuiltIn.rd_clk</a></div><div class="ttdeci">in rd_clksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00059">FifoAsyncBuiltIn.vhd:59</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_adbfde5da27dc15a6577e99a9607ab8b0"><div class="ttname"><a href="classFifoOutputPipeline.html#adbfde5da27dc15a6577e99a9607ab8b0">FifoOutputPipeline.sValid</a></div><div class="ttdeci">in sValidsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00034">FifoOutputPipeline.vhd:34</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a8c7fa28bd42c5e2599c8b0c15831cc76"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a8c7fa28bd42c5e2599c8b0c15831cc76">FifoAsyncBuiltIn.mapping.dummyWRERR</a></div><div class="ttdeci">sl  := '0' dummyWRERR</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a73f5c13f5b2d1926a7266870e91f087e"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a73f5c13f5b2d1926a7266870e91f087e">FifoAsyncBuiltIn.mapping.rdAddrPntr</a></div><div class="ttdeci">slv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0') rdAddrPntr</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00105">FifoAsyncBuiltIn.vhd:105</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_afe7c37c7504d944e84f0a5fd6c5f6c40"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#afe7c37c7504d944e84f0a5fd6c5f6c40">FifoAsyncBuiltIn.mapping.rstFull</a></div><div class="ttdeci">sl  := '0' rstFull</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a170955d156f5dd7d5001066e222527e8"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a170955d156f5dd7d5001066e222527e8">FifoAsyncBuiltIn.wr_en</a></div><div class="ttdeci">in wr_ensl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00049">FifoAsyncBuiltIn.vhd:49</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a04b2b321f81f02681a52c6c7d92ff12e"><div class="ttname"><a href="classFifoOutputPipeline.html#a04b2b321f81f02681a52c6c7d92ff12e">FifoOutputPipeline.DATA_WIDTH_G</a></div><div class="ttdeci">DATA_WIDTH_Ginteger   range  1 to ( 2** 24):= 16</div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00029">FifoOutputPipeline.vhd:29</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a4e5f242fd14f3459607c3da096820a0f"><div class="ttname"><a href="classFifoOutputPipeline.html#a4e5f242fd14f3459607c3da096820a0f">FifoOutputPipeline.sData</a></div><div class="ttdeci">in sDataslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00033">FifoOutputPipeline.vhd:33</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_ae2c18b79f6fdc1e6463a661bb572b143"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#ae2c18b79f6fdc1e6463a661bb572b143">FifoAsyncBuiltIn.prog_full</a></div><div class="ttdeci">out prog_fullsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00054">FifoAsyncBuiltIn.vhd:54</a></div></div>
<div class="ttc" id="classStdRtlPkg_html"><div class="ttname"><a href="classStdRtlPkg.html">StdRtlPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00023">StdRtlPkg.vhd:23</a></div></div>
<div class="ttc" id="classSynchronizerVector_html_afd0039e5a6c54f38982fe7c8fc1c0b08"><div class="ttname"><a href="classSynchronizerVector.html#afd0039e5a6c54f38982fe7c8fc1c0b08">SynchronizerVector.rst</a></div><div class="ttdeci">in rstsl  :=not    RST_POLARITY_G</div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerVector_8vhd_source.html#l00035">SynchronizerVector.vhd:35</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html"><div class="ttname"><a href="classFifoAsyncBuiltIn.html">FifoAsyncBuiltIn</a></div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00031">FifoAsyncBuiltIn.vhd:31</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a1af1ec6448f0f89061ca039d99e1cc61"><div class="ttname"><a href="classFifoOutputPipeline.html#a1af1ec6448f0f89061ca039d99e1cc61">FifoOutputPipeline.mData</a></div><div class="ttdeci">out mDataslv(   DATA_WIDTH_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00037">FifoOutputPipeline.vhd:37</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_ab666802aea48422e87b6a66c5643a3ee"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#ab666802aea48422e87b6a66c5643a3ee">FifoAsyncBuiltIn.mapping.rstDet</a></div><div class="ttdeci">sl  := '0' rstDet</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_a2ad2a5ebcc636049f58bbe6559ae9b02"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#a2ad2a5ebcc636049f58bbe6559ae9b02">FifoAsyncBuiltIn.mapping.progFull</a></div><div class="ttdeci">sl  := '0' progFull</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00121">FifoAsyncBuiltIn.vhd:121</a></div></div>
<div class="ttc" id="classFifoAsync_html_a0a6af6eef40212dbaf130d57ce711256"><div class="ttname"><a href="classFifoAsync.html#a0a6af6eef40212dbaf130d57ce711256">FifoAsync.ieee</a></div><div class="ttdeci">_library_ ieeeieee</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsync_8vhd_source.html#l00018">FifoAsync.vhd:18</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_aa51c3550775c3561dc4be5ade6ddb314"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#aa51c3550775c3561dc4be5ade6ddb314">FifoAsyncBuiltIn.mapping.wcnt</a></div><div class="ttdeci">slv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0') wcnt</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00105">FifoAsyncBuiltIn.vhd:105</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a690564d64aa8e37d3ffa7aa2c377f50e"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a690564d64aa8e37d3ffa7aa2c377f50e">FifoAsyncBuiltIn.PIPE_STAGES_G</a></div><div class="ttdeci">PIPE_STAGES_Gnatural   range  0 to  16:= 0</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00039">FifoAsyncBuiltIn.vhd:39</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_html_a5e055e2244f51a31f609da3af2c8a8c7"><div class="ttname"><a href="classFifoAsyncBuiltIn.html#a5e055e2244f51a31f609da3af2c8a8c7">FifoAsyncBuiltIn.rst</a></div><div class="ttdeci">in rstsl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00046">FifoAsyncBuiltIn.vhd:46</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_ac9bfc8d5c7862c8d34daeaedb44e1d8a"><div class="ttname"><a href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">StdRtlPkg.slv</a></div><div class="ttdeci">std_logic_vector   slv</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00027">StdRtlPkg.vhd:27</a></div></div>
<div class="ttc" id="classFifoAsyncBuiltIn_1_1mapping_html_aa73ed76b5a3c49173b592b8df2039479"><div class="ttname"><a href="classFifoAsyncBuiltIn_1_1mapping.html#aa73ed76b5a3c49173b592b8df2039479">FifoAsyncBuiltIn.mapping.wrGrayPntr</a></div><div class="ttdeci">slv(   ADDR_WIDTH_G- 1 downto  0)  :=( others =&gt; '0') wrGrayPntr</div><div class="ttdef"><b>Definition:</b> <a href="FifoAsyncBuiltIn_8vhd_source.html#l00105">FifoAsyncBuiltIn.vhd:105</a></div></div>
<div class="ttc" id="classSynchronizerEdge_html_a8d62ea2cb402887bf88e38207bab83ba"><div class="ttname"><a href="classSynchronizerEdge.html#a8d62ea2cb402887bf88e38207bab83ba">SynchronizerEdge.dataIn</a></div><div class="ttdeci">in dataInsl  </div><div class="ttdef"><b>Definition:</b> <a href="SynchronizerEdge_8vhd_source.html#l00035">SynchronizerEdge.vhd:35</a></div></div>
<div class="ttc" id="classFifoOutputPipeline_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classFifoOutputPipeline.html#a8562dfa3c7970041e8fb901d9c0e4ecf">FifoOutputPipeline.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="FifoOutputPipeline_8vhd_source.html#l00041">FifoOutputPipeline.vhd:41</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e914ee4d4a44400f1fdb170cb4ead18a.html">base</a></li><li class="navelem"><a class="el" href="dir_0f04a6cc626503d3cc7ede2198ee7a67.html">fifo</a></li><li class="navelem"><a class="el" href="dir_13dfeeed9d436b3a79c94c8aae99fd82.html">rtl</a></li><li class="navelem"><a class="el" href="FifoAsyncBuiltIn_8vhd.html">FifoAsyncBuiltIn.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
