Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Oct 26 15:05:13 2023
| Host         : brienne running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.844        0.000                      0                  514        0.130        0.000                      0                  514        2.100        0.000                       0                   227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
sysclk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_p            1.844        0.000                      0                  499        0.130        0.000                      0                  499        2.100        0.000                       0                   227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sysclk_p           sysclk_p                 3.959        0.000                      0                   15        0.334        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysclk_p                    
(none)                      sysclk_p      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :            0  Failing Endpoints,  Worst Slack        1.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 spiModule/r_bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spiModule/r_bitCount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.633ns (21.667%)  route 2.289ns (78.333%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 9.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.419     4.678    spiModule/clk_BUFG
    SLICE_X174Y218       FDRE                                         r  spiModule/r_bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y218       FDRE (Prop_fdre_C_Q)         0.259     4.937 r  spiModule/r_bitCount_reg[2]/Q
                         net (fo=10, routed)          0.735     5.673    spiModule/r_bitCount_reg_n_0_[2]
    SLICE_X174Y217       LUT3 (Prop_lut3_I0_O)        0.051     5.724 r  spiModule/r_bitCount[7]_i_3/O
                         net (fo=3, routed)           0.368     6.092    spiModule/r_bitCount[7]_i_3_n_0
    SLICE_X174Y216       LUT6 (Prop_lut6_I0_O)        0.138     6.230 r  spiModule/r_bitCount[2]_i_2/O
                         net (fo=7, routed)           0.511     6.741    spiModule/r_bitCount[2]_i_2_n_0
    SLICE_X174Y219       LUT4 (Prop_lut4_I3_O)        0.051     6.792 r  spiModule/r_bitCount[4]_i_4/O
                         net (fo=2, routed)           0.243     7.035    spiModule/r_bitCount[4]_i_4_n_0
    SLICE_X173Y219       LUT6 (Prop_lut6_I5_O)        0.134     7.169 r  spiModule/r_bitCount[4]_i_1/O
                         net (fo=8, routed)           0.431     7.600    spiModule/r_bitCount[4]_i_1_n_0
    SLICE_X174Y216       FDRE                                         r  spiModule/r_bitCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.286     9.259    spiModule/clk_BUFG
    SLICE_X174Y216       FDRE                                         r  spiModule/r_bitCount_reg[6]/C
                         clock pessimism              0.398     9.657    
                         clock uncertainty           -0.035     9.622    
    SLICE_X174Y216       FDRE (Setup_fdre_C_CE)      -0.178     9.444    spiModule/r_bitCount_reg[6]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 spiModule/r_bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spiModule/r_bitCount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.633ns (21.667%)  route 2.289ns (78.333%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 9.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.419     4.678    spiModule/clk_BUFG
    SLICE_X174Y218       FDRE                                         r  spiModule/r_bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y218       FDRE (Prop_fdre_C_Q)         0.259     4.937 r  spiModule/r_bitCount_reg[2]/Q
                         net (fo=10, routed)          0.735     5.673    spiModule/r_bitCount_reg_n_0_[2]
    SLICE_X174Y217       LUT3 (Prop_lut3_I0_O)        0.051     5.724 r  spiModule/r_bitCount[7]_i_3/O
                         net (fo=3, routed)           0.368     6.092    spiModule/r_bitCount[7]_i_3_n_0
    SLICE_X174Y216       LUT6 (Prop_lut6_I0_O)        0.138     6.230 r  spiModule/r_bitCount[2]_i_2/O
                         net (fo=7, routed)           0.511     6.741    spiModule/r_bitCount[2]_i_2_n_0
    SLICE_X174Y219       LUT4 (Prop_lut4_I3_O)        0.051     6.792 r  spiModule/r_bitCount[4]_i_4/O
                         net (fo=2, routed)           0.243     7.035    spiModule/r_bitCount[4]_i_4_n_0
    SLICE_X173Y219       LUT6 (Prop_lut6_I5_O)        0.134     7.169 r  spiModule/r_bitCount[4]_i_1/O
                         net (fo=8, routed)           0.431     7.600    spiModule/r_bitCount[4]_i_1_n_0
    SLICE_X174Y216       FDRE                                         r  spiModule/r_bitCount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.286     9.259    spiModule/clk_BUFG
    SLICE_X174Y216       FDRE                                         r  spiModule/r_bitCount_reg[7]/C
                         clock pessimism              0.398     9.657    
                         clock uncertainty           -0.035     9.622    
    SLICE_X174Y216       FDRE (Setup_fdre_C_CE)      -0.178     9.444    spiModule/r_bitCount_reg[7]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 r_resetCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_spiTXMSB_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.497ns (18.611%)  route 2.174ns (81.389%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 9.256 - 5.000 ) 
    Source Clock Delay      (SCD):    4.675ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.416     4.675    clk_BUFG
    SLICE_X177Y221       FDRE                                         r  r_resetCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y221       FDRE (Prop_fdre_C_Q)         0.223     4.898 f  r_resetCounter_reg[2]/Q
                         net (fo=2, routed)           0.550     5.448    rcv/r_resetCounter_reg[2]
    SLICE_X175Y223       LUT4 (Prop_lut4_I0_O)        0.043     5.491 f  rcv/r_ledval[7]_i_13/O
                         net (fo=1, routed)           0.376     5.867    rcv/r_ledval[7]_i_13_n_0
    SLICE_X176Y222       LUT5 (Prop_lut5_I1_O)        0.043     5.910 r  rcv/r_ledval[7]_i_6/O
                         net (fo=19, routed)          0.447     6.357    rcv/r_resetCounter_reg_20_sn_1
    SLICE_X175Y224       LUT5 (Prop_lut5_I0_O)        0.048     6.405 r  rcv/r_regaddr[7]_i_4/O
                         net (fo=19, routed)          0.399     6.804    rcv_n_13
    SLICE_X176Y219       LUT5 (Prop_lut5_I4_O)        0.140     6.944 r  r_spiTXMSB[7]_i_1/O
                         net (fo=8, routed)           0.402     7.346    r_spiTXMSB[7]_i_1_n_0
    SLICE_X175Y220       FDRE                                         r  r_spiTXMSB_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.283     9.256    clk_BUFG
    SLICE_X175Y220       FDRE                                         r  r_spiTXMSB_reg[0]/C
                         clock pessimism              0.372     9.628    
                         clock uncertainty           -0.035     9.593    
    SLICE_X175Y220       FDRE (Setup_fdre_C_R)       -0.399     9.194    r_spiTXMSB_reg[0]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 r_resetCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_spiTXMSB_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.497ns (18.611%)  route 2.174ns (81.389%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 9.256 - 5.000 ) 
    Source Clock Delay      (SCD):    4.675ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.416     4.675    clk_BUFG
    SLICE_X177Y221       FDRE                                         r  r_resetCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y221       FDRE (Prop_fdre_C_Q)         0.223     4.898 f  r_resetCounter_reg[2]/Q
                         net (fo=2, routed)           0.550     5.448    rcv/r_resetCounter_reg[2]
    SLICE_X175Y223       LUT4 (Prop_lut4_I0_O)        0.043     5.491 f  rcv/r_ledval[7]_i_13/O
                         net (fo=1, routed)           0.376     5.867    rcv/r_ledval[7]_i_13_n_0
    SLICE_X176Y222       LUT5 (Prop_lut5_I1_O)        0.043     5.910 r  rcv/r_ledval[7]_i_6/O
                         net (fo=19, routed)          0.447     6.357    rcv/r_resetCounter_reg_20_sn_1
    SLICE_X175Y224       LUT5 (Prop_lut5_I0_O)        0.048     6.405 r  rcv/r_regaddr[7]_i_4/O
                         net (fo=19, routed)          0.399     6.804    rcv_n_13
    SLICE_X176Y219       LUT5 (Prop_lut5_I4_O)        0.140     6.944 r  r_spiTXMSB[7]_i_1/O
                         net (fo=8, routed)           0.402     7.346    r_spiTXMSB[7]_i_1_n_0
    SLICE_X175Y220       FDRE                                         r  r_spiTXMSB_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.283     9.256    clk_BUFG
    SLICE_X175Y220       FDRE                                         r  r_spiTXMSB_reg[1]/C
                         clock pessimism              0.372     9.628    
                         clock uncertainty           -0.035     9.593    
    SLICE_X175Y220       FDRE (Setup_fdre_C_R)       -0.399     9.194    r_spiTXMSB_reg[1]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 r_resetCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_spiTXMSB_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.497ns (18.611%)  route 2.174ns (81.389%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 9.256 - 5.000 ) 
    Source Clock Delay      (SCD):    4.675ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.416     4.675    clk_BUFG
    SLICE_X177Y221       FDRE                                         r  r_resetCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y221       FDRE (Prop_fdre_C_Q)         0.223     4.898 f  r_resetCounter_reg[2]/Q
                         net (fo=2, routed)           0.550     5.448    rcv/r_resetCounter_reg[2]
    SLICE_X175Y223       LUT4 (Prop_lut4_I0_O)        0.043     5.491 f  rcv/r_ledval[7]_i_13/O
                         net (fo=1, routed)           0.376     5.867    rcv/r_ledval[7]_i_13_n_0
    SLICE_X176Y222       LUT5 (Prop_lut5_I1_O)        0.043     5.910 r  rcv/r_ledval[7]_i_6/O
                         net (fo=19, routed)          0.447     6.357    rcv/r_resetCounter_reg_20_sn_1
    SLICE_X175Y224       LUT5 (Prop_lut5_I0_O)        0.048     6.405 r  rcv/r_regaddr[7]_i_4/O
                         net (fo=19, routed)          0.399     6.804    rcv_n_13
    SLICE_X176Y219       LUT5 (Prop_lut5_I4_O)        0.140     6.944 r  r_spiTXMSB[7]_i_1/O
                         net (fo=8, routed)           0.402     7.346    r_spiTXMSB[7]_i_1_n_0
    SLICE_X175Y220       FDRE                                         r  r_spiTXMSB_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.283     9.256    clk_BUFG
    SLICE_X175Y220       FDRE                                         r  r_spiTXMSB_reg[2]/C
                         clock pessimism              0.372     9.628    
                         clock uncertainty           -0.035     9.593    
    SLICE_X175Y220       FDRE (Setup_fdre_C_R)       -0.399     9.194    r_spiTXMSB_reg[2]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 r_resetCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_spiTXMSB_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.497ns (18.611%)  route 2.174ns (81.389%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 9.256 - 5.000 ) 
    Source Clock Delay      (SCD):    4.675ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.416     4.675    clk_BUFG
    SLICE_X177Y221       FDRE                                         r  r_resetCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y221       FDRE (Prop_fdre_C_Q)         0.223     4.898 f  r_resetCounter_reg[2]/Q
                         net (fo=2, routed)           0.550     5.448    rcv/r_resetCounter_reg[2]
    SLICE_X175Y223       LUT4 (Prop_lut4_I0_O)        0.043     5.491 f  rcv/r_ledval[7]_i_13/O
                         net (fo=1, routed)           0.376     5.867    rcv/r_ledval[7]_i_13_n_0
    SLICE_X176Y222       LUT5 (Prop_lut5_I1_O)        0.043     5.910 r  rcv/r_ledval[7]_i_6/O
                         net (fo=19, routed)          0.447     6.357    rcv/r_resetCounter_reg_20_sn_1
    SLICE_X175Y224       LUT5 (Prop_lut5_I0_O)        0.048     6.405 r  rcv/r_regaddr[7]_i_4/O
                         net (fo=19, routed)          0.399     6.804    rcv_n_13
    SLICE_X176Y219       LUT5 (Prop_lut5_I4_O)        0.140     6.944 r  r_spiTXMSB[7]_i_1/O
                         net (fo=8, routed)           0.402     7.346    r_spiTXMSB[7]_i_1_n_0
    SLICE_X175Y220       FDRE                                         r  r_spiTXMSB_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.283     9.256    clk_BUFG
    SLICE_X175Y220       FDRE                                         r  r_spiTXMSB_reg[5]/C
                         clock pessimism              0.372     9.628    
                         clock uncertainty           -0.035     9.593    
    SLICE_X175Y220       FDRE (Setup_fdre_C_R)       -0.399     9.194    r_spiTXMSB_reg[5]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 r_resetCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_spiTXMSB_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.497ns (18.611%)  route 2.174ns (81.389%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 9.256 - 5.000 ) 
    Source Clock Delay      (SCD):    4.675ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.416     4.675    clk_BUFG
    SLICE_X177Y221       FDRE                                         r  r_resetCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y221       FDRE (Prop_fdre_C_Q)         0.223     4.898 f  r_resetCounter_reg[2]/Q
                         net (fo=2, routed)           0.550     5.448    rcv/r_resetCounter_reg[2]
    SLICE_X175Y223       LUT4 (Prop_lut4_I0_O)        0.043     5.491 f  rcv/r_ledval[7]_i_13/O
                         net (fo=1, routed)           0.376     5.867    rcv/r_ledval[7]_i_13_n_0
    SLICE_X176Y222       LUT5 (Prop_lut5_I1_O)        0.043     5.910 r  rcv/r_ledval[7]_i_6/O
                         net (fo=19, routed)          0.447     6.357    rcv/r_resetCounter_reg_20_sn_1
    SLICE_X175Y224       LUT5 (Prop_lut5_I0_O)        0.048     6.405 r  rcv/r_regaddr[7]_i_4/O
                         net (fo=19, routed)          0.399     6.804    rcv_n_13
    SLICE_X176Y219       LUT5 (Prop_lut5_I4_O)        0.140     6.944 r  r_spiTXMSB[7]_i_1/O
                         net (fo=8, routed)           0.402     7.346    r_spiTXMSB[7]_i_1_n_0
    SLICE_X175Y220       FDRE                                         r  r_spiTXMSB_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.283     9.256    clk_BUFG
    SLICE_X175Y220       FDRE                                         r  r_spiTXMSB_reg[6]/C
                         clock pessimism              0.372     9.628    
                         clock uncertainty           -0.035     9.593    
    SLICE_X175Y220       FDRE (Setup_fdre_C_R)       -0.399     9.194    r_spiTXMSB_reg[6]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 spiModule/r_bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spiModule/r_bitCount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.633ns (22.284%)  route 2.208ns (77.716%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 9.258 - 5.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.419     4.678    spiModule/clk_BUFG
    SLICE_X174Y218       FDRE                                         r  spiModule/r_bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y218       FDRE (Prop_fdre_C_Q)         0.259     4.937 r  spiModule/r_bitCount_reg[2]/Q
                         net (fo=10, routed)          0.735     5.673    spiModule/r_bitCount_reg_n_0_[2]
    SLICE_X174Y217       LUT3 (Prop_lut3_I0_O)        0.051     5.724 r  spiModule/r_bitCount[7]_i_3/O
                         net (fo=3, routed)           0.368     6.092    spiModule/r_bitCount[7]_i_3_n_0
    SLICE_X174Y216       LUT6 (Prop_lut6_I0_O)        0.138     6.230 r  spiModule/r_bitCount[2]_i_2/O
                         net (fo=7, routed)           0.511     6.741    spiModule/r_bitCount[2]_i_2_n_0
    SLICE_X174Y219       LUT4 (Prop_lut4_I3_O)        0.051     6.792 r  spiModule/r_bitCount[4]_i_4/O
                         net (fo=2, routed)           0.243     7.035    spiModule/r_bitCount[4]_i_4_n_0
    SLICE_X173Y219       LUT6 (Prop_lut6_I5_O)        0.134     7.169 r  spiModule/r_bitCount[4]_i_1/O
                         net (fo=8, routed)           0.350     7.519    spiModule/r_bitCount[4]_i_1_n_0
    SLICE_X174Y217       FDRE                                         r  spiModule/r_bitCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.285     9.258    spiModule/clk_BUFG
    SLICE_X174Y217       FDRE                                         r  spiModule/r_bitCount_reg[3]/C
                         clock pessimism              0.398     9.656    
                         clock uncertainty           -0.035     9.621    
    SLICE_X174Y217       FDRE (Setup_fdre_C_CE)      -0.178     9.443    spiModule/r_bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 spiModule/r_bitCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spiModule/r_bitCount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.633ns (22.284%)  route 2.208ns (77.716%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 9.258 - 5.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.419     4.678    spiModule/clk_BUFG
    SLICE_X174Y218       FDRE                                         r  spiModule/r_bitCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y218       FDRE (Prop_fdre_C_Q)         0.259     4.937 r  spiModule/r_bitCount_reg[2]/Q
                         net (fo=10, routed)          0.735     5.673    spiModule/r_bitCount_reg_n_0_[2]
    SLICE_X174Y217       LUT3 (Prop_lut3_I0_O)        0.051     5.724 r  spiModule/r_bitCount[7]_i_3/O
                         net (fo=3, routed)           0.368     6.092    spiModule/r_bitCount[7]_i_3_n_0
    SLICE_X174Y216       LUT6 (Prop_lut6_I0_O)        0.138     6.230 r  spiModule/r_bitCount[2]_i_2/O
                         net (fo=7, routed)           0.511     6.741    spiModule/r_bitCount[2]_i_2_n_0
    SLICE_X174Y219       LUT4 (Prop_lut4_I3_O)        0.051     6.792 r  spiModule/r_bitCount[4]_i_4/O
                         net (fo=2, routed)           0.243     7.035    spiModule/r_bitCount[4]_i_4_n_0
    SLICE_X173Y219       LUT6 (Prop_lut6_I5_O)        0.134     7.169 r  spiModule/r_bitCount[4]_i_1/O
                         net (fo=8, routed)           0.350     7.519    spiModule/r_bitCount[4]_i_1_n_0
    SLICE_X174Y217       FDRE                                         r  spiModule/r_bitCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.285     9.258    spiModule/clk_BUFG
    SLICE_X174Y217       FDRE                                         r  spiModule/r_bitCount_reg[5]/C
                         clock pessimism              0.398     9.656    
                         clock uncertainty           -0.035     9.621    
    SLICE_X174Y217       FDRE (Setup_fdre_C_CE)      -0.178     9.443    spiModule/r_bitCount_reg[5]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 r_resetCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_spiTXMSB_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.497ns (18.952%)  route 2.125ns (81.048%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 9.258 - 5.000 ) 
    Source Clock Delay      (SCD):    4.675ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.416     4.675    clk_BUFG
    SLICE_X177Y221       FDRE                                         r  r_resetCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y221       FDRE (Prop_fdre_C_Q)         0.223     4.898 f  r_resetCounter_reg[2]/Q
                         net (fo=2, routed)           0.550     5.448    rcv/r_resetCounter_reg[2]
    SLICE_X175Y223       LUT4 (Prop_lut4_I0_O)        0.043     5.491 f  rcv/r_ledval[7]_i_13/O
                         net (fo=1, routed)           0.376     5.867    rcv/r_ledval[7]_i_13_n_0
    SLICE_X176Y222       LUT5 (Prop_lut5_I1_O)        0.043     5.910 r  rcv/r_ledval[7]_i_6/O
                         net (fo=19, routed)          0.447     6.357    rcv/r_resetCounter_reg_20_sn_1
    SLICE_X175Y224       LUT5 (Prop_lut5_I0_O)        0.048     6.405 r  rcv/r_regaddr[7]_i_4/O
                         net (fo=19, routed)          0.399     6.804    rcv_n_13
    SLICE_X176Y219       LUT5 (Prop_lut5_I4_O)        0.140     6.944 r  r_spiTXMSB[7]_i_1/O
                         net (fo=8, routed)           0.354     7.298    r_spiTXMSB[7]_i_1_n_0
    SLICE_X177Y219       FDRE                                         r  r_spiTXMSB_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.285     9.258    clk_BUFG
    SLICE_X177Y219       FDRE                                         r  r_spiTXMSB_reg[3]/C
                         clock pessimism              0.398     9.656    
                         clock uncertainty           -0.035     9.621    
    SLICE_X177Y219       FDRE (Setup_fdre_C_R)       -0.399     9.222    r_spiTXMSB_reg[3]
  -------------------------------------------------------------------
                         required time                          9.222    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  1.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 trx/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.241%)  route 0.100ns (43.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.637     2.326    trx/clk_BUFG
    SLICE_X173Y215       FDRE                                         r  trx/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y215       FDRE (Prop_fdre_C_Q)         0.100     2.426 r  trx/counter_reg[6]/Q
                         net (fo=4, routed)           0.100     2.526    trx/counter_reg[6]
    SLICE_X172Y215       LUT3 (Prop_lut3_I2_O)        0.028     2.554 r  trx/counter[7]_i_3/O
                         net (fo=1, routed)           0.000     2.554    trx/counter[7]_i_3_n_0
    SLICE_X172Y215       FDRE                                         r  trx/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.839     2.688    trx/clk_BUFG
    SLICE_X172Y215       FDRE                                         r  trx/counter_reg[7]/C
                         clock pessimism             -0.351     2.337    
    SLICE_X172Y215       FDRE (Hold_fdre_C_D)         0.087     2.424    trx/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 SYNCING/r_syncRequestForwarded_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SYNCING/r_syncTrigger_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.118ns (64.689%)  route 0.064ns (35.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.662     2.351    SYNCING/clk_BUFG
    SLICE_X178Y218       FDRE                                         r  SYNCING/r_syncRequestForwarded_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y218       FDRE (Prop_fdre_C_Q)         0.118     2.469 r  SYNCING/r_syncRequestForwarded_reg/Q
                         net (fo=2, routed)           0.064     2.534    SYNCING/r_syncRequestForwarded_reg_n_0
    SLICE_X178Y218       FDRE                                         r  SYNCING/r_syncTrigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.864     2.713    SYNCING/clk_BUFG
    SLICE_X178Y218       FDRE                                         r  SYNCING/r_syncTrigger_reg/C
                         clock pessimism             -0.362     2.351    
    SLICE_X178Y218       FDRE (Hold_fdre_C_D)         0.042     2.393    SYNCING/r_syncTrigger_reg
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 r_spiTXLSB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spiModule/r_dataToSend_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.481%)  route 0.095ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.660     2.349    clk_BUFG
    SLICE_X176Y219       FDRE                                         r  r_spiTXLSB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y219       FDRE (Prop_fdre_C_Q)         0.118     2.467 r  r_spiTXLSB_reg[2]/Q
                         net (fo=1, routed)           0.095     2.562    spiModule/r_dataToSend_reg[15]_0[2]
    SLICE_X176Y218       FDRE                                         r  spiModule/r_dataToSend_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.863     2.712    spiModule/clk_BUFG
    SLICE_X176Y218       FDRE                                         r  spiModule/r_dataToSend_reg[2]/C
                         clock pessimism             -0.350     2.362    
    SLICE_X176Y218       FDRE (Hold_fdre_C_D)         0.059     2.421    spiModule/r_dataToSend_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rcv/r_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rcv/data_recv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.436%)  route 0.115ns (53.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.628     2.317    rcv/clk_BUFG
    SLICE_X173Y225       FDRE                                         r  rcv/r_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y225       FDRE (Prop_fdre_C_Q)         0.100     2.417 r  rcv/r_shift_reg[4]/Q
                         net (fo=2, routed)           0.115     2.533    rcv/r_shift_reg_n_0_[4]
    SLICE_X173Y224       FDRE                                         r  rcv/data_recv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.829     2.678    rcv/clk_BUFG
    SLICE_X173Y224       FDRE                                         r  rcv/data_recv_reg[4]/C
                         clock pessimism             -0.328     2.350    
    SLICE_X173Y224       FDRE (Hold_fdre_C_D)         0.041     2.391    rcv/data_recv_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rcv/r_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rcv/data_recv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.436%)  route 0.115ns (53.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.628     2.317    rcv/clk_BUFG
    SLICE_X173Y225       FDRE                                         r  rcv/r_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y225       FDRE (Prop_fdre_C_Q)         0.100     2.417 r  rcv/r_shift_reg[1]/Q
                         net (fo=2, routed)           0.115     2.533    rcv/r_shift_reg_n_0_[1]
    SLICE_X173Y224       FDRE                                         r  rcv/data_recv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.829     2.678    rcv/clk_BUFG
    SLICE_X173Y224       FDRE                                         r  rcv/data_recv_reg[1]/C
                         clock pessimism             -0.328     2.350    
    SLICE_X173Y224       FDRE (Hold_fdre_C_D)         0.040     2.390    rcv/data_recv_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rcv/r_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rcv/data_recv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.436%)  route 0.115ns (53.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.628     2.317    rcv/clk_BUFG
    SLICE_X173Y225       FDRE                                         r  rcv/r_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y225       FDRE (Prop_fdre_C_Q)         0.100     2.417 r  rcv/r_shift_reg[2]/Q
                         net (fo=2, routed)           0.115     2.533    rcv/r_shift_reg_n_0_[2]
    SLICE_X173Y224       FDRE                                         r  rcv/data_recv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.829     2.678    rcv/clk_BUFG
    SLICE_X173Y224       FDRE                                         r  rcv/data_recv_reg[2]/C
                         clock pessimism             -0.328     2.350    
    SLICE_X173Y224       FDRE (Hold_fdre_C_D)         0.038     2.388    rcv/data_recv_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 r_tempRegVal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            r_spiACTPLL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.393%)  route 0.120ns (54.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.655     2.344    clk_BUFG
    SLICE_X175Y223       FDRE                                         r  r_tempRegVal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y223       FDRE (Prop_fdre_C_Q)         0.100     2.444 r  r_tempRegVal_reg[1]/Q
                         net (fo=5, routed)           0.120     2.564    r_tempRegVal_reg_n_0_[1]
    SLICE_X174Y221       FDRE                                         r  r_spiACTPLL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.859     2.708    clk_BUFG
    SLICE_X174Y221       FDRE                                         r  r_spiACTPLL_reg[1]/C
                         clock pessimism             -0.350     2.358    
    SLICE_X174Y221       FDRE (Hold_fdre_C_D)         0.059     2.417    r_spiACTPLL_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 r_spiTXMSB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spiModule/r_dataToSend_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.630%)  route 0.094ns (48.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.660     2.349    clk_BUFG
    SLICE_X177Y219       FDRE                                         r  r_spiTXMSB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y219       FDRE (Prop_fdre_C_Q)         0.100     2.449 r  r_spiTXMSB_reg[4]/Q
                         net (fo=1, routed)           0.094     2.543    spiModule/r_dataToSend_reg[15]_0[12]
    SLICE_X177Y220       FDRE                                         r  spiModule/r_dataToSend_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.861     2.710    spiModule/clk_BUFG
    SLICE_X177Y220       FDRE                                         r  spiModule/r_dataToSend_reg[12]/C
                         clock pessimism             -0.350     2.360    
    SLICE_X177Y220       FDRE (Hold_fdre_C_D)         0.033     2.393    spiModule/r_dataToSend_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 spiModule/r_bitCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spiModule/r_bitCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.146ns (57.420%)  route 0.108ns (42.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.660     2.349    spiModule/clk_BUFG
    SLICE_X174Y218       FDRE                                         r  spiModule/r_bitCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y218       FDRE (Prop_fdre_C_Q)         0.118     2.467 r  spiModule/r_bitCount_reg[4]/Q
                         net (fo=6, routed)           0.108     2.575    spiModule/r_bitCount_reg_n_0_[4]
    SLICE_X174Y217       LUT6 (Prop_lut6_I1_O)        0.028     2.603 r  spiModule/r_bitCount[5]_i_1/O
                         net (fo=1, routed)           0.000     2.603    spiModule/r_bitCount[5]_i_1_n_0
    SLICE_X174Y217       FDRE                                         r  spiModule/r_bitCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.863     2.712    spiModule/clk_BUFG
    SLICE_X174Y217       FDRE                                         r  spiModule/r_bitCount_reg[5]/C
                         clock pessimism             -0.350     2.362    
    SLICE_X174Y217       FDRE (Hold_fdre_C_D)         0.087     2.449    spiModule/r_bitCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rcv/r_shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rcv/data_recv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.685%)  route 0.105ns (51.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.630     2.319    rcv/clk_BUFG
    SLICE_X173Y222       FDRE                                         r  rcv/r_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y222       FDRE (Prop_fdre_C_Q)         0.100     2.419 r  rcv/r_shift_reg[0]/Q
                         net (fo=2, routed)           0.105     2.525    rcv/r_shift_reg_n_0_[0]
    SLICE_X173Y223       FDRE                                         r  rcv/data_recv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.830     2.679    rcv/clk_BUFG
    SLICE_X173Y223       FDRE                                         r  rcv/data_recv_reg[0]/C
                         clock pessimism             -0.350     2.329    
    SLICE_X173Y223       FDRE (Hold_fdre_C_D)         0.040     2.369    rcv/data_recv_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.408         5.000       3.591      BUFGCTRL_X0Y16  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X176Y223  FSM_sequential_r_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X174Y221  r_spiACTPLL_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X174Y221  r_spiACTPLL_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X174Y221  r_spiACTPLL_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X174Y221  r_spiACTPLL_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X175Y219  r_spiREGADDR_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X176Y219  r_spiTXLSB_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X175Y220  r_spiTXMSB_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X175Y223  r_tempRegVal_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X176Y223  FSM_sequential_r_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X176Y223  FSM_sequential_r_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X174Y221  r_spiACTPLL_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X174Y221  r_spiACTPLL_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X174Y221  r_spiACTPLL_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X174Y221  r_spiACTPLL_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X174Y221  r_spiACTPLL_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X174Y221  r_spiACTPLL_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X174Y221  r_spiACTPLL_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X174Y221  r_spiACTPLL_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X176Y223  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X176Y223  FSM_sequential_r_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X176Y223  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X176Y223  FSM_sequential_r_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X176Y223  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X176Y223  FSM_sequential_r_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X174Y225  r_ledval_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X174Y225  r_ledval_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X175Y224  r_ledval_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X175Y224  r_ledval_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.204ns (29.596%)  route 0.485ns (70.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 9.217 - 5.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.376     4.635    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.204     4.839 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.485     5.325    trx/div/AR[0]
    SLICE_X171Y214       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.244     9.217    trx/div/clk_BUFG
    SLICE_X171Y214       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism              0.397     9.614    
                         clock uncertainty           -0.035     9.579    
    SLICE_X171Y214       FDCE (Recov_fdce_C_CLR)     -0.295     9.284    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[4]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.204ns (29.596%)  route 0.485ns (70.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 9.217 - 5.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.376     4.635    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.204     4.839 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.485     5.325    trx/div/AR[0]
    SLICE_X171Y214       FDCE                                         f  trx/div/r_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.244     9.217    trx/div/clk_BUFG
    SLICE_X171Y214       FDCE                                         r  trx/div/r_count_reg[4]/C
                         clock pessimism              0.397     9.614    
                         clock uncertainty           -0.035     9.579    
    SLICE_X171Y214       FDCE (Recov_fdce_C_CLR)     -0.295     9.284    trx/div/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[5]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.204ns (29.596%)  route 0.485ns (70.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 9.217 - 5.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.376     4.635    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.204     4.839 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.485     5.325    trx/div/AR[0]
    SLICE_X171Y214       FDCE                                         f  trx/div/r_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.244     9.217    trx/div/clk_BUFG
    SLICE_X171Y214       FDCE                                         r  trx/div/r_count_reg[5]/C
                         clock pessimism              0.397     9.614    
                         clock uncertainty           -0.035     9.579    
    SLICE_X171Y214       FDCE (Recov_fdce_C_CLR)     -0.295     9.284    trx/div/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[6]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.204ns (29.596%)  route 0.485ns (70.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 9.217 - 5.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.376     4.635    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.204     4.839 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.485     5.325    trx/div/AR[0]
    SLICE_X171Y214       FDCE                                         f  trx/div/r_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.244     9.217    trx/div/clk_BUFG
    SLICE_X171Y214       FDCE                                         r  trx/div/r_count_reg[6]/C
                         clock pessimism              0.397     9.614    
                         clock uncertainty           -0.035     9.579    
    SLICE_X171Y214       FDCE (Recov_fdce_C_CLR)     -0.295     9.284    trx/div/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[7]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.204ns (29.596%)  route 0.485ns (70.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 9.217 - 5.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.376     4.635    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.204     4.839 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.485     5.325    trx/div/AR[0]
    SLICE_X171Y214       FDCE                                         f  trx/div/r_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.244     9.217    trx/div/clk_BUFG
    SLICE_X171Y214       FDCE                                         r  trx/div/r_count_reg[7]/C
                         clock pessimism              0.397     9.614    
                         clock uncertainty           -0.035     9.579    
    SLICE_X171Y214       FDCE (Recov_fdce_C_CLR)     -0.295     9.284    trx/div/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[8]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.204ns (29.596%)  route 0.485ns (70.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 9.217 - 5.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.376     4.635    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.204     4.839 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.485     5.325    trx/div/AR[0]
    SLICE_X171Y214       FDCE                                         f  trx/div/r_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.244     9.217    trx/div/clk_BUFG
    SLICE_X171Y214       FDCE                                         r  trx/div/r_count_reg[8]/C
                         clock pessimism              0.397     9.614    
                         clock uncertainty           -0.035     9.579    
    SLICE_X171Y214       FDCE (Recov_fdce_C_CLR)     -0.295     9.284    trx/div/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.204ns (37.246%)  route 0.344ns (62.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 9.217 - 5.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.376     4.635    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.204     4.839 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.344     5.183    trx/div/AR[0]
    SLICE_X173Y214       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.244     9.217    trx/div/clk_BUFG
    SLICE_X173Y214       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism              0.397     9.614    
                         clock uncertainty           -0.035     9.579    
    SLICE_X173Y214       FDCE (Recov_fdce_C_CLR)     -0.295     9.284    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -5.183    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.204ns (37.246%)  route 0.344ns (62.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 9.217 - 5.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.376     4.635    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.204     4.839 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.344     5.183    trx/div/AR[0]
    SLICE_X173Y214       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.244     9.217    trx/div/clk_BUFG
    SLICE_X173Y214       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism              0.397     9.614    
                         clock uncertainty           -0.035     9.579    
    SLICE_X173Y214       FDCE (Recov_fdce_C_CLR)     -0.295     9.284    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -5.183    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.204ns (37.246%)  route 0.344ns (62.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 9.217 - 5.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.376     4.635    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.204     4.839 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.344     5.183    trx/div/AR[0]
    SLICE_X173Y214       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.244     9.217    trx/div/clk_BUFG
    SLICE_X173Y214       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism              0.397     9.614    
                         clock uncertainty           -0.035     9.579    
    SLICE_X173Y214       FDCE (Recov_fdce_C_CLR)     -0.295     9.284    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -5.183    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.204ns (37.246%)  route 0.344ns (62.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns = ( 9.217 - 5.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.376     4.635    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.204     4.839 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.344     5.183    trx/div/AR[0]
    SLICE_X173Y214       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     7.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.244     9.217    trx/div/clk_BUFG
    SLICE_X173Y214       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism              0.397     9.614    
                         clock uncertainty           -0.035     9.579    
    SLICE_X173Y214       FDCE (Recov_fdce_C_CLR)     -0.295     9.284    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.284    
                         arrival time                          -5.183    
  -------------------------------------------------------------------
                         slack                                  4.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[10]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.933%)  route 0.149ns (62.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.636     2.325    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.091     2.416 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.149     2.565    trx/div/AR[0]
    SLICE_X171Y215       FDCE                                         f  trx/div/r_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.839     2.688    trx/div/clk_BUFG
    SLICE_X171Y215       FDCE                                         r  trx/div/r_count_reg[10]/C
                         clock pessimism             -0.350     2.338    
    SLICE_X171Y215       FDCE (Remov_fdce_C_CLR)     -0.107     2.231    trx/div/r_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[11]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.933%)  route 0.149ns (62.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.636     2.325    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.091     2.416 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.149     2.565    trx/div/AR[0]
    SLICE_X171Y215       FDCE                                         f  trx/div/r_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.839     2.688    trx/div/clk_BUFG
    SLICE_X171Y215       FDCE                                         r  trx/div/r_count_reg[11]/C
                         clock pessimism             -0.350     2.338    
    SLICE_X171Y215       FDCE (Remov_fdce_C_CLR)     -0.107     2.231    trx/div/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[13]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.933%)  route 0.149ns (62.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.636     2.325    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.091     2.416 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.149     2.565    trx/div/AR[0]
    SLICE_X171Y215       FDCE                                         f  trx/div/r_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.839     2.688    trx/div/clk_BUFG
    SLICE_X171Y215       FDCE                                         r  trx/div/r_count_reg[13]/C
                         clock pessimism             -0.350     2.338    
    SLICE_X171Y215       FDCE (Remov_fdce_C_CLR)     -0.107     2.231    trx/div/r_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[9]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.933%)  route 0.149ns (62.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.636     2.325    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.091     2.416 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.149     2.565    trx/div/AR[0]
    SLICE_X171Y215       FDCE                                         f  trx/div/r_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.839     2.688    trx/div/clk_BUFG
    SLICE_X171Y215       FDCE                                         r  trx/div/r_count_reg[9]/C
                         clock pessimism             -0.350     2.338    
    SLICE_X171Y215       FDCE (Remov_fdce_C_CLR)     -0.107     2.231    trx/div/r_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/clk_out_reg/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.586%)  route 0.165ns (64.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.636     2.325    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.091     2.416 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.165     2.581    trx/div/AR[0]
    SLICE_X173Y214       FDCE                                         f  trx/div/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.840     2.689    trx/div/clk_BUFG
    SLICE_X173Y214       FDCE                                         r  trx/div/clk_out_reg/C
                         clock pessimism             -0.350     2.339    
    SLICE_X173Y214       FDCE (Remov_fdce_C_CLR)     -0.107     2.232    trx/div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[0]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.586%)  route 0.165ns (64.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.636     2.325    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.091     2.416 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.165     2.581    trx/div/AR[0]
    SLICE_X173Y214       FDCE                                         f  trx/div/r_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.840     2.689    trx/div/clk_BUFG
    SLICE_X173Y214       FDCE                                         r  trx/div/r_count_reg[0]/C
                         clock pessimism             -0.350     2.339    
    SLICE_X173Y214       FDCE (Remov_fdce_C_CLR)     -0.107     2.232    trx/div/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[1]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.586%)  route 0.165ns (64.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.636     2.325    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.091     2.416 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.165     2.581    trx/div/AR[0]
    SLICE_X173Y214       FDCE                                         f  trx/div/r_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.840     2.689    trx/div/clk_BUFG
    SLICE_X173Y214       FDCE                                         r  trx/div/r_count_reg[1]/C
                         clock pessimism             -0.350     2.339    
    SLICE_X173Y214       FDCE (Remov_fdce_C_CLR)     -0.107     2.232    trx/div/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[2]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.586%)  route 0.165ns (64.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.636     2.325    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.091     2.416 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.165     2.581    trx/div/AR[0]
    SLICE_X173Y214       FDCE                                         f  trx/div/r_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.840     2.689    trx/div/clk_BUFG
    SLICE_X173Y214       FDCE                                         r  trx/div/r_count_reg[2]/C
                         clock pessimism             -0.350     2.339    
    SLICE_X173Y214       FDCE (Remov_fdce_C_CLR)     -0.107     2.232    trx/div/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[3]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.091ns (35.586%)  route 0.165ns (64.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.636     2.325    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.091     2.416 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.165     2.581    trx/div/AR[0]
    SLICE_X173Y214       FDCE                                         f  trx/div/r_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.840     2.689    trx/div/clk_BUFG
    SLICE_X173Y214       FDCE                                         r  trx/div/r_count_reg[3]/C
                         clock pessimism             -0.350     2.339    
    SLICE_X173Y214       FDCE (Remov_fdce_C_CLR)     -0.107     2.232    trx/div/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 trx/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trx/div/r_count_reg[12]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.091ns (27.468%)  route 0.240ns (72.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.636     2.325    trx/clk_BUFG
    SLICE_X173Y216       FDRE                                         r  trx/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y216       FDRE (Prop_fdre_C_Q)         0.091     2.416 f  trx/rst_reg/Q
                         net (fo=16, routed)          0.240     2.656    trx/div/AR[0]
    SLICE_X171Y214       FDCE                                         f  trx/div/r_count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.840     2.689    trx/div/clk_BUFG
    SLICE_X171Y214       FDCE                                         r  trx/div/r_count_reg[12]/C
                         clock pessimism             -0.350     2.339    
    SLICE_X171Y214       FDCE (Remov_fdce_C_CLR)     -0.107     2.232    trx/div/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.424    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysclk_p
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trx/dataSend_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_19
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.339ns  (logic 2.360ns (28.296%)  route 5.979ns (71.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.378     4.637    trx/clk_BUFG
    SLICE_X170Y214       FDSE                                         r  trx/dataSend_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y214       FDSE (Prop_fdse_C_Q)         0.223     4.860 r  trx/dataSend_reg_lopt_replica/Q
                         net (fo=1, routed)           5.979    10.840    lopt
    AN41                 OBUF (Prop_obuf_I_O)         2.137    12.976 r  GPIO19_Buffer/O
                         net (fo=0)                   0.000    12.976    GPIO_19
    AN41                                                              r  GPIO_19 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 2.409ns (30.137%)  route 5.585ns (69.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.411     4.670    clk_BUFG
    SLICE_X174Y224       FDRE                                         r  r_ledval_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y224       FDRE (Prop_fdre_C_Q)         0.259     4.929 r  r_ledval_reg[3]/Q
                         net (fo=1, routed)           5.585    10.514    GPIO_LED_OBUF[3]
    AT37                 OBUF (Prop_obuf_I_O)         2.150    12.665 r  GPIO_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.665    GPIO_LED[3]
    AT37                                                              r  GPIO_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trx/dataSend_reg/C
                            (rising edge-triggered cell FDSE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            USB_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.817ns  (logic 2.318ns (29.647%)  route 5.500ns (70.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.378     4.637    trx/clk_BUFG
    SLICE_X170Y214       FDSE                                         r  trx/dataSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y214       FDSE (Prop_fdse_C_Q)         0.223     4.860 r  trx/dataSend_reg/Q
                         net (fo=1, routed)           5.500    10.360    w_datasend_rx
    AU36                 OBUF (Prop_obuf_I_O)         2.095    12.454 r  UART_Buffer/O
                         net (fo=0)                   0.000    12.454    USB_UART_RX
    AU36                                                              r  USB_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.754ns  (logic 2.406ns (31.028%)  route 5.348ns (68.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.411     4.670    clk_BUFG
    SLICE_X174Y225       FDRE                                         r  r_ledval_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y225       FDRE (Prop_fdre_C_Q)         0.259     4.929 r  r_ledval_reg[2]/Q
                         net (fo=1, routed)           5.348    10.277    GPIO_LED_OBUF[2]
    AR37                 OBUF (Prop_obuf_I_O)         2.147    12.424 r  GPIO_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.424    GPIO_LED[2]
    AR37                                                              r  GPIO_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.724ns  (logic 2.398ns (31.048%)  route 5.326ns (68.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.412     4.671    clk_BUFG
    SLICE_X176Y225       FDRE                                         r  r_ledval_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y225       FDRE (Prop_fdre_C_Q)         0.259     4.930 r  r_ledval_reg[5]/Q
                         net (fo=1, routed)           5.326    10.256    GPIO_LED_OBUF[5]
    AP41                 OBUF (Prop_obuf_I_O)         2.139    12.395 r  GPIO_LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.395    GPIO_LED[5]
    AP41                                                              r  GPIO_LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 2.303ns (29.928%)  route 5.392ns (70.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.411     4.670    clk_BUFG
    SLICE_X175Y224       FDRE                                         r  r_ledval_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y224       FDRE (Prop_fdre_C_Q)         0.223     4.893 r  r_ledval_reg[4]/Q
                         net (fo=1, routed)           5.392    10.286    GPIO_LED_OBUF[4]
    AR35                 OBUF (Prop_obuf_I_O)         2.080    12.366 r  GPIO_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.366    GPIO_LED[4]
    AR35                                                              r  GPIO_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 2.408ns (31.367%)  route 5.269ns (68.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.412     4.671    clk_BUFG
    SLICE_X174Y223       FDRE                                         r  r_ledval_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y223       FDRE (Prop_fdre_C_Q)         0.259     4.930 r  r_ledval_reg[6]/Q
                         net (fo=1, routed)           5.269    10.199    GPIO_LED_OBUF[6]
    AP42                 OBUF (Prop_obuf_I_O)         2.149    12.348 r  GPIO_LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.348    GPIO_LED[6]
    AP42                                                              r  GPIO_LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.641ns  (logic 2.414ns (31.596%)  route 5.227ns (68.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.412     4.671    clk_BUFG
    SLICE_X174Y223       FDRE                                         r  r_ledval_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y223       FDRE (Prop_fdre_C_Q)         0.259     4.930 r  r_ledval_reg[7]/Q
                         net (fo=1, routed)           5.227    10.157    GPIO_LED_OBUF[7]
    AU39                 OBUF (Prop_obuf_I_O)         2.155    12.313 r  GPIO_LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.313    GPIO_LED[7]
    AU39                                                              r  GPIO_LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 2.383ns (34.861%)  route 4.453ns (65.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.411     4.670    clk_BUFG
    SLICE_X174Y225       FDRE                                         r  r_ledval_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y225       FDRE (Prop_fdre_C_Q)         0.259     4.929 r  r_ledval_reg[0]/Q
                         net (fo=1, routed)           4.453     9.382    GPIO_LED_OBUF[0]
    AM39                 OBUF (Prop_obuf_I_O)         2.124    11.507 r  GPIO_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.507    GPIO_LED[0]
    AM39                                                              r  GPIO_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ledval_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIO_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.797ns  (logic 2.347ns (34.538%)  route 4.449ns (65.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.343     3.166    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.411     4.670    clk_BUFG
    SLICE_X175Y224       FDRE                                         r  r_ledval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y224       FDRE (Prop_fdre_C_Q)         0.223     4.893 r  r_ledval_reg[1]/Q
                         net (fo=1, routed)           4.449     9.342    GPIO_LED_OBUF[1]
    AN39                 OBUF (Prop_obuf_I_O)         2.124    11.467 r  GPIO_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.467    GPIO_LED[1]
    AN39                                                              r  GPIO_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spiModule/O_SCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.313ns (72.545%)  route 0.497ns (27.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.632     2.321    spiModule/clk_BUFG
    SLICE_X173Y220       FDRE                                         r  spiModule/O_SCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y220       FDRE (Prop_fdre_C_Q)         0.100     2.421 r  spiModule/O_SCK_reg/Q
                         net (fo=3, routed)           0.497     2.918    w_SCK
    P30                  OBUF (Prop_obuf_I_O)         1.213     4.131 r  OBUF_SCK/O
                         net (fo=0)                   0.000     4.131    SPI_SCK
    P30                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiModule/O_CSB_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_CSB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.307ns (71.986%)  route 0.509ns (28.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.631     2.320    spiModule/clk_BUFG
    SLICE_X173Y221       FDSE                                         r  spiModule/O_CSB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y221       FDSE (Prop_fdse_C_Q)         0.100     2.420 r  spiModule/O_CSB_reg[4]/Q
                         net (fo=1, routed)           0.509     2.929    w_CSB[4]
    M29                  OBUF (Prop_obuf_I_O)         1.207     4.136 r  OBUF_CSB[4]/O
                         net (fo=0)                   0.000     4.136    SPI_CSB[4]
    M29                                                               r  SPI_CSB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiModule/O_CSB_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_CSB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.330ns (72.409%)  route 0.507ns (27.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.631     2.320    spiModule/clk_BUFG
    SLICE_X173Y221       FDSE                                         r  spiModule/O_CSB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y221       FDSE (Prop_fdse_C_Q)         0.091     2.411 r  spiModule/O_CSB_reg[5]/Q
                         net (fo=1, routed)           0.507     2.918    w_CSB[5]
    M28                  OBUF (Prop_obuf_I_O)         1.239     4.156 r  OBUF_CSB[5]/O
                         net (fo=0)                   0.000     4.156    SPI_CSB[5]
    M28                                                               r  SPI_CSB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiModule/O_CSB_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_CSB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.261ns (66.915%)  route 0.624ns (33.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.631     2.320    spiModule/clk_BUFG
    SLICE_X173Y221       FDSE                                         r  spiModule/O_CSB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y221       FDSE (Prop_fdse_C_Q)         0.100     2.420 r  spiModule/O_CSB_reg[6]/Q
                         net (fo=1, routed)           0.624     3.044    w_CSB[6]
    V31                  OBUF (Prop_obuf_I_O)         1.161     4.205 r  OBUF_CSB[6]/O
                         net (fo=0)                   0.000     4.205    SPI_CSB[6]
    V31                                                               r  SPI_CSB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiModule/O_CSB_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_CSB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.283ns (67.577%)  route 0.615ns (32.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.631     2.320    spiModule/clk_BUFG
    SLICE_X173Y221       FDSE                                         r  spiModule/O_CSB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y221       FDSE (Prop_fdse_C_Q)         0.091     2.411 r  spiModule/O_CSB_reg[7]/Q
                         net (fo=1, routed)           0.615     3.027    w_CSB[7]
    V30                  OBUF (Prop_obuf_I_O)         1.192     4.218 r  OBUF_CSB[7]/O
                         net (fo=0)                   0.000     4.218    SPI_CSB[7]
    V30                                                               r  SPI_CSB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiModule/O_CSB_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_CSB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.277ns (66.948%)  route 0.630ns (33.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.631     2.320    spiModule/clk_BUFG
    SLICE_X173Y221       FDSE                                         r  spiModule/O_CSB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y221       FDSE (Prop_fdse_C_Q)         0.100     2.420 r  spiModule/O_CSB_reg[0]/Q
                         net (fo=1, routed)           0.630     3.051    w_CSB[0]
    T30                  OBUF (Prop_obuf_I_O)         1.177     4.228 r  OBUF_CSB[0]/O
                         net (fo=0)                   0.000     4.228    SPI_CSB[0]
    T30                                                               r  SPI_CSB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiModule/O_CSB_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_CSB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.304ns (67.480%)  route 0.628ns (32.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.631     2.320    spiModule/clk_BUFG
    SLICE_X173Y221       FDSE                                         r  spiModule/O_CSB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y221       FDSE (Prop_fdse_C_Q)         0.091     2.411 r  spiModule/O_CSB_reg[1]/Q
                         net (fo=1, routed)           0.628     3.039    w_CSB[1]
    T29                  OBUF (Prop_obuf_I_O)         1.213     4.252 r  OBUF_CSB[1]/O
                         net (fo=0)                   0.000     4.252    SPI_CSB[1]
    T29                                                               r  SPI_CSB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiModule/O_CSB_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_CSB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.339ns (68.362%)  route 0.619ns (31.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.631     2.320    spiModule/clk_BUFG
    SLICE_X173Y221       FDSE                                         r  spiModule/O_CSB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y221       FDSE (Prop_fdse_C_Q)         0.100     2.420 r  spiModule/O_CSB_reg[2]/Q
                         net (fo=1, routed)           0.619     3.040    w_CSB[2]
    L30                  OBUF (Prop_obuf_I_O)         1.239     4.278 r  OBUF_CSB[2]/O
                         net (fo=0)                   0.000     4.278    SPI_CSB[2]
    L30                                                               r  SPI_CSB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spiModule/O_CSB_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_CSB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.363ns (65.762%)  route 0.710ns (34.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.631     2.320    spiModule/clk_BUFG
    SLICE_X173Y221       FDSE                                         r  spiModule/O_CSB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y221       FDSE (Prop_fdse_C_Q)         0.091     2.411 r  spiModule/O_CSB_reg[3]/Q
                         net (fo=1, routed)           0.710     3.121    w_CSB[3]
    L29                  OBUF (Prop_obuf_I_O)         1.272     4.392 r  OBUF_CSB[3]/O
                         net (fo=0)                   0.000     4.392    SPI_CSB[3]
    L29                                                               r  SPI_CSB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SYNCING/PLLSync/O_PLL_sync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PLL_SYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.377ns (58.795%)  route 0.965ns (41.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.304     1.663    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.660     2.349    SYNCING/PLLSync/clk_BUFG
    SLICE_X178Y220       FDSE                                         r  SYNCING/PLLSync/O_PLL_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y220       FDSE (Prop_fdse_C_Q)         0.118     2.467 r  SYNCING/PLLSync/O_PLL_sync_reg/Q
                         net (fo=1, routed)           0.965     3.432    w_PLL_SYNC
    F32                  OBUF (Prop_obuf_I_O)         1.259     4.692 r  OBUF_PLLSYNC/O
                         net (fo=0)                   0.000     4.692    PLL_SYNC
    F32                                                               r  PLL_SYNC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysclk_p

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.094ns  (logic 0.668ns (13.120%)  route 4.426ns (86.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.668     0.668 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           4.426     5.094    rcv/USB_UART_TX_IBUF
    SLICE_X173Y220       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  IBUFGDS_inst/O
                         net (fo=1, routed)           2.163     2.890    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.973 r  clk_BUFG_inst/O
                         net (fo=226, routed)         1.239     4.212    rcv/clk_BUFG
    SLICE_X173Y220       FDRE                                         r  rcv/r_DataR_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 USB_UART_TX
                            (input port)
  Destination:            rcv/r_DataR_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.950ns  (logic 0.175ns (5.921%)  route 2.775ns (94.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU33                                              0.000     0.000 r  USB_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    USB_UART_TX
    AU33                 IBUF (Prop_ibuf_I_O)         0.175     0.175 r  USB_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           2.775     2.950    rcv/USB_UART_TX_IBUF
    SLICE_X173Y220       FDRE                                         r  rcv/r_DataR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.382     1.819    clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_BUFG_inst/O
                         net (fo=226, routed)         0.834     2.683    rcv/clk_BUFG
    SLICE_X173Y220       FDRE                                         r  rcv/r_DataR_reg/C





