// Seed: 148771906
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    input  tri1  id_0,
    output tri1  id_1,
    input  tri1  id_2,
    input  wire  id_3,
    input  uwire id_4,
    input  wor   id_5,
    output wire  id_6
);
  wire id_8;
  assign id_6 = id_4;
  wire id_9;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_8
  );
endmodule
