

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2048 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               ef36522e2d45247004aa03edb85bd63f  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Extracting PTX file and ptxas options    1: stencil.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Extracting specific PTX file named stencil.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm5ffPfS_iii : hostFun 0x0x403527, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing stencil.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12naive_kernelffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmbffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmoffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmuffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm1ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm2ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmgffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm3ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm4ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmiffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm6ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm5ffPfS_iii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file stencil.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from stencil.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm5ffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm6ffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmiffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm4ffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm3ffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmgffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm2ffPfS_iii' : regs=22, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm1ffPfS_iii' : regs=22, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmuffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmoffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmbffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z12naive_kernelffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm6ffPfS_iii : hostFun 0x0x40332e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmiffPfS_iii : hostFun 0x0x403135, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm4ffPfS_iii : hostFun 0x0x402f3c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm3ffPfS_iii : hostFun 0x0x402d43, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmgffPfS_iii : hostFun 0x0x402b4a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm2ffPfS_iii : hostFun 0x0x402951, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm1ffPfS_iii : hostFun 0x0x402758, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmuffPfS_iii : hostFun 0x0x40255f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmoffPfS_iii : hostFun 0x0x402366, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmbffPfS_iii : hostFun 0x0x40216d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12naive_kernelffPfS_iii : hostFun 0x0x401f74, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6091c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46091c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe13010e4c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe13010e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe13010e40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe13010e38..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe13010e34..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe13010e30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe13010e2c..

GPGPU-Sim PTX: cudaLaunch for 0x0x40332e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17naive_kernel_nvm6ffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17naive_kernel_nvm6ffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17naive_kernel_nvm6ffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17naive_kernel_nvm6ffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17naive_kernel_nvm6ffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17naive_kernel_nvm6ffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17naive_kernel_nvm6ffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1980 (stencil.1.sm_70.ptx:1210) @%p2 bra BB10_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a18 (stencil.1.sm_70.ptx:1242) setp.lt.s32%p3, %r3, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a20 (stencil.1.sm_70.ptx:1243) @%p3 bra BB10_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b98 (stencil.1.sm_70.ptx:1295) setp.eq.s32%p1, %r4, %r5;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1bd0 (stencil.1.sm_70.ptx:1308) @!%p1 bra BB10_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c60 (stencil.1.sm_70.ptx:1340) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1bd8 (stencil.1.sm_70.ptx:1309) bra.uni BB10_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be0 (stencil.1.sm_70.ptx:1312) mov.u32 %r38, %nctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17naive_kernel_nvm6ffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17naive_kernel_nvm6ffPfS_iii'.
GPGPU-Sim PTX: pushing kernel '_Z17naive_kernel_nvm6ffPfS_iii' to stream 0, gridDim= (510,62,1) blockDim = (511,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z17naive_kernel_nvm6ffPfS_iii'
kernel_name = _Z17naive_kernel_nvm6ffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 211268
gpu_sim_insn = 90002256
gpu_ipc =     426.0099
gpu_tot_sim_cycle = 211268
gpu_tot_sim_insn = 90002256
gpu_tot_ipc =     426.0099
gpu_tot_issued_cta = 2368
gpu_occupancy = 84.9298% 
gpu_tot_occupancy = 84.9298% 
max_total_param_size = 0
gpu_stall_dramfull = 7758463
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      17.6749
partiton_level_parallism_total  =      17.6749
partiton_level_parallism_util =      18.1506
partiton_level_parallism_util_total  =      18.1506
L2_BW  =     636.8096 GB/Sec
L2_BW_total  =     636.8096 GB/Sec
gpu_total_sim_rate=67115
############## bottleneck_stats #############
cycles: core 211268, icnt 211268, l2 211268, dram 158637
gpu_ipc	426.010
gpu_tot_issued_cta = 2368, average cycles = 89
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 215538 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 34192 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.043	80
L1D data util	0.256	80	0.281	7
L1D tag util	0.076	80	0.084	47
L2 data util	0.118	64	0.122	58
L2 tag util	0.087	64	0.090	40
n_l2_access	 1177645
icnt s2m util	0.000	0	0.000	40	flits per packet: -nan
icnt m2s util	0.000	0	0.000	40	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.065	32	0.067	4

latency_l1_hit:	3463559, num_l1_reqs:	172487
L1 hit latency:	20
latency_l2_hit:	1022172661, num_l2_reqs:	682289
L2 hit latency:	1498
latency_dram:	989170430, num_dram_reqs:	494643
DRAM latency:	1999

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.092	80	0.101	18

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.041	80	0.045	18
sp pipe util	0.009	80	0.010	7
sfu pipe util	0.000	0	0.000	7
ldst mem cycle	0.161	80	0.177	7

smem port	0.000	0

n_reg_bank	16
reg port	0.023	16	0.027	3
L1D tag util	0.076	80	0.084	47
L1D fill util	0.052	80	0.057	7
n_l1d_mshr	4096
L1D mshr util	0.021	80
n_l1d_missq	16
L1D missq util	0.013	80
L1D hit rate	0.134
L1D miss rate	0.841
L1D rsfail rate	0.025
L2 tag util	0.087	64	0.090	40
L2 fill util	0.016	64	0.016	3
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.075	64	0.079	29
L2 missq util	0.001	64	0.001	36
L2 hit rate	0.579
L2 miss rate	0.421
L2 rsfail rate	0.000

dram activity	0.166	32	0.190	24

load trans eff	0.934
load trans sz	32.000
load_useful_bytes 33141308, load_transaction_bytes 35476096, icnt_m2s_bytes 0
n_gmem_load_insns 259918, n_gmem_load_accesses 1108628
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.277

run 0.003, fetch 0.000, sync 0.588, control 0.000, data 0.404, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 14936, Miss = 12990, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 14596, Miss = 12655, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 1465
	L1D_cache_core[2]: Access = 15199, Miss = 13175, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 435
	L1D_cache_core[3]: Access = 16310, Miss = 13996, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 626
	L1D_cache_core[4]: Access = 15886, Miss = 13686, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[5]: Access = 14857, Miss = 12926, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 154
	L1D_cache_core[6]: Access = 15685, Miss = 13468, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17237, Miss = 14897, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16940, Miss = 14655, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 272
	L1D_cache_core[9]: Access = 16628, Miss = 14375, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[10]: Access = 16218, Miss = 14039, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 296
	L1D_cache_core[11]: Access = 16377, Miss = 14206, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 451
	L1D_cache_core[12]: Access = 15230, Miss = 13180, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[13]: Access = 14810, Miss = 12614, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 267
	L1D_cache_core[14]: Access = 15819, Miss = 13680, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 16864, Miss = 14608, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 827
	L1D_cache_core[16]: Access = 15896, Miss = 13742, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 206
	L1D_cache_core[17]: Access = 16561, Miss = 14293, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 211
	L1D_cache_core[18]: Access = 17144, Miss = 14805, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 15230, Miss = 13120, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 671
	L1D_cache_core[20]: Access = 15522, Miss = 13360, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 906
	L1D_cache_core[21]: Access = 17167, Miss = 14846, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 157
	L1D_cache_core[22]: Access = 15139, Miss = 13095, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 1102
	L1D_cache_core[23]: Access = 16810, Miss = 14422, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 15225, Miss = 13068, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[25]: Access = 16419, Miss = 14125, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 180
	L1D_cache_core[26]: Access = 15418, Miss = 13352, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 370
	L1D_cache_core[27]: Access = 14578, Miss = 12670, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 442
	L1D_cache_core[28]: Access = 14885, Miss = 12879, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[29]: Access = 14937, Miss = 12911, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 372
	L1D_cache_core[30]: Access = 14830, Miss = 13008, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 500
	L1D_cache_core[31]: Access = 16303, Miss = 14052, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 200
	L1D_cache_core[32]: Access = 16016, Miss = 13792, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 411
	L1D_cache_core[33]: Access = 15840, Miss = 13537, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 501
	L1D_cache_core[34]: Access = 16232, Miss = 13943, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[35]: Access = 15859, Miss = 13615, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 295
	L1D_cache_core[36]: Access = 15194, Miss = 13048, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 673
	L1D_cache_core[37]: Access = 15213, Miss = 13039, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 410
	L1D_cache_core[38]: Access = 16081, Miss = 13868, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[39]: Access = 16402, Miss = 14098, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 16361, Miss = 14094, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 656
	L1D_cache_core[41]: Access = 15065, Miss = 12956, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[42]: Access = 16184, Miss = 13953, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 16707, Miss = 14350, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 15643, Miss = 13494, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[45]: Access = 15129, Miss = 13066, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 297
	L1D_cache_core[46]: Access = 15381, Miss = 13228, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[47]: Access = 16415, Miss = 14089, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 1310
	L1D_cache_core[48]: Access = 15303, Miss = 13229, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 1287
	L1D_cache_core[49]: Access = 14986, Miss = 12926, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 332
	L1D_cache_core[50]: Access = 15930, Miss = 13619, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 940
	L1D_cache_core[51]: Access = 15002, Miss = 12974, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 568
	L1D_cache_core[52]: Access = 14989, Miss = 13028, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 14935, Miss = 12971, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 624
	L1D_cache_core[54]: Access = 15112, Miss = 13189, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 744
	L1D_cache_core[55]: Access = 15650, Miss = 13479, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 15488, Miss = 13306, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 598
	L1D_cache_core[57]: Access = 14559, Miss = 12675, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 650
	L1D_cache_core[58]: Access = 15643, Miss = 13496, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 14535, Miss = 12792, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 1253
	L1D_cache_core[60]: Access = 15102, Miss = 13063, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 1848
	L1D_cache_core[61]: Access = 15143, Miss = 12959, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[62]: Access = 15770, Miss = 13600, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[63]: Access = 15210, Miss = 12985, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 477
	L1D_cache_core[64]: Access = 16083, Miss = 13872, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 16261, Miss = 13921, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[66]: Access = 15784, Miss = 13766, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 1556
	L1D_cache_core[67]: Access = 16532, Miss = 14199, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 15892, Miss = 13806, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 945
	L1D_cache_core[69]: Access = 15183, Miss = 13134, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 16062, Miss = 13892, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[71]: Access = 16757, Miss = 14388, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 338
	L1D_cache_core[72]: Access = 15669, Miss = 13385, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[73]: Access = 14885, Miss = 12893, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[74]: Access = 16766, Miss = 14431, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 15337, Miss = 13221, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 1138
	L1D_cache_core[76]: Access = 16515, Miss = 14194, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[77]: Access = 15225, Miss = 13120, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 696
	L1D_cache_core[78]: Access = 15884, Miss = 13751, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 299
	L1D_cache_core[79]: Access = 15765, Miss = 13516, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 312
	L1D_total_cache_accesses = 1257335
	L1D_total_cache_misses = 1084848
	L1D_total_cache_miss_rate = 0.8628
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 32877
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 172487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 801355
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 134508
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 148985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1108350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 148985

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27711
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5166
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
765, 537, 537, 537, 537, 537, 537, 537, 537, 537, 537, 537, 532, 536, 536, 536, 735, 532, 523, 523, 518, 518, 518, 518, 532, 532, 518, 518, 512, 512, 517, 517, 764, 537, 537, 537, 537, 537, 537, 537, 536, 537, 536, 537, 537, 537, 536, 536, 740, 532, 523, 520, 520, 532, 523, 536, 536, 536, 520, 518, 518, 518, 518, 518, 
gpgpu_n_tot_thrd_icount = 93920640
gpgpu_n_tot_w_icount = 2935020
gpgpu_n_stall_shd_mem = 5261715
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 888180
gpgpu_n_mem_write_global = 2869835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8284086
gpgpu_n_store_insn = 3458924
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7257222
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 967100
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2640073
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3824906	W0_Idle:9701054	W0_Scoreboard:49542491	W1:78289	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:282544	W32:2576156
single_issue_nums: WS0:790379	WS1:715762	WS2:714972	WS3:715876	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7105440 {8:888180,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27726168 {8:2720851,40:148984,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35275840 {40:881896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22656840 {8:2832105,}
maxmflatency = 7763 
max_icnt2mem_latency = 6457 
maxmrqlatency = 527 
max_icnt2sh_latency = 144 
averagemflatency = 2507 
avg_icnt2mem_latency = 1413 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:104119 	49620 	9646 	11889 	24481 	30973 	17716 	1268 	15 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37856 	79203 	268985 	1067467 	1851470 	409001 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	53902 	20981 	16581 	76735 	54654 	80490 	166196 	384924 	738881 	1168677 	933663 	38467 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3316917 	300823 	65995 	20280 	7631 	2310 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	2 	92 	301 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        37        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        61        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        60        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:       117        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        84        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        52 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        96        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     44618     41228     38808     40940     33416     45722     49113     43607     49570     46916     34102     36023     38953     38736     39803     53207 
dram[1]:     42975     47389     44726     47106     58343     43771     49960     53408     47549     51720     32735     36564     41111     41246     53851     54047 
dram[2]:     41893     46807     36659     48118     34618     38350     54997     52845     50669     48595     46026     38393     47996     45179     54282     53159 
dram[3]:     48798     48168     43714     46798     58587     41011     52847     52806     46273     45307     36945     40389     44096     40679     54282     40544 
dram[4]:     47628     47623     42644     41105     34330     44223     53144     53831     46641     47032     35071     36476     41539     47228     39883     40629 
dram[5]:     50050     54513     58187     42985     35547     47681     42852     42318     60788     47190     34719     36813     40739     40053     40471     40839 
dram[6]:     37121     39290     42206     58454     33346     33956     43798     40921     45415     43013     34615     46776     38881     39403     54888     52370 
dram[7]:     34444     55406     42991     39397     30784     35455     45553     41355     39605     44232     28286     40504     38664     39439     40189     41119 
dram[8]:     35040     55316     59798     58978     58083     41556     46747     48301     51844     48883     30095     37592     54477     39305     55462     40297 
dram[9]:     31208     45407     39385     46973     34719     44033     50219     55931     45392     48087     33904     36877     38528     44805     54517     40016 
dram[10]:     30556     48256     59049     51904     40781     46808     46103     53309     49226     50892     38334     37178     41079     39694     54940     40091 
dram[11]:     38335     43272     44818     53565     34788     39945     47478     48225     51193     50709     36686     46537     52799     53474     55010     55160 
dram[12]:     33710     46039     58794     58777     43229     46908     48714     45429     48847     49934     36043     39002     41005     38783     39920     41294 
dram[13]:     37256     39145     41920     36419     33927     45611     39855     46746     42840     42206     32098     36990     38905     39273     40370     54992 
dram[14]:     31190     43659     50886     40825     31492     32897     44925     44510     42422     40812     36924     37607     38925     52586     56423     41101 
dram[15]:     25966     36281     42426     44426     59244     47352     46811     40922     50392     41816     35730     37752     38775     42815     40153     41185 
dram[16]:     31306     37413     43070     37897     56306     42036     51266     40943     35810     48975     36482     37295     40077     53325     40164     52674 
dram[17]:     44467     45757     45790     58479     34848     46526     47076     47143     46104     51325     35980     45955     54276     52759     55388     40104 
dram[18]:     47618     44625     51295     41147     36433     45400     54428     48208     46762     49058     42308     35914     49149     44795     43593     40112 
dram[19]:     48301     46140     44909     49430     39921     44798     53676     47344     44526     46858     38979     46614     53686     42655     55084     40152 
dram[20]:     42283     49639     41042     49078     56050     42852     48224     46269     49829     49339     39905     36899     53889     42316     55077     52756 
dram[21]:     37203     39727     37500     46723     37863     36069     42376     42017     45569     44017     36881     36539     39422     40236     40814     40406 
dram[22]:     40113     54982     36616     44409     33046     37974     45998     44818     43993     60243     36845     46067     39438     40371     54810     52867 
dram[23]:     35162     38390     42038     43965     36531     45786     46155     42651     42465     44339     37574     36284     39712     46351     54232     53597 
dram[24]:     56114     37496     41648     34824     39356     47039     48428     50148     47337     49527     37370     46993     38795     53178     55360     40458 
dram[25]:     38470     55125     44527     50600     46099     47174     53155     56271     51706     49402     36863     40447     40729     43854     43223     40112 
dram[26]:     46976     49840     51668     47026     44626     47728     42823     55672     49607     48683     43728     38023     52625     41376     40047     40238 
dram[27]:     44717     49419     49231     40957     38861     47537     49461     56818     52315     50117     47528     47369     38834     41181     53776     40313 
dram[28]:     47418     44204     44702     36140     36370     40669     42987     56537     49072     45470     40165     47949     40284     41387     40121     40044 
dram[29]:     43321     40609     57932     40912     46051     32996     42785     40798     42070     41817     36312     37488     39886     54086     40386     40570 
dram[30]:     37986     36289     37556     58199     34004     42690     45795     42607     48424     43747     36166     37649     39166     39459     40474     40804 
dram[31]:     45221     39862     46606     38689     45960     44097     40264     48256     40512     52353     36580     37598     38969     39730     40418     40991 
average row accesses per activate:
dram[0]:  9.857142 10.433333 10.978724  9.603773 11.880953 12.794871  9.641509  8.360656  9.260000 10.761905  6.714286  7.607143 12.166667 12.085714  9.062500  8.509804 
dram[1]: 18.966667 14.404762 15.200000 19.730770 20.958334 16.766666 15.575758 11.711111 14.114285 14.818182 10.775000 10.804878 12.882353 15.777778 11.657895 12.371428 
dram[2]: 20.464285 21.074074 15.000000 11.976745 16.741936 14.083333 11.355556 10.340000 13.857142 12.307693 10.116279 12.529411 14.833333 13.645162 13.060606 13.531250 
dram[3]: 21.428572 18.709677 14.405405 11.191489 17.821428 17.133333 11.720930 11.311111 13.184211 13.657143 11.210526 10.238095 14.566667 11.631579 12.696970 10.875000 
dram[4]: 20.379311 19.033333 18.172413 11.106383 18.428572 14.742857 11.954545  8.964912 17.344828 13.810811  9.866667 10.487804 14.500000 16.222221 12.472222 12.361111 
dram[5]: 15.763158 20.961538 16.625000 15.969697 16.548388 17.750000 13.461538 12.829268 16.655172 15.600000 12.500000 14.793103 14.733334 13.625000 13.121212 13.437500 
dram[6]: 21.321428 22.391304 17.965517 13.100000 18.103449 13.500000 12.409091 15.906250 13.722222 13.600000 12.848485 12.470589 16.538462 17.000000 13.903226 13.625000 
dram[7]: 19.645161 23.363636 16.903225 16.060606 18.481482 16.125000 12.418605 10.673470 16.482759 16.448277 13.312500 13.242424 17.307692 14.161290 10.642858 15.666667 
dram[8]: 15.410256 14.542857 10.680851  8.306452 13.888889 11.152174 10.760870  7.013699  9.229167  9.829787  7.678571  7.016129  9.613636  9.911111  8.346154  9.326087 
dram[9]: 16.684210 23.043478 14.216216 15.088235 23.285715 17.275862 13.684211 10.117647 15.258064 17.925926 11.128205 10.897436 15.821428 13.242424 11.675675 12.194445 
dram[10]: 28.454546 25.750000 13.945946 13.871795 21.041666 17.275862 16.354839  8.467742 14.382353 11.500000  8.720000 10.902439 13.058824 13.242424 11.916667 11.282051 
dram[11]: 31.500000 22.304348 14.388889 10.937500 23.090910 15.212121 17.896551  9.740741 17.428572 18.222221  9.704545  8.529411 14.333333 13.090909 10.850000 12.514286 
dram[12]: 18.969696 23.043478 15.424242 13.473684 17.892857 17.241379 13.526316 10.450980 14.264706 12.461538 10.750000 10.871795 11.621622 14.300000 11.236842 11.025000 
dram[13]: 16.256411 22.041666 14.800000 15.909091 16.250000 18.142857 17.655172 11.739130 15.774194 14.000000 12.194445 11.105263 12.527778 12.771428 14.931034 11.333333 
dram[14]: 16.810810 23.260870 15.529411 12.511628 16.031250 15.264706 19.153847 11.909091 14.088235 10.954545 13.424242 11.100000 14.827586 15.555555 15.666667 13.935484 
dram[15]: 16.736841 19.074074 15.696970 13.500000 20.625000 14.600000 16.580645 11.041667 14.696970 12.972973 11.342105 10.463414 13.531250 14.064516 13.718750 12.542857 
dram[16]:  9.843750 12.525000  9.566038 10.196078 12.487804 11.244445  9.415094  8.803572  9.510204  8.980000  8.580000  8.352942 12.411765 11.026316  8.693877 12.057143 
dram[17]: 10.190476 24.714285 17.700001 15.750000 19.461538 20.440001 13.837838 11.041667 13.771428 22.136364 10.487804 11.131579 13.088235 15.392858 11.342105 13.375000 
dram[18]: 29.681818 24.714285 11.170213 13.512820 19.461538 19.846153 12.682927 13.000000 12.473684 18.222221 11.789474 11.333333 16.615385 13.843750 11.394737 12.400000 
dram[19]: 21.333334 25.238094 14.216216 13.050000 21.304348 20.750000 12.571428 11.085107 12.631579 16.827587 11.179487 10.775000 15.518518 16.461538 12.500000 14.129032 
dram[20]: 20.419355 28.388889 15.028571 12.853659 16.666666 17.413794 10.934783  9.792453 14.705882 16.533333 12.000000 10.046512 15.629630 15.321428 11.289474 11.351352 
dram[21]: 10.610169 26.000000 12.619047 17.533333 17.433332 17.633333 13.125000 17.366667 14.085714 15.000000 13.625000 13.060606 14.793103 14.233334 12.411765 11.333333 
dram[22]:  9.750000 26.842106 15.294118 15.428572 16.062500 20.200001 13.918919 11.590909 13.270270 14.781250 12.705882 16.576923 13.484848 19.409090 14.931034 14.896552 
dram[23]: 13.446809 20.680000 14.805555 12.857142 15.411765 18.172413 11.195652 12.452381 13.277778 16.857143 13.500000 12.371428 13.781250 13.666667 13.781250 12.794118 
dram[24]: 12.812500 15.454545  9.941176 11.928572 12.743589 12.600000  8.206349  9.471698  8.907408  8.557693  7.237288  6.935484 10.512196 10.341463  9.276596  7.122807 
dram[25]: 13.163265 23.434782 15.606061 14.513514 19.307692 23.045454 10.714286 16.419355 18.719999 17.642857 10.463414 12.818182 17.708334 15.068966 10.750000 11.500000 
dram[26]: 15.190476 26.700001 11.000000 15.264706 17.133333 20.719999 11.488889 11.681818 13.970589 17.500000 10.775000 10.023255 13.903226 12.171429 15.925926 11.189189 
dram[27]: 20.322580 22.500000 13.512820 12.829268 18.481482 17.965517 11.042553 12.634147 14.848485 15.193548 10.794871 11.918919 14.689655 15.250000 11.916667 12.029411 
dram[28]: 17.000000 29.111111 14.805555 12.186047 17.333334 21.260870  9.392858 14.571428 15.062500 13.705882 11.540541 11.972222 13.774194 13.606061 12.222222 10.225000 
dram[29]: 17.888889 22.416666 14.194445 15.606061 16.870968 18.592592 13.631579 15.515152 17.571428 13.828571 11.210526 12.617647 12.823529 14.000000 11.368421 14.068966 
dram[30]: 25.500000 22.125000 19.074074 19.111111 16.677420 16.419355 13.621622 14.971429 13.800000 14.705882 11.594595 15.357142 14.066667 14.833333 14.500000 12.878788 
dram[31]: 20.812500 19.444445 12.952381 14.108109 19.576923 18.357143 14.108109 15.176471 14.968750 15.419354 11.916667 14.758620 15.666667 16.222221 12.457143 14.392858 
average row locality = 249730/18349 = 13.610006
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       432       448       448       448       448       448       448       448       412       408       384       384       384       384       384       384 
dram[1]:       432       448       448       448       448       448       448       448       432       440       384       384       384       384       384       384 
dram[2]:       432       448       448       448       448       448       448       448       440       432       384       384       384       384       384       384 
dram[3]:       432       448       448       448       448       448       448       448       440       432       384       384       384       384       384       384 
dram[4]:       432       448       448       448       448       448       448       448       432       440       384       384       384       384       384       384 
dram[5]:       432       448       448       448       448       448       448       448       440       424       384       384       384       384       384       384 
dram[6]:       432       448       448       448       448       448       448       448       440       424       384       384       384       384       384       384 
dram[7]:       432       448       448       448       448       448       448       448       432       424       384       384       384       384       384       384 
dram[8]:       448       448       448       448       448       448       444       448       404       412       384       384       384       384       384       384 
dram[9]:       448       448       448       448       448       448       448       448       432       440       384       384       384       384       384       384 
dram[10]:       448       448       448       448       448       448       448       448       432       432       384       384       384       384       384       384 
dram[11]:       448       448       448       448       448       448       448       448       432       438       384       384       384       384       384       384 
dram[12]:       448       448       448       448       448       448       448       448       440       432       384       384       384       384       384       384 
dram[13]:       448       448       448       448       448       448       448       448       432       428       384       384       384       384       384       384 
dram[14]:       448       448       448       448       448       448       448       448       424       432       384       384       384       384       384       384 
dram[15]:       448       448       448       448       448       448       448       448       428       424       384       384       384       384       384       384 
dram[16]:       448       448       448       448       448       448       448       444       412       404       384       384       384       384       384       384 
dram[17]:       448       448       448       448       448       448       448       448       432       432       384       384       384       384       384       384 
dram[18]:       448       448       448       448       448       448       448       448       432       432       384       384       384       384       384       384 
dram[19]:       448       448       448       448       448       448       448       448       432       432       384       384       384       384       384       384 
dram[20]:       448       448       448       448       448       448       448       448       432       432       384       384       384       384       384       384 
dram[21]:       448       448       448       448       448       448       448       448       424       432       384       384       384       384       384       384 
dram[22]:       448       448       448       448       448       448       448       448       432       424       384       384       384       384       384       384 
dram[23]:       448       448       448       448       448       448       448       448       424       424       384       384       384       384       384       384 
dram[24]:       448       448       448       448       448       448       448       444       416       396       384       384       384       384       384       368 
dram[25]:       448       448       448       448       448       448       448       448       424       436       384       384       384       384       384       368 
dram[26]:       448       448       448       448       448       448       448       448       424       432       384       384       384       384       384       368 
dram[27]:       448       448       448       448       448       448       448       448       436       424       384       384       384       384       384       368 
dram[28]:       448       448       448       448       448       448       448       448       440       424       384       384       384       384       384       368 
dram[29]:       448       448       448       448       448       448       448       448       432       424       384       384       384       384       384       368 
dram[30]:       448       448       448       448       448       448       448       448       424       424       384       384       384       384       384       368 
dram[31]:       448       448       448       448       448       448       448       448       424       424       384       384       384       384       384       368 
total dram reads = 215538
bank skew: 448/368 = 1.22
chip skew: 6760/6680 = 1.01
number of total write accesses:
dram[0]:       186       587       224       219       168       174       204       206       173       152       144       150       174       144       173       170 
dram[1]:       486       532       255       224       177       190       222       250       193       166       163       200       177       150       185       166 
dram[2]:       490       381       250       228       214       194       219       239       156       156       167       161       192       144       155       157 
dram[3]:       553       385       271       258       174       210       202       217       187       159       150       160       176       187       134       168 
dram[4]:       525       374       256       248       212       208       245       222       221       217       183       162       168       174       200       193 
dram[5]:       552       323       270       253       200       166       248       246       154       155       205       155       183       172       166       160 
dram[6]:       540       226       244       256       230       200       296       208       180       172       147       148       157       146       164       172 
dram[7]:       588       228       247       273       168       212       266       234       160       170       150       170       198       178       198       143 
dram[8]:       545       220       204       238       175       200       174       202       144       167       160       174       144       191       167       152 
dram[9]:       607       268       252       224       146       187       240       236       146       152       170       158       187       176       162       178 
dram[10]:       609       235       236       288       180       178       212       254       180       224       172       200       185       170       156       182 
dram[11]:       615       233       238       254       180       180       236       258       179       174       154       174       160       168       169       177 
dram[12]:       558       267       220       223       173       175       231       262       156       174       159       148       159       156       154       186 
dram[13]:       622       263       244       254       218       186       214       284       180       194       177       143       202       198       166       184 
dram[14]:       588       275       259       282       202       215       181       244       178       167       184       189       160       138       144       162 
dram[15]:       641       234       239       288       155       198       210       258       186       181       164       155       165       172       178       181 
dram[16]:       620       200       215       234       202       186       186       172       174       156       156       150       140       134       150       140 
dram[17]:       634       241       260       211       187       207       220       268       170       175       160       150       196       164       161       152 
dram[18]:       638       235       249       262       184       199       240       245       150       197       202       196       161       185       166       170 
dram[19]:       650       254       256       250       145       182       251       247       168       181       172       164       134       152       149       174 
dram[20]:       615       222       255       256       178       192       202       242       206       196       162       168       140       159       159       138 
dram[21]:       610       298       267       258       216       234       242       243       204       162       175       164       153       154       140       190 
dram[22]:       581       218       245       289       204       180       211       212       182       166       162       161       193       151       166       162 
dram[23]:       618       240       259       284       232       231       214       248       171       162       162       160       186       205       185       174 
dram[24]:       585       210       212       194       166       182       228       189       199       166       157       160       164       148       176       128 
dram[25]:       655       274       232       271       176       194       251       211       152       178       156       144       146       173       160       154 
dram[26]:       634       267       260       237       210       207       228       228       168       184       163       164       164       150       154       151 
dram[27]:       623       275       250       256       174       220       235       232       174       164       142       191       150       154       153       140 
dram[28]:       616       246       273       256       228       146       258       209       150       150       148       164       154       201       181       140 
dram[29]:       647       276       228       232       228       180       229       214       192       191       149       156       172       170       162       141 
dram[30]:       557       263       232       233       210       196       193       240       188       226       156       160       140       190       168       174 
dram[31]:       700       256       285       248       190       204       236       230       177       174       156       152       146       171       171       127 
total dram writes = 113344
bank skew: 700/127 = 5.51
chip skew: 3808/3215 = 1.18
average mf latency per bank:
dram[0]:     173518    131772      5285      8279      5421      7525      5502      7435      6415      8148      6027      7908      6214      8651      5800      8470
dram[1]:     116997    104459      4572      4784      4979      4218      4620      4635      5528      4954      4897      3581      4955      4036      4389      5125
dram[2]:     118952    121578      5037      4334      4501      4759      5019      4651      5742      5287      4502      4177      4759      4630      5393      4352
dram[3]:     113452    120152      4624      4447      5231      4290      5162      4853      5815      5375      5288      4071      5520      3832      5916      4366
dram[4]:     128843    133172      7057      4680      7078      4376      6055      5169      5931      6373      4332      6816      5327      6791      5983      5841
dram[5]:     129317    162809      7345      7402      7217      7470      6832      7441      7605      8596      7060      6904      7921      7210      7915      7486
dram[6]:     124504    194370      7033      8209      6355      8140      6244      8342      7237      8747      7457      7453      7685      7952      7661      7402
dram[7]:     120292    207192      7218      8746      7921      8217      7294      7438      8529      8373      7352      7578      6744      8416      6181      9745
dram[8]:     151910    171630      9161      6181      8879      5472      9559      6172     10433      6626      9305      5784     10036      6591      9691      6566
dram[9]:     109625    141345      5557      4527      6884      3417      5735      4209      6568      5306      4718      4447      5095      5247      5510      5284
dram[10]:     108699    163471      5577      4887      6040      5169      5557      5529      5751      5852      4397      5289      5094      5978      5566      5508
dram[11]:     109418    156425      5473      4998      6596      4356      6130      4783      6025      6099      4172      5258      4806      5715      5808      5095
dram[12]:     110509    144640      5391      5651      5060      5242      5302      5163      6376      5524      5513      3870      5682      4838      5693      4952
dram[13]:     123685    181544      8251      7713      7668      7720      8136      7059      8481      7899      7134      8010      7413      8044      7905      7768
dram[14]:     140031    171236      8077      7125      9448      6602      9813      7348      9634      8230      8034      7259      8465      8639      8796      7727
dram[15]:     140798    170152      9024      6951     10513      6270     10110      6476      9874      7182      8878      6764      9108      7164      8853      6271
dram[16]:     121218    195434      7600      6764      7438      6197      7605      7350      7717      8366      6932      7792      8033      8769      7672      8216
dram[17]:     102582    144082      5252      4761      5299      3760      5370      4354      5495      5529      4341      4323      5050      4468      5593      4892
dram[18]:     100077    163301      4900      5857      5150      5504      4660      5952      5788      6027      4066      4508      4958      5409      4856      5938
dram[19]:     102812    152752      6135      4687      6103      4993      5234      5346      5902      6390      4508      5150      5356      5508      5758      5302
dram[20]:     107926    145108      6095      4014      5946      4153      5870      4322      6307      5086      5518      3640      6174      3993      6470      4193
dram[21]:     136768    149540      8654      6592      8394      5947      8765      6025      9375      6725      9057      4963     10033      5917      9423      6218
dram[22]:     141758    176669      9026      7292      9457      6558      9521      6463     10124      7098      9139      5731      9190      7082      9121      7230
dram[23]:     147064    161373      9400      6455      9352      5727     10198      5906     10808      6714      9241      5901      9831      6213      9648      6415
dram[24]:     120264    182515      6223      7398      6390      6169      6663      6411      7933      6665      6659      7095      6938      7970      6966      7421
dram[25]:      98539    146311      5279      4736      5288      4543      4696      4980      6029      5695      4142      4769      5347      4958      5243      5080
dram[26]:      98074    146926      4080      5416      4506      4617      4578      4565      6436      4952      5155      3430      5304      4563      4756      5220
dram[27]:      98812    148872      4344      5386      4406      5078      4044      5497      5507      6047      3923      4592      5206      5230      5476      4941
dram[28]:     100913    145868      5494      4641      4911      4927      4397      5408      5717      6252      4482      4157      5512      4446      5633      4719
dram[29]:      94749    191442      6426      8592      5454      8529      5295      8653      6305      9114      5014      8084      5435      8819      5926      8211
dram[30]:     121257    190233      8103      8208      6880      8114      7275      7979      7822      8161      6601      8082      7373      8490      7601      7487
dram[31]:      95788    203964      6484      8910      6321      8697      5807      8712      6726      9773      5113      9003      6227      9144      5994      9012
maximum mf latency per bank:
dram[0]:       6856      7678      3503      5901      4552      6041      5189      6082      6041      6533      3775      5921      3797      5267      3923      5946
dram[1]:       6432      6272      4380      4380      5092      3692      4628      3567      5321      4385      3711      4136      3326      3997      3840      4069
dram[2]:       5746      5929      3974      4177      4771      3788      4207      3767      4040      4761      3706      3881      4100      3410      3891      3708
dram[3]:       6456      6161      4304      3974      5542      3861      4043      4045      3941      4808      3855      3341      4376      3115      4178      3574
dram[4]:       6572      6259      4621      4020      5416      4234      4429      4554      4806      5336      4255      4933      3913      4392      4159      4736
dram[5]:       7205      6253      5409      4012      6271      4513      4656      4663      4818      4965      4497      4583      5278      4304      5185      4436
dram[6]:       6123      7036      4523      5520      4244      5046      4352      4856      5081      5325      4983      5606      4925      5375      5321      5365
dram[7]:       6508      6509      4545      4719      5617      5444      4349      4926      4841      5428      4163      5149      4369      4925      4765      5432
dram[8]:       6939      7099      5474      5984      5632      5470      5743      5737      5864      5828      5434      4108      5369      4357      5252      4630
dram[9]:       6246      5611      4604      4284      4322      3353      4340      4761      4806      4727      4700      4626      4741      3819      4271      3749
dram[10]:       6550      6420      4306      4377      4162      4067      5090      4576      4901      4583      3594      4794      4269      4184      4736      4493
dram[11]:       5990      5719      4338      4587      5016      3907      3989      4360      4999      4685      3638      4822      3947      4197      4084      4061
dram[12]:       6221      6011      4272      4324      3792      4441      4227      4569      4522      4842      4246      4110      4368      3739      3893      4074
dram[13]:       6526      7161      5452      5434      5075      4636      4835      4573      5171      4958      4737      5503      4503      5272      4222      5749
dram[14]:       7658      7559      5892      5161      5593      5798      5974      5515      5533      5865      5326      4441      5339      4659      5644      4747
dram[15]:       7619      6688      5680      5574      5221      5224      5618      5215      5486      5741      5195      4522      5503      4184      6004      4647
dram[16]:       6537      6466      6159      5224      5077      5462      5079      5370      5271      5505      4211      5087      4946      5488      5294      5464
dram[17]:       5769      5646      4241      3828      3749      3241      4021      3564      4169      4022      3720      3820      3909      3341      4069      4090
dram[18]:       6215      6048      4380      3861      4218      4564      4326      4480      4686      4230      3869      4650      3598      3919      3630      4958
dram[19]:       5923      5856      4377      3726      3727      4135      3813      4349      4512      4982      3599      4411      3531      3734      3937      4571
dram[20]:       5615      6316      4328      4124      3967      3847      3753      4278      4356      4600      3547      3941      4246      3853      4219      4697
dram[21]:       6464      6853      5000      5257      5037      5337      5111      4860      5656      4912      5374      3799      5598      3478      5008      4375
dram[22]:       6812      6467      5471      5426      5024      5034      5004      4923      5647      5130      4940      4181      5066      4735      4803      4584
dram[23]:       7399      5647      6462      4261      6720      4332      6241      4171      5937      4649      6152      4178      5361      4162      5042      4657
dram[24]:       7763      7106      5783      5989      6113      5310      5739      5135      6117      4581      4597      6287      4887      5735      4909      6290
dram[25]:       6413      5883      4722      3837      4655      3729      4333      3834      4347      4114      3709      4174      3780      3638      4800      3183
dram[26]:       6493      6432      3893      4374      4008      4275      4346      4667      4773      4995      3768      2916      4119      3735      4067      3890
dram[27]:       6870      6116      4315      4567      4573      4334      4950      4223      4723      4172      3555      3076      4487      3588      4636      4714
dram[28]:       5944      5998      4624      3943      3943      4010      3779      4021      4807      4166      3977      3336      3984      3377      4445      3418
dram[29]:       5906      6731      4643      5338      4004      4970      4182      5154      4901      5240      3155      5047      3523      4969      3827      5096
dram[30]:       5840      7270      4696      5777      4595      5636      4826      5486      4707      5601      4304      4747      4416      5145      5083      5786
dram[31]:       6049      6988      4705      5291      4389      5180      4584      5028      4713      5496      3874      5136      4083      5219      4025      5456
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 256): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147381 n_act=785 n_pre=769 n_ref_event=0 n_req=7647 n_rd=6692 n_rd_L2_A=0 n_write=0 n_wr_bk=3248 bw_util=0.06266
n_activity=47116 dram_eff=0.211
bk0: 432a 156337i bk1: 448a 155611i bk2: 448a 156378i bk3: 448a 156224i bk4: 448a 156799i bk5: 448a 156838i bk6: 448a 156361i bk7: 448a 156187i bk8: 412a 156473i bk9: 408a 156719i bk10: 384a 156066i bk11: 384a 156430i bk12: 384a 156980i bk13: 384a 156976i bk14: 384a 156604i bk15: 384a 156597i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897345
Row_Buffer_Locality_read = 0.912433
Row_Buffer_Locality_write = 0.791623
Bank_Level_Parallism = 1.449708
Bank_Level_Parallism_Col = 1.295516
Bank_Level_Parallism_Ready = 1.064286
write_to_read_ratio_blp_rw_average = 0.429533
GrpLevelPara = 1.235058 

BW Util details:
bwutil = 0.062659 
total_CMD = 158637 
util_bw = 9940 
Wasted_Col = 13692 
Wasted_Row = 5518 
Idle = 129487 

BW Util Bottlenecks: 
RCDc_limit = 5625 
RCDWRc_limit = 1650 
WTRc_limit = 1063 
RTWc_limit = 4362 
CCDLc_limit = 4877 
rwq = 0 
CCDLc_limit_alone = 4601 
WTRc_limit_alone = 962 
RTWc_limit_alone = 4187 

Commands details: 
total_CMD = 158637 
n_nop = 147381 
Read = 6692 
Write = 0 
L2_Alloc = 0 
L2_WB = 3248 
n_act = 785 
n_pre = 769 
n_ref = 0 
n_req = 7647 
total_req = 9940 

Dual Bus Interface Util: 
issued_total_row = 1554 
issued_total_col = 9940 
Row_Bus_Util =  0.009796 
CoL_Bus_Util = 0.062659 
Either_Row_CoL_Bus_Util = 0.070954 
Issued_on_Two_Bus_Simul_Util = 0.001500 
issued_two_Eff = 0.021144 
queue_avg = 0.542660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.54266
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 257): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147292 n_act=548 n_pre=532 n_ref_event=0 n_req=7863 n_rd=6744 n_rd_L2_A=0 n_write=0 n_wr_bk=3736 bw_util=0.06606
n_activity=41671 dram_eff=0.2515
bk0: 432a 156463i bk1: 448a 156192i bk2: 448a 156711i bk3: 448a 156866i bk4: 448a 157323i bk5: 448a 157107i bk6: 448a 156908i bk7: 448a 156463i bk8: 432a 156898i bk9: 440a 156903i bk10: 384a 156744i bk11: 384a 156528i bk12: 384a 157082i bk13: 384a 157201i bk14: 384a 156802i bk15: 384a 157094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930306
Row_Buffer_Locality_read = 0.944692
Row_Buffer_Locality_write = 0.843610
Bank_Level_Parallism = 1.403917
Bank_Level_Parallism_Col = 1.284094
Bank_Level_Parallism_Ready = 1.073092
write_to_read_ratio_blp_rw_average = 0.484344
GrpLevelPara = 1.240346 

BW Util details:
bwutil = 0.066063 
total_CMD = 158637 
util_bw = 10480 
Wasted_Col = 12229 
Wasted_Row = 3482 
Idle = 132446 

BW Util Bottlenecks: 
RCDc_limit = 3284 
RCDWRc_limit = 1451 
WTRc_limit = 1020 
RTWc_limit = 4092 
CCDLc_limit = 5232 
rwq = 0 
CCDLc_limit_alone = 4937 
WTRc_limit_alone = 905 
RTWc_limit_alone = 3912 

Commands details: 
total_CMD = 158637 
n_nop = 147292 
Read = 6744 
Write = 0 
L2_Alloc = 0 
L2_WB = 3736 
n_act = 548 
n_pre = 532 
n_ref = 0 
n_req = 7863 
total_req = 10480 

Dual Bus Interface Util: 
issued_total_row = 1080 
issued_total_col = 10480 
Row_Bus_Util =  0.006808 
CoL_Bus_Util = 0.066063 
Either_Row_CoL_Bus_Util = 0.071515 
Issued_on_Two_Bus_Simul_Util = 0.001355 
issued_two_Eff = 0.018951 
queue_avg = 0.555369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.555369
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 255): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147492 n_act=572 n_pre=556 n_ref_event=0 n_req=7794 n_rd=6744 n_rd_L2_A=0 n_write=0 n_wr_bk=3499 bw_util=0.06457
n_activity=39850 dram_eff=0.257
bk0: 432a 155936i bk1: 448a 156964i bk2: 448a 156590i bk3: 448a 156492i bk4: 448a 156935i bk5: 448a 156864i bk6: 448a 156412i bk7: 448a 156137i bk8: 440a 156797i bk9: 432a 156610i bk10: 384a 156534i bk11: 384a 156908i bk12: 384a 157087i bk13: 384a 157006i bk14: 384a 157152i bk15: 384a 157256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926610
Row_Buffer_Locality_read = 0.939057
Row_Buffer_Locality_write = 0.846667
Bank_Level_Parallism = 1.496231
Bank_Level_Parallism_Col = 1.359747
Bank_Level_Parallism_Ready = 1.080250
write_to_read_ratio_blp_rw_average = 0.481355
GrpLevelPara = 1.304250 

BW Util details:
bwutil = 0.064569 
total_CMD = 158637 
util_bw = 10243 
Wasted_Col = 11914 
Wasted_Row = 3444 
Idle = 133036 

BW Util Bottlenecks: 
RCDc_limit = 3633 
RCDWRc_limit = 1290 
WTRc_limit = 1178 
RTWc_limit = 4628 
CCDLc_limit = 4922 
rwq = 0 
CCDLc_limit_alone = 4629 
WTRc_limit_alone = 1060 
RTWc_limit_alone = 4453 

Commands details: 
total_CMD = 158637 
n_nop = 147492 
Read = 6744 
Write = 0 
L2_Alloc = 0 
L2_WB = 3499 
n_act = 572 
n_pre = 556 
n_ref = 0 
n_req = 7794 
total_req = 10243 

Dual Bus Interface Util: 
issued_total_row = 1128 
issued_total_col = 10243 
Row_Bus_Util =  0.007111 
CoL_Bus_Util = 0.064569 
Either_Row_CoL_Bus_Util = 0.070255 
Issued_on_Two_Bus_Simul_Util = 0.001425 
issued_two_Eff = 0.020278 
queue_avg = 0.591993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.591993
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 255): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147414 n_act=583 n_pre=567 n_ref_event=0 n_req=7833 n_rd=6744 n_rd_L2_A=0 n_write=0 n_wr_bk=3591 bw_util=0.06515
n_activity=40170 dram_eff=0.2573
bk0: 432a 155769i bk1: 448a 156759i bk2: 448a 156493i bk3: 448a 156508i bk4: 448a 157096i bk5: 448a 157017i bk6: 448a 156594i bk7: 448a 156368i bk8: 440a 156709i bk9: 432a 156875i bk10: 384a 156845i bk11: 384a 156735i bk12: 384a 157045i bk13: 384a 156648i bk14: 384a 157089i bk15: 384a 156741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925571
Row_Buffer_Locality_read = 0.940095
Row_Buffer_Locality_write = 0.835629
Bank_Level_Parallism = 1.508803
Bank_Level_Parallism_Col = 1.367041
Bank_Level_Parallism_Ready = 1.088244
write_to_read_ratio_blp_rw_average = 0.481573
GrpLevelPara = 1.304909 

BW Util details:
bwutil = 0.065149 
total_CMD = 158637 
util_bw = 10335 
Wasted_Col = 12039 
Wasted_Row = 3298 
Idle = 132965 

BW Util Bottlenecks: 
RCDc_limit = 3438 
RCDWRc_limit = 1442 
WTRc_limit = 1453 
RTWc_limit = 4638 
CCDLc_limit = 5233 
rwq = 0 
CCDLc_limit_alone = 4826 
WTRc_limit_alone = 1290 
RTWc_limit_alone = 4394 

Commands details: 
total_CMD = 158637 
n_nop = 147414 
Read = 6744 
Write = 0 
L2_Alloc = 0 
L2_WB = 3591 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 7833 
total_req = 10335 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 10335 
Row_Bus_Util =  0.007249 
CoL_Bus_Util = 0.065149 
Either_Row_CoL_Bus_Util = 0.070746 
Issued_on_Two_Bus_Simul_Util = 0.001652 
issued_two_Eff = 0.023345 
queue_avg = 0.561004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.561004
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 256): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147171 n_act=580 n_pre=564 n_ref_event=0 n_req=7935 n_rd=6744 n_rd_L2_A=0 n_write=0 n_wr_bk=3808 bw_util=0.06652
n_activity=41557 dram_eff=0.2539
bk0: 432a 155696i bk1: 448a 156782i bk2: 448a 156724i bk3: 448a 156428i bk4: 448a 157126i bk5: 448a 156871i bk6: 448a 156235i bk7: 448a 155979i bk8: 432a 156809i bk9: 440a 156609i bk10: 384a 156326i bk11: 384a 156768i bk12: 384a 157126i bk13: 384a 157048i bk14: 384a 156848i bk15: 384a 157051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926906
Row_Buffer_Locality_read = 0.940391
Row_Buffer_Locality_write = 0.850546
Bank_Level_Parallism = 1.495724
Bank_Level_Parallism_Col = 1.373189
Bank_Level_Parallism_Ready = 1.082544
write_to_read_ratio_blp_rw_average = 0.486072
GrpLevelPara = 1.297878 

BW Util details:
bwutil = 0.066517 
total_CMD = 158637 
util_bw = 10552 
Wasted_Col = 12322 
Wasted_Row = 3669 
Idle = 132094 

BW Util Bottlenecks: 
RCDc_limit = 3497 
RCDWRc_limit = 1454 
WTRc_limit = 1748 
RTWc_limit = 4526 
CCDLc_limit = 5385 
rwq = 0 
CCDLc_limit_alone = 4926 
WTRc_limit_alone = 1539 
RTWc_limit_alone = 4276 

Commands details: 
total_CMD = 158637 
n_nop = 147171 
Read = 6744 
Write = 0 
L2_Alloc = 0 
L2_WB = 3808 
n_act = 580 
n_pre = 564 
n_ref = 0 
n_req = 7935 
total_req = 10552 

Dual Bus Interface Util: 
issued_total_row = 1144 
issued_total_col = 10552 
Row_Bus_Util =  0.007211 
CoL_Bus_Util = 0.066517 
Either_Row_CoL_Bus_Util = 0.072278 
Issued_on_Two_Bus_Simul_Util = 0.001450 
issued_two_Eff = 0.020059 
queue_avg = 0.619975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.619975
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 256): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147518 n_act=519 n_pre=503 n_ref_event=0 n_req=7835 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3608 bw_util=0.06521
n_activity=39741 dram_eff=0.2603
bk0: 432a 154830i bk1: 448a 156841i bk2: 448a 156647i bk3: 448a 156693i bk4: 448a 157060i bk5: 448a 157211i bk6: 448a 156436i bk7: 448a 156489i bk8: 440a 156904i bk9: 424a 156743i bk10: 384a 156741i bk11: 384a 156997i bk12: 384a 157102i bk13: 384a 156943i bk14: 384a 156968i bk15: 384a 157094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933759
Row_Buffer_Locality_read = 0.942696
Row_Buffer_Locality_write = 0.878981
Bank_Level_Parallism = 1.545172
Bank_Level_Parallism_Col = 1.398407
Bank_Level_Parallism_Ready = 1.087587
write_to_read_ratio_blp_rw_average = 0.497645
GrpLevelPara = 1.317683 

BW Util details:
bwutil = 0.065205 
total_CMD = 158637 
util_bw = 10344 
Wasted_Col = 11743 
Wasted_Row = 2718 
Idle = 133832 

BW Util Bottlenecks: 
RCDc_limit = 3231 
RCDWRc_limit = 1111 
WTRc_limit = 1685 
RTWc_limit = 4775 
CCDLc_limit = 5198 
rwq = 0 
CCDLc_limit_alone = 4731 
WTRc_limit_alone = 1485 
RTWc_limit_alone = 4508 

Commands details: 
total_CMD = 158637 
n_nop = 147518 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3608 
n_act = 519 
n_pre = 503 
n_ref = 0 
n_req = 7835 
total_req = 10344 

Dual Bus Interface Util: 
issued_total_row = 1022 
issued_total_col = 10344 
Row_Bus_Util =  0.006442 
CoL_Bus_Util = 0.065205 
Either_Row_CoL_Bus_Util = 0.070091 
Issued_on_Two_Bus_Simul_Util = 0.001557 
issued_two_Eff = 0.022214 
queue_avg = 0.588053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.588053
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 257): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147619 n_act=515 n_pre=499 n_ref_event=0 n_req=7790 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3486 bw_util=0.06444
n_activity=39478 dram_eff=0.2589
bk0: 432a 156329i bk1: 448a 157080i bk2: 448a 156931i bk3: 448a 156572i bk4: 448a 156975i bk5: 448a 157012i bk6: 448a 156334i bk7: 448a 156859i bk8: 440a 156852i bk9: 424a 156943i bk10: 384a 156776i bk11: 384a 156920i bk12: 384a 157327i bk13: 384a 157182i bk14: 384a 157199i bk15: 384a 157145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933890
Row_Buffer_Locality_read = 0.945517
Row_Buffer_Locality_write = 0.859583
Bank_Level_Parallism = 1.426233
Bank_Level_Parallism_Col = 1.298917
Bank_Level_Parallism_Ready = 1.070338
write_to_read_ratio_blp_rw_average = 0.464345
GrpLevelPara = 1.244273 

BW Util details:
bwutil = 0.064436 
total_CMD = 158637 
util_bw = 10222 
Wasted_Col = 11565 
Wasted_Row = 3136 
Idle = 133714 

BW Util Bottlenecks: 
RCDc_limit = 3239 
RCDWRc_limit = 1211 
WTRc_limit = 943 
RTWc_limit = 4107 
CCDLc_limit = 5238 
rwq = 0 
CCDLc_limit_alone = 4874 
WTRc_limit_alone = 804 
RTWc_limit_alone = 3882 

Commands details: 
total_CMD = 158637 
n_nop = 147619 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3486 
n_act = 515 
n_pre = 499 
n_ref = 0 
n_req = 7790 
total_req = 10222 

Dual Bus Interface Util: 
issued_total_row = 1014 
issued_total_col = 10222 
Row_Bus_Util =  0.006392 
CoL_Bus_Util = 0.064436 
Either_Row_CoL_Bus_Util = 0.069454 
Issued_on_Two_Bus_Simul_Util = 0.001374 
issued_two_Eff = 0.019786 
queue_avg = 0.490913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.490913
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 256): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147514 n_act=517 n_pre=501 n_ref_event=0 n_req=7826 n_rd=6728 n_rd_L2_A=0 n_write=0 n_wr_bk=3583 bw_util=0.065
n_activity=39229 dram_eff=0.2628
bk0: 432a 155989i bk1: 448a 157144i bk2: 448a 156755i bk3: 448a 156636i bk4: 448a 157053i bk5: 448a 156896i bk6: 448a 156484i bk7: 448a 156424i bk8: 432a 156869i bk9: 424a 157209i bk10: 384a 156958i bk11: 384a 156739i bk12: 384a 157190i bk13: 384a 157115i bk14: 384a 156778i bk15: 384a 157277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.933938
Row_Buffer_Locality_read = 0.944560
Row_Buffer_Locality_write = 0.868852
Bank_Level_Parallism = 1.435053
Bank_Level_Parallism_Col = 1.311904
Bank_Level_Parallism_Ready = 1.081369
write_to_read_ratio_blp_rw_average = 0.476781
GrpLevelPara = 1.243485 

BW Util details:
bwutil = 0.064997 
total_CMD = 158637 
util_bw = 10311 
Wasted_Col = 11989 
Wasted_Row = 3136 
Idle = 133201 

BW Util Bottlenecks: 
RCDc_limit = 3311 
RCDWRc_limit = 1164 
WTRc_limit = 1108 
RTWc_limit = 4290 
CCDLc_limit = 5419 
rwq = 0 
CCDLc_limit_alone = 5040 
WTRc_limit_alone = 977 
RTWc_limit_alone = 4042 

Commands details: 
total_CMD = 158637 
n_nop = 147514 
Read = 6728 
Write = 0 
L2_Alloc = 0 
L2_WB = 3583 
n_act = 517 
n_pre = 501 
n_ref = 0 
n_req = 7826 
total_req = 10311 

Dual Bus Interface Util: 
issued_total_row = 1018 
issued_total_col = 10311 
Row_Bus_Util =  0.006417 
CoL_Bus_Util = 0.064997 
Either_Row_CoL_Bus_Util = 0.070116 
Issued_on_Two_Bus_Simul_Util = 0.001299 
issued_two_Eff = 0.018520 
queue_avg = 0.540069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.540069
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 256): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147390 n_act=784 n_pre=768 n_ref_event=0 n_req=7649 n_rd=6700 n_rd_L2_A=0 n_write=0 n_wr_bk=3257 bw_util=0.06277
n_activity=47441 dram_eff=0.2099
bk0: 448a 155730i bk1: 448a 156782i bk2: 448a 156383i bk3: 448a 155892i bk4: 448a 156870i bk5: 448a 156683i bk6: 444a 156600i bk7: 448a 156046i bk8: 404a 156686i bk9: 412a 156517i bk10: 384a 156308i bk11: 384a 156290i bk12: 384a 156632i bk13: 384a 156639i bk14: 384a 156534i bk15: 384a 156703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897503
Row_Buffer_Locality_read = 0.910149
Row_Buffer_Locality_write = 0.808219
Bank_Level_Parallism = 1.453471
Bank_Level_Parallism_Col = 1.297432
Bank_Level_Parallism_Ready = 1.060058
write_to_read_ratio_blp_rw_average = 0.419483
GrpLevelPara = 1.239854 

BW Util details:
bwutil = 0.062766 
total_CMD = 158637 
util_bw = 9957 
Wasted_Col = 13957 
Wasted_Row = 5358 
Idle = 129365 

BW Util Bottlenecks: 
RCDc_limit = 5788 
RCDWRc_limit = 1508 
WTRc_limit = 1464 
RTWc_limit = 4534 
CCDLc_limit = 4950 
rwq = 0 
CCDLc_limit_alone = 4642 
WTRc_limit_alone = 1310 
RTWc_limit_alone = 4380 

Commands details: 
total_CMD = 158637 
n_nop = 147390 
Read = 6700 
Write = 0 
L2_Alloc = 0 
L2_WB = 3257 
n_act = 784 
n_pre = 768 
n_ref = 0 
n_req = 7649 
total_req = 9957 

Dual Bus Interface Util: 
issued_total_row = 1552 
issued_total_col = 9957 
Row_Bus_Util =  0.009783 
CoL_Bus_Util = 0.062766 
Either_Row_CoL_Bus_Util = 0.070898 
Issued_on_Two_Bus_Simul_Util = 0.001652 
issued_two_Eff = 0.023295 
queue_avg = 0.515523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.515523
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 254): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147532 n_act=541 n_pre=525 n_ref_event=0 n_req=7796 n_rd=6760 n_rd_L2_A=0 n_write=0 n_wr_bk=3489 bw_util=0.06461
n_activity=40866 dram_eff=0.2508
bk0: 448a 155662i bk1: 448a 156965i bk2: 448a 156626i bk3: 448a 156677i bk4: 448a 157406i bk5: 448a 157097i bk6: 448a 156454i bk7: 448a 156168i bk8: 432a 157178i bk9: 440a 157085i bk10: 384a 156894i bk11: 384a 156732i bk12: 384a 157035i bk13: 384a 156837i bk14: 384a 156922i bk15: 384a 156959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930605
Row_Buffer_Locality_read = 0.944379
Row_Buffer_Locality_write = 0.840734
Bank_Level_Parallism = 1.423321
Bank_Level_Parallism_Col = 1.308169
Bank_Level_Parallism_Ready = 1.082935
write_to_read_ratio_blp_rw_average = 0.481450
GrpLevelPara = 1.266723 

BW Util details:
bwutil = 0.064607 
total_CMD = 158637 
util_bw = 10249 
Wasted_Col = 12500 
Wasted_Row = 3451 
Idle = 132437 

BW Util Bottlenecks: 
RCDc_limit = 3378 
RCDWRc_limit = 1341 
WTRc_limit = 1058 
RTWc_limit = 4845 
CCDLc_limit = 5093 
rwq = 0 
CCDLc_limit_alone = 4749 
WTRc_limit_alone = 940 
RTWc_limit_alone = 4619 

Commands details: 
total_CMD = 158637 
n_nop = 147532 
Read = 6760 
Write = 0 
L2_Alloc = 0 
L2_WB = 3489 
n_act = 541 
n_pre = 525 
n_ref = 0 
n_req = 7796 
total_req = 10249 

Dual Bus Interface Util: 
issued_total_row = 1066 
issued_total_col = 10249 
Row_Bus_Util =  0.006720 
CoL_Bus_Util = 0.064607 
Either_Row_CoL_Bus_Util = 0.070003 
Issued_on_Two_Bus_Simul_Util = 0.001324 
issued_two_Eff = 0.018910 
queue_avg = 0.571317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.571317
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 257): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147291 n_act=575 n_pre=559 n_ref_event=0 n_req=7864 n_rd=6752 n_rd_L2_A=0 n_write=0 n_wr_bk=3661 bw_util=0.06564
n_activity=41490 dram_eff=0.251
bk0: 448a 156163i bk1: 448a 157296i bk2: 448a 156657i bk3: 448a 156637i bk4: 448a 157234i bk5: 448a 157066i bk6: 448a 156777i bk7: 448a 156106i bk8: 432a 156847i bk9: 432a 156606i bk10: 384a 156524i bk11: 384a 156645i bk12: 384a 157122i bk13: 384a 157006i bk14: 384a 157088i bk15: 384a 156881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926882
Row_Buffer_Locality_read = 0.939573
Row_Buffer_Locality_write = 0.849820
Bank_Level_Parallism = 1.421821
Bank_Level_Parallism_Col = 1.297017
Bank_Level_Parallism_Ready = 1.061654
write_to_read_ratio_blp_rw_average = 0.469658
GrpLevelPara = 1.260881 

BW Util details:
bwutil = 0.065640 
total_CMD = 158637 
util_bw = 10413 
Wasted_Col = 12106 
Wasted_Row = 3786 
Idle = 132332 

BW Util Bottlenecks: 
RCDc_limit = 3674 
RCDWRc_limit = 1376 
WTRc_limit = 998 
RTWc_limit = 4002 
CCDLc_limit = 5193 
rwq = 0 
CCDLc_limit_alone = 4916 
WTRc_limit_alone = 916 
RTWc_limit_alone = 3807 

Commands details: 
total_CMD = 158637 
n_nop = 147291 
Read = 6752 
Write = 0 
L2_Alloc = 0 
L2_WB = 3661 
n_act = 575 
n_pre = 559 
n_ref = 0 
n_req = 7864 
total_req = 10413 

Dual Bus Interface Util: 
issued_total_row = 1134 
issued_total_col = 10413 
Row_Bus_Util =  0.007148 
CoL_Bus_Util = 0.065640 
Either_Row_CoL_Bus_Util = 0.071522 
Issued_on_Two_Bus_Simul_Util = 0.001267 
issued_two_Eff = 0.017715 
queue_avg = 0.585059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.585059
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 255): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147466 n_act=553 n_pre=537 n_ref_event=0 n_req=7817 n_rd=6758 n_rd_L2_A=0 n_write=0 n_wr_bk=3549 bw_util=0.06497
n_activity=40239 dram_eff=0.2561
bk0: 448a 156516i bk1: 448a 157177i bk2: 448a 156674i bk3: 448a 156336i bk4: 448a 157349i bk5: 448a 156900i bk6: 448a 156739i bk7: 448a 156339i bk8: 432a 157052i bk9: 438a 157015i bk10: 384a 156774i bk11: 384a 156605i bk12: 384a 156989i bk13: 384a 156858i bk14: 384a 156865i bk15: 384a 157152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929257
Row_Buffer_Locality_read = 0.940663
Row_Buffer_Locality_write = 0.856468
Bank_Level_Parallism = 1.452986
Bank_Level_Parallism_Col = 1.311502
Bank_Level_Parallism_Ready = 1.084409
write_to_read_ratio_blp_rw_average = 0.455624
GrpLevelPara = 1.263643 

BW Util details:
bwutil = 0.064972 
total_CMD = 158637 
util_bw = 10307 
Wasted_Col = 11582 
Wasted_Row = 3348 
Idle = 133400 

BW Util Bottlenecks: 
RCDc_limit = 3569 
RCDWRc_limit = 1192 
WTRc_limit = 1012 
RTWc_limit = 3615 
CCDLc_limit = 5275 
rwq = 0 
CCDLc_limit_alone = 4969 
WTRc_limit_alone = 876 
RTWc_limit_alone = 3445 

Commands details: 
total_CMD = 158637 
n_nop = 147466 
Read = 6758 
Write = 0 
L2_Alloc = 0 
L2_WB = 3549 
n_act = 553 
n_pre = 537 
n_ref = 0 
n_req = 7817 
total_req = 10307 

Dual Bus Interface Util: 
issued_total_row = 1090 
issued_total_col = 10307 
Row_Bus_Util =  0.006871 
CoL_Bus_Util = 0.064972 
Either_Row_CoL_Bus_Util = 0.070419 
Issued_on_Two_Bus_Simul_Util = 0.001425 
issued_two_Eff = 0.020231 
queue_avg = 0.589062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.589062
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 256): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147535 n_act=570 n_pre=554 n_ref_event=0 n_req=7777 n_rd=6760 n_rd_L2_A=0 n_write=0 n_wr_bk=3401 bw_util=0.06405
n_activity=41720 dram_eff=0.2436
bk0: 448a 156091i bk1: 448a 157229i bk2: 448a 156687i bk3: 448a 156670i bk4: 448a 157227i bk5: 448a 157147i bk6: 448a 156444i bk7: 448a 156336i bk8: 440a 156888i bk9: 432a 156859i bk10: 384a 156781i bk11: 384a 156960i bk12: 384a 156881i bk13: 384a 156940i bk14: 384a 156907i bk15: 384a 156948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926707
Row_Buffer_Locality_read = 0.938166
Row_Buffer_Locality_write = 0.850541
Bank_Level_Parallism = 1.401698
Bank_Level_Parallism_Col = 1.261692
Bank_Level_Parallism_Ready = 1.056786
write_to_read_ratio_blp_rw_average = 0.464313
GrpLevelPara = 1.227463 

BW Util details:
bwutil = 0.064052 
total_CMD = 158637 
util_bw = 10161 
Wasted_Col = 12564 
Wasted_Row = 3653 
Idle = 132259 

BW Util Bottlenecks: 
RCDc_limit = 3884 
RCDWRc_limit = 1282 
WTRc_limit = 935 
RTWc_limit = 4205 
CCDLc_limit = 5093 
rwq = 0 
CCDLc_limit_alone = 4826 
WTRc_limit_alone = 840 
RTWc_limit_alone = 4033 

Commands details: 
total_CMD = 158637 
n_nop = 147535 
Read = 6760 
Write = 0 
L2_Alloc = 0 
L2_WB = 3401 
n_act = 570 
n_pre = 554 
n_ref = 0 
n_req = 7777 
total_req = 10161 

Dual Bus Interface Util: 
issued_total_row = 1124 
issued_total_col = 10161 
Row_Bus_Util =  0.007085 
CoL_Bus_Util = 0.064052 
Either_Row_CoL_Bus_Util = 0.069984 
Issued_on_Two_Bus_Simul_Util = 0.001154 
issued_two_Eff = 0.016484 
queue_avg = 0.562612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=0.562612
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 250): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147288 n_act=545 n_pre=529 n_ref_event=0 n_req=7899 n_rd=6748 n_rd_L2_A=0 n_write=0 n_wr_bk=3721 bw_util=0.06599
n_activity=41795 dram_eff=0.2505
bk0: 448a 155715i bk1: 448a 157173i bk2: 448a 156652i bk3: 448a 156753i bk4: 448a 156955i bk5: 448a 157119i bk6: 448a 157133i bk7: 448a 156272i bk8: 432a 156974i bk9: 428a 156847i bk10: 384a 156833i bk11: 384a 156647i bk12: 384a 156960i bk13: 384a 156725i bk14: 384a 157197i bk15: 384a 156869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931004
Row_Buffer_Locality_read = 0.941168
Row_Buffer_Locality_write = 0.871416
Bank_Level_Parallism = 1.393709
Bank_Level_Parallism_Col = 1.273133
Bank_Level_Parallism_Ready = 1.058840
write_to_read_ratio_blp_rw_average = 0.487936
GrpLevelPara = 1.229164 

BW Util details:
bwutil = 0.065993 
total_CMD = 158637 
util_bw = 10469 
Wasted_Col = 12686 
Wasted_Row = 3583 
Idle = 131899 

BW Util Bottlenecks: 
RCDc_limit = 3635 
RCDWRc_limit = 1220 
WTRc_limit = 912 
RTWc_limit = 4538 
CCDLc_limit = 5396 
rwq = 0 
CCDLc_limit_alone = 5003 
WTRc_limit_alone = 808 
RTWc_limit_alone = 4249 

Commands details: 
total_CMD = 158637 
n_nop = 147288 
Read = 6748 
Write = 0 
L2_Alloc = 0 
L2_WB = 3721 
n_act = 545 
n_pre = 529 
n_ref = 0 
n_req = 7899 
total_req = 10469 

Dual Bus Interface Util: 
issued_total_row = 1074 
issued_total_col = 10469 
Row_Bus_Util =  0.006770 
CoL_Bus_Util = 0.065993 
Either_Row_CoL_Bus_Util = 0.071541 
Issued_on_Two_Bus_Simul_Util = 0.001223 
issued_two_Eff = 0.017094 
queue_avg = 0.497791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.497791
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 256): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147463 n_act=538 n_pre=522 n_ref_event=0 n_req=7830 n_rd=6744 n_rd_L2_A=0 n_write=0 n_wr_bk=3568 bw_util=0.065
n_activity=41327 dram_eff=0.2495
bk0: 448a 155636i bk1: 448a 157047i bk2: 448a 156363i bk3: 448a 156390i bk4: 448a 156881i bk5: 448a 156935i bk6: 448a 157133i bk7: 448a 156475i bk8: 424a 156961i bk9: 432a 156588i bk10: 384a 157027i bk11: 384a 156930i bk12: 384a 157261i bk13: 384a 157053i bk14: 384a 157300i bk15: 384a 157228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931290
Row_Buffer_Locality_read = 0.941429
Row_Buffer_Locality_write = 0.868324
Bank_Level_Parallism = 1.393783
Bank_Level_Parallism_Col = 1.273480
Bank_Level_Parallism_Ready = 1.063033
write_to_read_ratio_blp_rw_average = 0.465236
GrpLevelPara = 1.223885 

BW Util details:
bwutil = 0.065004 
total_CMD = 158637 
util_bw = 10312 
Wasted_Col = 12574 
Wasted_Row = 3527 
Idle = 132224 

BW Util Bottlenecks: 
RCDc_limit = 3627 
RCDWRc_limit = 1152 
WTRc_limit = 1099 
RTWc_limit = 4016 
CCDLc_limit = 5529 
rwq = 0 
CCDLc_limit_alone = 5217 
WTRc_limit_alone = 961 
RTWc_limit_alone = 3842 

Commands details: 
total_CMD = 158637 
n_nop = 147463 
Read = 6744 
Write = 0 
L2_Alloc = 0 
L2_WB = 3568 
n_act = 538 
n_pre = 522 
n_ref = 0 
n_req = 7830 
total_req = 10312 

Dual Bus Interface Util: 
issued_total_row = 1060 
issued_total_col = 10312 
Row_Bus_Util =  0.006682 
CoL_Bus_Util = 0.065004 
Either_Row_CoL_Bus_Util = 0.070438 
Issued_on_Two_Bus_Simul_Util = 0.001248 
issued_two_Eff = 0.017720 
queue_avg = 0.508280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.50828
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 257): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147408 n_act=555 n_pre=539 n_ref_event=0 n_req=7831 n_rd=6740 n_rd_L2_A=0 n_write=0 n_wr_bk=3605 bw_util=0.06521
n_activity=41002 dram_eff=0.2523
bk0: 448a 155653i bk1: 448a 157045i bk2: 448a 156743i bk3: 448a 156668i bk4: 448a 157130i bk5: 448a 156995i bk6: 448a 157005i bk7: 448a 156483i bk8: 428a 156891i bk9: 424a 156895i bk10: 384a 156848i bk11: 384a 156704i bk12: 384a 156850i bk13: 384a 156964i bk14: 384a 157001i bk15: 384a 157131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929128
Row_Buffer_Locality_read = 0.940653
Row_Buffer_Locality_write = 0.857929
Bank_Level_Parallism = 1.410333
Bank_Level_Parallism_Col = 1.291889
Bank_Level_Parallism_Ready = 1.062252
write_to_read_ratio_blp_rw_average = 0.473212
GrpLevelPara = 1.236336 

BW Util details:
bwutil = 0.065212 
total_CMD = 158637 
util_bw = 10345 
Wasted_Col = 12272 
Wasted_Row = 3630 
Idle = 132390 

BW Util Bottlenecks: 
RCDc_limit = 3638 
RCDWRc_limit = 1279 
WTRc_limit = 1053 
RTWc_limit = 4258 
CCDLc_limit = 5222 
rwq = 0 
CCDLc_limit_alone = 4818 
WTRc_limit_alone = 909 
RTWc_limit_alone = 3998 

Commands details: 
total_CMD = 158637 
n_nop = 147408 
Read = 6740 
Write = 0 
L2_Alloc = 0 
L2_WB = 3605 
n_act = 555 
n_pre = 539 
n_ref = 0 
n_req = 7831 
total_req = 10345 

Dual Bus Interface Util: 
issued_total_row = 1094 
issued_total_col = 10345 
Row_Bus_Util =  0.006896 
CoL_Bus_Util = 0.065212 
Either_Row_CoL_Bus_Util = 0.070784 
Issued_on_Two_Bus_Simul_Util = 0.001324 
issued_two_Eff = 0.018702 
queue_avg = 0.533469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.533469
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 257): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147447 n_act=759 n_pre=743 n_ref_event=0 n_req=7627 n_rd=6700 n_rd_L2_A=0 n_write=0 n_wr_bk=3215 bw_util=0.0625
n_activity=48668 dram_eff=0.2037
bk0: 448a 155102i bk1: 448a 156754i bk2: 448a 156135i bk3: 448a 156365i bk4: 448a 156644i bk5: 448a 156673i bk6: 448a 156490i bk7: 444a 156313i bk8: 412a 156458i bk9: 404a 156592i bk10: 384a 156496i bk11: 384a 156634i bk12: 384a 157072i bk13: 384a 156910i bk14: 384a 156655i bk15: 384a 156891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900485
Row_Buffer_Locality_read = 0.915075
Row_Buffer_Locality_write = 0.795038
Bank_Level_Parallism = 1.405259
Bank_Level_Parallism_Col = 1.269525
Bank_Level_Parallism_Ready = 1.059002
write_to_read_ratio_blp_rw_average = 0.428457
GrpLevelPara = 1.217585 

BW Util details:
bwutil = 0.062501 
total_CMD = 158637 
util_bw = 9915 
Wasted_Col = 14175 
Wasted_Row = 5538 
Idle = 129009 

BW Util Bottlenecks: 
RCDc_limit = 5528 
RCDWRc_limit = 1589 
WTRc_limit = 1152 
RTWc_limit = 4676 
CCDLc_limit = 4799 
rwq = 0 
CCDLc_limit_alone = 4509 
WTRc_limit_alone = 1016 
RTWc_limit_alone = 4522 

Commands details: 
total_CMD = 158637 
n_nop = 147447 
Read = 6700 
Write = 0 
L2_Alloc = 0 
L2_WB = 3215 
n_act = 759 
n_pre = 743 
n_ref = 0 
n_req = 7627 
total_req = 9915 

Dual Bus Interface Util: 
issued_total_row = 1502 
issued_total_col = 9915 
Row_Bus_Util =  0.009468 
CoL_Bus_Util = 0.062501 
Either_Row_CoL_Bus_Util = 0.070538 
Issued_on_Two_Bus_Simul_Util = 0.001431 
issued_two_Eff = 0.020286 
queue_avg = 0.531755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.531755
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 257): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147448 n_act=550 n_pre=534 n_ref_event=0 n_req=7812 n_rd=6752 n_rd_L2_A=0 n_write=0 n_wr_bk=3556 bw_util=0.06498
n_activity=42075 dram_eff=0.245
bk0: 448a 155371i bk1: 448a 157205i bk2: 448a 156789i bk3: 448a 156935i bk4: 448a 157214i bk5: 448a 157313i bk6: 448a 156730i bk7: 448a 156496i bk8: 432a 156754i bk9: 432a 157262i bk10: 384a 156885i bk11: 384a 156760i bk12: 384a 157026i bk13: 384a 156985i bk14: 384a 156963i bk15: 384a 157288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929595
Row_Buffer_Locality_read = 0.946979
Row_Buffer_Locality_write = 0.818868
Bank_Level_Parallism = 1.383192
Bank_Level_Parallism_Col = 1.284119
Bank_Level_Parallism_Ready = 1.075475
write_to_read_ratio_blp_rw_average = 0.471995
GrpLevelPara = 1.246604 

BW Util details:
bwutil = 0.064979 
total_CMD = 158637 
util_bw = 10308 
Wasted_Col = 11951 
Wasted_Row = 3788 
Idle = 132590 

BW Util Bottlenecks: 
RCDc_limit = 3311 
RCDWRc_limit = 1586 
WTRc_limit = 1033 
RTWc_limit = 3899 
CCDLc_limit = 4932 
rwq = 0 
CCDLc_limit_alone = 4641 
WTRc_limit_alone = 910 
RTWc_limit_alone = 3731 

Commands details: 
total_CMD = 158637 
n_nop = 147448 
Read = 6752 
Write = 0 
L2_Alloc = 0 
L2_WB = 3556 
n_act = 550 
n_pre = 534 
n_ref = 0 
n_req = 7812 
total_req = 10308 

Dual Bus Interface Util: 
issued_total_row = 1084 
issued_total_col = 10308 
Row_Bus_Util =  0.006833 
CoL_Bus_Util = 0.064979 
Either_Row_CoL_Bus_Util = 0.070532 
Issued_on_Two_Bus_Simul_Util = 0.001280 
issued_two_Eff = 0.018143 
queue_avg = 0.549374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.549374
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 255): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147346 n_act=535 n_pre=519 n_ref_event=0 n_req=7884 n_rd=6752 n_rd_L2_A=0 n_write=0 n_wr_bk=3678 bw_util=0.06575
n_activity=41685 dram_eff=0.2502
bk0: 448a 156100i bk1: 448a 157267i bk2: 448a 156466i bk3: 448a 156576i bk4: 448a 157143i bk5: 448a 157097i bk6: 448a 156570i bk7: 448a 156736i bk8: 432a 156838i bk9: 432a 157146i bk10: 384a 156841i bk11: 384a 156583i bk12: 384a 157236i bk13: 384a 156966i bk14: 384a 156928i bk15: 384a 157200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932141
Row_Buffer_Locality_read = 0.945942
Row_Buffer_Locality_write = 0.849823
Bank_Level_Parallism = 1.362214
Bank_Level_Parallism_Col = 1.268951
Bank_Level_Parallism_Ready = 1.062512
write_to_read_ratio_blp_rw_average = 0.480295
GrpLevelPara = 1.239560 

BW Util details:
bwutil = 0.065748 
total_CMD = 158637 
util_bw = 10430 
Wasted_Col = 12452 
Wasted_Row = 3826 
Idle = 131929 

BW Util Bottlenecks: 
RCDc_limit = 3358 
RCDWRc_limit = 1401 
WTRc_limit = 1017 
RTWc_limit = 4359 
CCDLc_limit = 5143 
rwq = 0 
CCDLc_limit_alone = 4824 
WTRc_limit_alone = 867 
RTWc_limit_alone = 4190 

Commands details: 
total_CMD = 158637 
n_nop = 147346 
Read = 6752 
Write = 0 
L2_Alloc = 0 
L2_WB = 3678 
n_act = 535 
n_pre = 519 
n_ref = 0 
n_req = 7884 
total_req = 10430 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 10430 
Row_Bus_Util =  0.006644 
CoL_Bus_Util = 0.065748 
Either_Row_CoL_Bus_Util = 0.071175 
Issued_on_Two_Bus_Simul_Util = 0.001217 
issued_two_Eff = 0.017093 
queue_avg = 0.578358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.578358
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 256): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147510 n_act=528 n_pre=512 n_ref_event=0 n_req=7800 n_rd=6752 n_rd_L2_A=0 n_write=0 n_wr_bk=3529 bw_util=0.06481
n_activity=40568 dram_eff=0.2534
bk0: 448a 155961i bk1: 448a 157261i bk2: 448a 156674i bk3: 448a 156619i bk4: 448a 157348i bk5: 448a 157223i bk6: 448a 156633i bk7: 448a 156330i bk8: 432a 156760i bk9: 432a 157119i bk10: 384a 156859i bk11: 384a 156792i bk12: 384a 157046i bk13: 384a 157000i bk14: 384a 156980i bk15: 384a 157173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932308
Row_Buffer_Locality_read = 0.944757
Row_Buffer_Locality_write = 0.852099
Bank_Level_Parallism = 1.392632
Bank_Level_Parallism_Col = 1.278651
Bank_Level_Parallism_Ready = 1.067309
write_to_read_ratio_blp_rw_average = 0.479743
GrpLevelPara = 1.233743 

BW Util details:
bwutil = 0.064808 
total_CMD = 158637 
util_bw = 10281 
Wasted_Col = 12284 
Wasted_Row = 3439 
Idle = 132633 

BW Util Bottlenecks: 
RCDc_limit = 3347 
RCDWRc_limit = 1291 
WTRc_limit = 995 
RTWc_limit = 4344 
CCDLc_limit = 5289 
rwq = 0 
CCDLc_limit_alone = 4892 
WTRc_limit_alone = 853 
RTWc_limit_alone = 4089 

Commands details: 
total_CMD = 158637 
n_nop = 147510 
Read = 6752 
Write = 0 
L2_Alloc = 0 
L2_WB = 3529 
n_act = 528 
n_pre = 512 
n_ref = 0 
n_req = 7800 
total_req = 10281 

Dual Bus Interface Util: 
issued_total_row = 1040 
issued_total_col = 10281 
Row_Bus_Util =  0.006556 
CoL_Bus_Util = 0.064808 
Either_Row_CoL_Bus_Util = 0.070141 
Issued_on_Two_Bus_Simul_Util = 0.001223 
issued_two_Eff = 0.017435 
queue_avg = 0.569180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.56918
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 256): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147503 n_act=556 n_pre=540 n_ref_event=0 n_req=7784 n_rd=6752 n_rd_L2_A=0 n_write=0 n_wr_bk=3490 bw_util=0.06456
n_activity=41439 dram_eff=0.2472
bk0: 448a 156026i bk1: 448a 157283i bk2: 448a 156715i bk3: 448a 156676i bk4: 448a 157154i bk5: 448a 157204i bk6: 448a 156448i bk7: 448a 156344i bk8: 432a 157009i bk9: 432a 157124i bk10: 384a 156850i bk11: 384a 156766i bk12: 384a 157117i bk13: 384a 156913i bk14: 384a 156876i bk15: 384a 157071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.941499
Row_Buffer_Locality_write = 0.843992
Bank_Level_Parallism = 1.399031
Bank_Level_Parallism_Col = 1.283258
Bank_Level_Parallism_Ready = 1.057997
write_to_read_ratio_blp_rw_average = 0.465422
GrpLevelPara = 1.250604 

BW Util details:
bwutil = 0.064562 
total_CMD = 158637 
util_bw = 10242 
Wasted_Col = 12013 
Wasted_Row = 3763 
Idle = 132619 

BW Util Bottlenecks: 
RCDc_limit = 3549 
RCDWRc_limit = 1343 
WTRc_limit = 913 
RTWc_limit = 4098 
CCDLc_limit = 4990 
rwq = 0 
CCDLc_limit_alone = 4715 
WTRc_limit_alone = 806 
RTWc_limit_alone = 3930 

Commands details: 
total_CMD = 158637 
n_nop = 147503 
Read = 6752 
Write = 0 
L2_Alloc = 0 
L2_WB = 3490 
n_act = 556 
n_pre = 540 
n_ref = 0 
n_req = 7784 
total_req = 10242 

Dual Bus Interface Util: 
issued_total_row = 1096 
issued_total_col = 10242 
Row_Bus_Util =  0.006909 
CoL_Bus_Util = 0.064562 
Either_Row_CoL_Bus_Util = 0.070185 
Issued_on_Two_Bus_Simul_Util = 0.001286 
issued_two_Eff = 0.018322 
queue_avg = 0.556781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.556781
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 256): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147296 n_act=546 n_pre=530 n_ref_event=0 n_req=7886 n_rd=6744 n_rd_L2_A=0 n_write=0 n_wr_bk=3709 bw_util=0.06589
n_activity=42057 dram_eff=0.2485
bk0: 448a 155232i bk1: 448a 157217i bk2: 448a 156615i bk3: 448a 156830i bk4: 448a 156897i bk5: 448a 157137i bk6: 448a 156540i bk7: 448a 156915i bk8: 424a 156745i bk9: 432a 156949i bk10: 384a 156943i bk11: 384a 156952i bk12: 384a 157187i bk13: 384a 156979i bk14: 384a 156988i bk15: 384a 156799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.930763
Row_Buffer_Locality_read = 0.943061
Row_Buffer_Locality_write = 0.858144
Bank_Level_Parallism = 1.419532
Bank_Level_Parallism_Col = 1.303122
Bank_Level_Parallism_Ready = 1.069262
write_to_read_ratio_blp_rw_average = 0.479127
GrpLevelPara = 1.258030 

BW Util details:
bwutil = 0.065893 
total_CMD = 158637 
util_bw = 10453 
Wasted_Col = 12057 
Wasted_Row = 3662 
Idle = 132465 

BW Util Bottlenecks: 
RCDc_limit = 3530 
RCDWRc_limit = 1357 
WTRc_limit = 927 
RTWc_limit = 4228 
CCDLc_limit = 5142 
rwq = 0 
CCDLc_limit_alone = 4807 
WTRc_limit_alone = 822 
RTWc_limit_alone = 3998 

Commands details: 
total_CMD = 158637 
n_nop = 147296 
Read = 6744 
Write = 0 
L2_Alloc = 0 
L2_WB = 3709 
n_act = 546 
n_pre = 530 
n_ref = 0 
n_req = 7886 
total_req = 10453 

Dual Bus Interface Util: 
issued_total_row = 1076 
issued_total_col = 10453 
Row_Bus_Util =  0.006783 
CoL_Bus_Util = 0.065893 
Either_Row_CoL_Bus_Util = 0.071490 
Issued_on_Two_Bus_Simul_Util = 0.001185 
issued_two_Eff = 0.016577 
queue_avg = 0.498358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.498358
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 256): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147555 n_act=532 n_pre=516 n_ref_event=0 n_req=7802 n_rd=6744 n_rd_L2_A=0 n_write=0 n_wr_bk=3483 bw_util=0.06447
n_activity=41098 dram_eff=0.2488
bk0: 448a 155501i bk1: 448a 157125i bk2: 448a 156628i bk3: 448a 156785i bk4: 448a 156791i bk5: 448a 157288i bk6: 448a 156698i bk7: 448a 156287i bk8: 432a 156813i bk9: 424a 156972i bk10: 384a 156934i bk11: 384a 157218i bk12: 384a 157005i bk13: 384a 157279i bk14: 384a 157268i bk15: 384a 157103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.931812
Row_Buffer_Locality_read = 0.943357
Row_Buffer_Locality_write = 0.858223
Bank_Level_Parallism = 1.396330
Bank_Level_Parallism_Col = 1.272234
Bank_Level_Parallism_Ready = 1.064437
write_to_read_ratio_blp_rw_average = 0.486531
GrpLevelPara = 1.221260 

BW Util details:
bwutil = 0.064468 
total_CMD = 158637 
util_bw = 10227 
Wasted_Col = 12349 
Wasted_Row = 3420 
Idle = 132641 

BW Util Bottlenecks: 
RCDc_limit = 3472 
RCDWRc_limit = 1248 
WTRc_limit = 751 
RTWc_limit = 4722 
CCDLc_limit = 5078 
rwq = 0 
CCDLc_limit_alone = 4736 
WTRc_limit_alone = 666 
RTWc_limit_alone = 4465 

Commands details: 
total_CMD = 158637 
n_nop = 147555 
Read = 6744 
Write = 0 
L2_Alloc = 0 
L2_WB = 3483 
n_act = 532 
n_pre = 516 
n_ref = 0 
n_req = 7802 
total_req = 10227 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 10227 
Row_Bus_Util =  0.006606 
CoL_Bus_Util = 0.064468 
Either_Row_CoL_Bus_Util = 0.069858 
Issued_on_Two_Bus_Simul_Util = 0.001217 
issued_two_Eff = 0.017416 
queue_avg = 0.481382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.481382
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 256): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147252 n_act=563 n_pre=547 n_ref_event=0 n_req=7894 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3731 bw_util=0.06598
n_activity=41697 dram_eff=0.251
bk0: 448a 155797i bk1: 448a 157142i bk2: 448a 156582i bk3: 448a 156471i bk4: 448a 156874i bk5: 448a 157033i bk6: 448a 156399i bk7: 448a 156467i bk8: 424a 156954i bk9: 424a 157188i bk10: 384a 156904i bk11: 384a 156896i bk12: 384a 156819i bk13: 384a 157074i bk14: 384a 156992i bk15: 384a 157016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928680
Row_Buffer_Locality_read = 0.942102
Row_Buffer_Locality_write = 0.850604
Bank_Level_Parallism = 1.408100
Bank_Level_Parallism_Col = 1.286284
Bank_Level_Parallism_Ready = 1.052642
write_to_read_ratio_blp_rw_average = 0.486428
GrpLevelPara = 1.231543 

BW Util details:
bwutil = 0.065981 
total_CMD = 158637 
util_bw = 10467 
Wasted_Col = 12433 
Wasted_Row = 3716 
Idle = 132021 

BW Util Bottlenecks: 
RCDc_limit = 3576 
RCDWRc_limit = 1422 
WTRc_limit = 846 
RTWc_limit = 4498 
CCDLc_limit = 5302 
rwq = 0 
CCDLc_limit_alone = 4889 
WTRc_limit_alone = 703 
RTWc_limit_alone = 4228 

Commands details: 
total_CMD = 158637 
n_nop = 147252 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3731 
n_act = 563 
n_pre = 547 
n_ref = 0 
n_req = 7894 
total_req = 10467 

Dual Bus Interface Util: 
issued_total_row = 1110 
issued_total_col = 10467 
Row_Bus_Util =  0.006997 
CoL_Bus_Util = 0.065981 
Either_Row_CoL_Bus_Util = 0.071768 
Issued_on_Two_Bus_Simul_Util = 0.001210 
issued_two_Eff = 0.016864 
queue_avg = 0.479390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.47939
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 257): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147381 n_act=782 n_pre=766 n_ref_event=0 n_req=7633 n_rd=6680 n_rd_L2_A=0 n_write=0 n_wr_bk=3264 bw_util=0.06268
n_activity=49072 dram_eff=0.2026
bk0: 448a 155785i bk1: 448a 156826i bk2: 448a 156343i bk3: 448a 156585i bk4: 448a 156697i bk5: 448a 156789i bk6: 448a 156009i bk7: 444a 156478i bk8: 416a 156433i bk9: 396a 156527i bk10: 384a 156286i bk11: 384a 156374i bk12: 384a 156805i bk13: 384a 156721i bk14: 384a 156698i bk15: 368a 156435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897550
Row_Buffer_Locality_read = 0.912275
Row_Buffer_Locality_write = 0.794334
Bank_Level_Parallism = 1.392915
Bank_Level_Parallism_Col = 1.258395
Bank_Level_Parallism_Ready = 1.062249
write_to_read_ratio_blp_rw_average = 0.439540
GrpLevelPara = 1.213843 

BW Util details:
bwutil = 0.062684 
total_CMD = 158637 
util_bw = 9944 
Wasted_Col = 14419 
Wasted_Row = 5814 
Idle = 128460 

BW Util Bottlenecks: 
RCDc_limit = 5641 
RCDWRc_limit = 1637 
WTRc_limit = 1107 
RTWc_limit = 4600 
CCDLc_limit = 4873 
rwq = 0 
CCDLc_limit_alone = 4573 
WTRc_limit_alone = 980 
RTWc_limit_alone = 4427 

Commands details: 
total_CMD = 158637 
n_nop = 147381 
Read = 6680 
Write = 0 
L2_Alloc = 0 
L2_WB = 3264 
n_act = 782 
n_pre = 766 
n_ref = 0 
n_req = 7633 
total_req = 9944 

Dual Bus Interface Util: 
issued_total_row = 1548 
issued_total_col = 9944 
Row_Bus_Util =  0.009758 
CoL_Bus_Util = 0.062684 
Either_Row_CoL_Bus_Util = 0.070954 
Issued_on_Two_Bus_Simul_Util = 0.001488 
issued_two_Eff = 0.020967 
queue_avg = 0.535279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.535279
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 257): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147528 n_act=526 n_pre=510 n_ref_event=0 n_req=7799 n_rd=6732 n_rd_L2_A=0 n_write=0 n_wr_bk=3527 bw_util=0.06467
n_activity=41180 dram_eff=0.2491
bk0: 448a 155755i bk1: 448a 157029i bk2: 448a 156843i bk3: 448a 156709i bk4: 448a 157216i bk5: 448a 157213i bk6: 448a 156383i bk7: 448a 156845i bk8: 424a 157125i bk9: 436a 156977i bk10: 384a 156729i bk11: 384a 157126i bk12: 384a 157333i bk13: 384a 157128i bk14: 384a 157085i bk15: 368a 157175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932555
Row_Buffer_Locality_read = 0.945633
Row_Buffer_Locality_write = 0.850047
Bank_Level_Parallism = 1.396379
Bank_Level_Parallism_Col = 1.282315
Bank_Level_Parallism_Ready = 1.073789
write_to_read_ratio_blp_rw_average = 0.459175
GrpLevelPara = 1.239942 

BW Util details:
bwutil = 0.064670 
total_CMD = 158637 
util_bw = 10259 
Wasted_Col = 11517 
Wasted_Row = 3518 
Idle = 133343 

BW Util Bottlenecks: 
RCDc_limit = 3365 
RCDWRc_limit = 1307 
WTRc_limit = 920 
RTWc_limit = 3700 
CCDLc_limit = 4975 
rwq = 0 
CCDLc_limit_alone = 4764 
WTRc_limit_alone = 834 
RTWc_limit_alone = 3575 

Commands details: 
total_CMD = 158637 
n_nop = 147528 
Read = 6732 
Write = 0 
L2_Alloc = 0 
L2_WB = 3527 
n_act = 526 
n_pre = 510 
n_ref = 0 
n_req = 7799 
total_req = 10259 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 10259 
Row_Bus_Util =  0.006531 
CoL_Bus_Util = 0.064670 
Either_Row_CoL_Bus_Util = 0.070028 
Issued_on_Two_Bus_Simul_Util = 0.001172 
issued_two_Eff = 0.016743 
queue_avg = 0.539269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.539269
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 256): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147447 n_act=563 n_pre=547 n_ref_event=0 n_req=7810 n_rd=6728 n_rd_L2_A=0 n_write=0 n_wr_bk=3569 bw_util=0.06491
n_activity=41617 dram_eff=0.2474
bk0: 448a 155809i bk1: 448a 157194i bk2: 448a 156460i bk3: 448a 156784i bk4: 448a 156977i bk5: 448a 157173i bk6: 448a 156511i bk7: 448a 156467i bk8: 424a 156911i bk9: 432a 156977i bk10: 384a 156940i bk11: 384a 156737i bk12: 384a 156933i bk13: 384a 156766i bk14: 384a 157366i bk15: 368a 157076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927913
Row_Buffer_Locality_read = 0.942331
Row_Buffer_Locality_write = 0.838262
Bank_Level_Parallism = 1.410868
Bank_Level_Parallism_Col = 1.296090
Bank_Level_Parallism_Ready = 1.075750
write_to_read_ratio_blp_rw_average = 0.469223
GrpLevelPara = 1.254141 

BW Util details:
bwutil = 0.064909 
total_CMD = 158637 
util_bw = 10297 
Wasted_Col = 12118 
Wasted_Row = 3754 
Idle = 132468 

BW Util Bottlenecks: 
RCDc_limit = 3441 
RCDWRc_limit = 1443 
WTRc_limit = 921 
RTWc_limit = 4095 
CCDLc_limit = 5075 
rwq = 0 
CCDLc_limit_alone = 4757 
WTRc_limit_alone = 823 
RTWc_limit_alone = 3875 

Commands details: 
total_CMD = 158637 
n_nop = 147447 
Read = 6728 
Write = 0 
L2_Alloc = 0 
L2_WB = 3569 
n_act = 563 
n_pre = 547 
n_ref = 0 
n_req = 7810 
total_req = 10297 

Dual Bus Interface Util: 
issued_total_row = 1110 
issued_total_col = 10297 
Row_Bus_Util =  0.006997 
CoL_Bus_Util = 0.064909 
Either_Row_CoL_Bus_Util = 0.070538 
Issued_on_Two_Bus_Simul_Util = 0.001368 
issued_two_Eff = 0.019392 
queue_avg = 0.558293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.558293
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 257): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147504 n_act=546 n_pre=530 n_ref_event=0 n_req=7794 n_rd=6732 n_rd_L2_A=0 n_write=0 n_wr_bk=3533 bw_util=0.06471
n_activity=41821 dram_eff=0.2455
bk0: 448a 156073i bk1: 448a 157000i bk2: 448a 156693i bk3: 448a 156463i bk4: 448a 157261i bk5: 448a 156975i bk6: 448a 156237i bk7: 448a 156562i bk8: 436a 156848i bk9: 424a 157010i bk10: 384a 156821i bk11: 384a 156869i bk12: 384a 157016i bk13: 384a 157231i bk14: 384a 157127i bk15: 368a 157235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.929946
Row_Buffer_Locality_read = 0.942959
Row_Buffer_Locality_write = 0.847458
Bank_Level_Parallism = 1.399939
Bank_Level_Parallism_Col = 1.288383
Bank_Level_Parallism_Ready = 1.078714
write_to_read_ratio_blp_rw_average = 0.474553
GrpLevelPara = 1.243040 

BW Util details:
bwutil = 0.064707 
total_CMD = 158637 
util_bw = 10265 
Wasted_Col = 12114 
Wasted_Row = 3740 
Idle = 132518 

BW Util Bottlenecks: 
RCDc_limit = 3421 
RCDWRc_limit = 1350 
WTRc_limit = 847 
RTWc_limit = 4207 
CCDLc_limit = 4985 
rwq = 0 
CCDLc_limit_alone = 4682 
WTRc_limit_alone = 716 
RTWc_limit_alone = 4035 

Commands details: 
total_CMD = 158637 
n_nop = 147504 
Read = 6732 
Write = 0 
L2_Alloc = 0 
L2_WB = 3533 
n_act = 546 
n_pre = 530 
n_ref = 0 
n_req = 7794 
total_req = 10265 

Dual Bus Interface Util: 
issued_total_row = 1076 
issued_total_col = 10265 
Row_Bus_Util =  0.006783 
CoL_Bus_Util = 0.064707 
Either_Row_CoL_Bus_Util = 0.070179 
Issued_on_Two_Bus_Simul_Util = 0.001311 
issued_two_Eff = 0.018683 
queue_avg = 0.535045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.535045
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 256): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147510 n_act=557 n_pre=541 n_ref_event=0 n_req=7786 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=3520 bw_util=0.06465
n_activity=41031 dram_eff=0.25
bk0: 448a 155996i bk1: 448a 157259i bk2: 448a 156642i bk3: 448a 156344i bk4: 448a 157062i bk5: 448a 157280i bk6: 448a 156146i bk7: 448a 156572i bk8: 440a 156907i bk9: 424a 156962i bk10: 384a 156928i bk11: 384a 157001i bk12: 384a 156967i bk13: 384a 156989i bk14: 384a 157042i bk15: 368a 157056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928461
Row_Buffer_Locality_read = 0.941657
Row_Buffer_Locality_write = 0.843810
Bank_Level_Parallism = 1.449233
Bank_Level_Parallism_Col = 1.323525
Bank_Level_Parallism_Ready = 1.087559
write_to_read_ratio_blp_rw_average = 0.469772
GrpLevelPara = 1.274655 

BW Util details:
bwutil = 0.064651 
total_CMD = 158637 
util_bw = 10256 
Wasted_Col = 11698 
Wasted_Row = 3456 
Idle = 133227 

BW Util Bottlenecks: 
RCDc_limit = 3426 
RCDWRc_limit = 1346 
WTRc_limit = 974 
RTWc_limit = 4121 
CCDLc_limit = 4933 
rwq = 0 
CCDLc_limit_alone = 4713 
WTRc_limit_alone = 899 
RTWc_limit_alone = 3976 

Commands details: 
total_CMD = 158637 
n_nop = 147510 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 3520 
n_act = 557 
n_pre = 541 
n_ref = 0 
n_req = 7786 
total_req = 10256 

Dual Bus Interface Util: 
issued_total_row = 1098 
issued_total_col = 10256 
Row_Bus_Util =  0.006921 
CoL_Bus_Util = 0.064651 
Either_Row_CoL_Bus_Util = 0.070141 
Issued_on_Two_Bus_Simul_Util = 0.001431 
issued_two_Eff = 0.020401 
queue_avg = 0.538506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.538506
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 256): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147502 n_act=525 n_pre=509 n_ref_event=0 n_req=7804 n_rd=6728 n_rd_L2_A=0 n_write=0 n_wr_bk=3567 bw_util=0.0649
n_activity=42005 dram_eff=0.2451
bk0: 448a 155837i bk1: 448a 156964i bk2: 448a 156870i bk3: 448a 156758i bk4: 448a 156984i bk5: 448a 157117i bk6: 448a 156576i bk7: 448a 156784i bk8: 432a 157035i bk9: 424a 156787i bk10: 384a 156796i bk11: 384a 156939i bk12: 384a 156908i bk13: 384a 157138i bk14: 384a 156991i bk15: 368a 157217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.932727
Row_Buffer_Locality_read = 0.942628
Row_Buffer_Locality_write = 0.870818
Bank_Level_Parallism = 1.411433
Bank_Level_Parallism_Col = 1.289674
Bank_Level_Parallism_Ready = 1.067508
write_to_read_ratio_blp_rw_average = 0.478378
GrpLevelPara = 1.239951 

BW Util details:
bwutil = 0.064897 
total_CMD = 158637 
util_bw = 10295 
Wasted_Col = 12031 
Wasted_Row = 3389 
Idle = 132922 

BW Util Bottlenecks: 
RCDc_limit = 3474 
RCDWRc_limit = 1159 
WTRc_limit = 872 
RTWc_limit = 4546 
CCDLc_limit = 5011 
rwq = 0 
CCDLc_limit_alone = 4681 
WTRc_limit_alone = 762 
RTWc_limit_alone = 4326 

Commands details: 
total_CMD = 158637 
n_nop = 147502 
Read = 6728 
Write = 0 
L2_Alloc = 0 
L2_WB = 3567 
n_act = 525 
n_pre = 509 
n_ref = 0 
n_req = 7804 
total_req = 10295 

Dual Bus Interface Util: 
issued_total_row = 1034 
issued_total_col = 10295 
Row_Bus_Util =  0.006518 
CoL_Bus_Util = 0.064897 
Either_Row_CoL_Bus_Util = 0.070192 
Issued_on_Two_Bus_Simul_Util = 0.001223 
issued_two_Eff = 0.017423 
queue_avg = 0.517143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.517143
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 256): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147605 n_act=493 n_pre=477 n_ref_event=0 n_req=7797 n_rd=6720 n_rd_L2_A=0 n_write=0 n_wr_bk=3526 bw_util=0.06459
n_activity=40245 dram_eff=0.2546
bk0: 448a 156498i bk1: 448a 157128i bk2: 448a 156837i bk3: 448a 156818i bk4: 448a 156874i bk5: 448a 157121i bk6: 448a 156708i bk7: 448a 156878i bk8: 424a 156976i bk9: 424a 156714i bk10: 384a 156970i bk11: 384a 157087i bk12: 384a 157172i bk13: 384a 157083i bk14: 384a 157231i bk15: 368a 157053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936771
Row_Buffer_Locality_read = 0.945536
Row_Buffer_Locality_write = 0.882080
Bank_Level_Parallism = 1.384557
Bank_Level_Parallism_Col = 1.267920
Bank_Level_Parallism_Ready = 1.062659
write_to_read_ratio_blp_rw_average = 0.468591
GrpLevelPara = 1.222422 

BW Util details:
bwutil = 0.064588 
total_CMD = 158637 
util_bw = 10246 
Wasted_Col = 11726 
Wasted_Row = 3192 
Idle = 133473 

BW Util Bottlenecks: 
RCDc_limit = 3335 
RCDWRc_limit = 1038 
WTRc_limit = 748 
RTWc_limit = 4056 
CCDLc_limit = 5084 
rwq = 0 
CCDLc_limit_alone = 4791 
WTRc_limit_alone = 653 
RTWc_limit_alone = 3858 

Commands details: 
total_CMD = 158637 
n_nop = 147605 
Read = 6720 
Write = 0 
L2_Alloc = 0 
L2_WB = 3526 
n_act = 493 
n_pre = 477 
n_ref = 0 
n_req = 7797 
total_req = 10246 

Dual Bus Interface Util: 
issued_total_row = 970 
issued_total_col = 10246 
Row_Bus_Util =  0.006115 
CoL_Bus_Util = 0.064588 
Either_Row_CoL_Bus_Util = 0.069542 
Issued_on_Two_Bus_Simul_Util = 0.001160 
issued_two_Eff = 0.016679 
queue_avg = 0.497488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.497488
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 256): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=158637 n_nop=147485 n_act=508 n_pre=492 n_ref_event=0 n_req=7832 n_rd=6720 n_rd_L2_A=0 n_write=0 n_wr_bk=3623 bw_util=0.0652
n_activity=40460 dram_eff=0.2556
bk0: 448a 156154i bk1: 448a 156881i bk2: 448a 156628i bk3: 448a 156604i bk4: 448a 157044i bk5: 448a 157159i bk6: 448a 156694i bk7: 448a 156800i bk8: 424a 156860i bk9: 424a 156947i bk10: 384a 156844i bk11: 384a 157155i bk12: 384a 157266i bk13: 384a 157268i bk14: 384a 157095i bk15: 368a 157204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935138
Row_Buffer_Locality_read = 0.945387
Row_Buffer_Locality_write = 0.873201
Bank_Level_Parallism = 1.387209
Bank_Level_Parallism_Col = 1.276319
Bank_Level_Parallism_Ready = 1.058107
write_to_read_ratio_blp_rw_average = 0.484662
GrpLevelPara = 1.231714 

BW Util details:
bwutil = 0.065199 
total_CMD = 158637 
util_bw = 10343 
Wasted_Col = 11913 
Wasted_Row = 3278 
Idle = 133103 

BW Util Bottlenecks: 
RCDc_limit = 3314 
RCDWRc_limit = 1186 
WTRc_limit = 716 
RTWc_limit = 4351 
CCDLc_limit = 5161 
rwq = 0 
CCDLc_limit_alone = 4831 
WTRc_limit_alone = 615 
RTWc_limit_alone = 4122 

Commands details: 
total_CMD = 158637 
n_nop = 147485 
Read = 6720 
Write = 0 
L2_Alloc = 0 
L2_WB = 3623 
n_act = 508 
n_pre = 492 
n_ref = 0 
n_req = 7832 
total_req = 10343 

Dual Bus Interface Util: 
issued_total_row = 1000 
issued_total_col = 10343 
Row_Bus_Util =  0.006304 
CoL_Bus_Util = 0.065199 
Either_Row_CoL_Bus_Util = 0.070299 
Issued_on_Two_Bus_Simul_Util = 0.001204 
issued_two_Eff = 0.017127 
queue_avg = 0.493517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.493517

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18043, Miss = 7549, Miss_rate = 0.418, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[1]: Access = 18418, Miss = 7779, Miss_rate = 0.422, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[2]: Access = 18154, Miss = 7730, Miss_rate = 0.426, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[3]: Access = 18788, Miss = 7934, Miss_rate = 0.422, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 18262, Miss = 7801, Miss_rate = 0.427, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[5]: Access = 18351, Miss = 7843, Miss_rate = 0.427, Pending_hits = 106, Reservation_fails = 0
L2_cache_bank[6]: Access = 18291, Miss = 7790, Miss_rate = 0.426, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 18376, Miss = 7730, Miss_rate = 0.421, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[8]: Access = 18321, Miss = 7558, Miss_rate = 0.413, Pending_hits = 0, Reservation_fails = 95
L2_cache_bank[9]: Access = 18875, Miss = 7801, Miss_rate = 0.413, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[10]: Access = 18714, Miss = 7700, Miss_rate = 0.411, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 18497, Miss = 7629, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 18620, Miss = 7744, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 18344, Miss = 7552, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 18120, Miss = 7688, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 17901, Miss = 7582, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 18273, Miss = 7712, Miss_rate = 0.422, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[17]: Access = 18390, Miss = 7650, Miss_rate = 0.416, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[18]: Access = 18694, Miss = 7823, Miss_rate = 0.418, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[19]: Access = 18639, Miss = 7861, Miss_rate = 0.422, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[20]: Access = 18378, Miss = 7805, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 18320, Miss = 7703, Miss_rate = 0.420, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[22]: Access = 18347, Miss = 7839, Miss_rate = 0.427, Pending_hits = 4, Reservation_fails = 4
L2_cache_bank[23]: Access = 18237, Miss = 7811, Miss_rate = 0.428, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[24]: Access = 18896, Miss = 7907, Miss_rate = 0.418, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[25]: Access = 18736, Miss = 7743, Miss_rate = 0.413, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[26]: Access = 18730, Miss = 7657, Miss_rate = 0.409, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[27]: Access = 18682, Miss = 7627, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 18631, Miss = 7748, Miss_rate = 0.416, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[29]: Access = 18524, Miss = 7599, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 18004, Miss = 7695, Miss_rate = 0.427, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[31]: Access = 18147, Miss = 7641, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 18605, Miss = 7826, Miss_rate = 0.421, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[33]: Access = 18149, Miss = 7622, Miss_rate = 0.420, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[34]: Access = 18479, Miss = 7821, Miss_rate = 0.423, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[35]: Access = 18700, Miss = 7838, Miss_rate = 0.419, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[36]: Access = 18296, Miss = 7737, Miss_rate = 0.423, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[37]: Access = 18136, Miss = 7727, Miss_rate = 0.426, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[38]: Access = 18218, Miss = 7794, Miss_rate = 0.428, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[39]: Access = 18385, Miss = 7795, Miss_rate = 0.424, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[40]: Access = 18995, Miss = 7834, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 18596, Miss = 7790, Miss_rate = 0.419, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[42]: Access = 18552, Miss = 7665, Miss_rate = 0.413, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[43]: Access = 18601, Miss = 7604, Miss_rate = 0.409, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[44]: Access = 18739, Miss = 7703, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 18373, Miss = 7604, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 17993, Miss = 7598, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 18079, Miss = 7630, Miss_rate = 0.422, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[48]: Access = 18714, Miss = 7863, Miss_rate = 0.420, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[49]: Access = 17725, Miss = 7420, Miss_rate = 0.419, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[50]: Access = 18593, Miss = 7871, Miss_rate = 0.423, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[51]: Access = 18192, Miss = 7618, Miss_rate = 0.419, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[52]: Access = 18349, Miss = 7802, Miss_rate = 0.425, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[53]: Access = 18171, Miss = 7703, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 18411, Miss = 7828, Miss_rate = 0.425, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[55]: Access = 17891, Miss = 7642, Miss_rate = 0.427, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[56]: Access = 18841, Miss = 7895, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 18513, Miss = 7556, Miss_rate = 0.408, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[58]: Access = 18957, Miss = 7718, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 18059, Miss = 7555, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 18231, Miss = 7681, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 18240, Miss = 7563, Miss_rate = 0.415, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[62]: Access = 18175, Miss = 7664, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 17885, Miss = 7616, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1177546
L2_total_cache_misses = 493814
L2_total_cache_miss_rate = 0.4194
L2_total_cache_pending_hits = 1414
L2_total_cache_reservation_fails = 99
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664970
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 54030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 162080
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 164871
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112833
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 882494
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295052
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 99
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=3714001
icnt_total_pkts_simt_to_mem=3758015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3758015
Req_Network_cycles = 211268
Req_Network_injected_packets_per_cycle =      17.7879 
Req_Network_conflicts_per_cycle =      43.8028
Req_Network_conflicts_per_cycle_util =      44.9815
Req_Bank_Level_Parallism =      18.2062
Req_Network_in_buffer_full_per_cycle =       9.3337
Req_Network_in_buffer_avg_util =     192.6560
Req_Network_out_buffer_full_per_cycle =       0.9638
Req_Network_out_buffer_avg_util =     146.4463

Reply_Network_injected_packets_num = 3714043
Reply_Network_cycles = 211268
Reply_Network_injected_packets_per_cycle =       17.5798
Reply_Network_conflicts_per_cycle =        3.5044
Reply_Network_conflicts_per_cycle_util =       3.6075
Reply_Bank_Level_Parallism =      18.0969
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2083
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2197
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 21 sec (1341 sec)
gpgpu_simulation_rate = 67115 (inst/sec)
gpgpu_simulation_rate = 157 (cycle/sec)
gpgpu_silicon_slowdown = 7210191x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
