Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Sep 13 02:52:20 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/square13/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  169         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (169)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (169)
5. checking no_input_delay (13)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (169)
--------------------------
 There are 169 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (169)
--------------------------------------------------
 There are 169 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  186          inf        0.000                      0                  186           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.016ns  (logic 4.361ns (48.376%)  route 4.654ns (51.624%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src3_reg[2]/Q
                         net (fo=5, routed)           1.091     1.484    compressor/chain0_1/lut6_2_inst2/I1
    SLICE_X7Y65                                                       r  compressor/chain0_1/lut6_2_inst2/LUT6/I1
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.097     1.581 r  compressor/chain0_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.581    compressor/chain0_1/prop[2]
    SLICE_X7Y65                                                       r  compressor/chain0_1/carry4_inst0/S[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.882 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.882    compressor/chain0_1/carryout[3]
    SLICE_X7Y66                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     2.116 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.990     3.106    compressor/chain1_0/lut5_prop11_0[2]
    SLICE_X4Y62                                                       r  compressor/chain1_0/lut4_prop9/I1
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.234     3.340 r  compressor/chain1_0/lut4_prop9/O
                         net (fo=1, routed)           0.000     3.340    compressor/chain1_0/prop[9]
    SLICE_X4Y62                                                       r  compressor/chain1_0/carry4_inst2/S[1]
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.752 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=8, routed)           0.982     4.734    compressor/chain2_0/lut6_2_inst15/I0
    SLICE_X5Y63                                                       r  compressor/chain2_0/lut6_2_inst15/LUT6/I0
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.097     4.831 r  compressor/chain2_0/lut6_2_inst15/LUT6/O
                         net (fo=1, routed)           0.000     4.831    compressor/chain2_0/prop[15]
    SLICE_X5Y63                                                       r  compressor/chain2_0/carry4_inst3/S[3]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.130 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           1.591     6.721    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.294     9.016 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.016    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.945ns  (logic 4.667ns (52.178%)  route 4.278ns (47.822%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src3_reg[2]/Q
                         net (fo=5, routed)           1.091     1.484    compressor/chain0_1/lut6_2_inst2/I1
    SLICE_X7Y65                                                       r  compressor/chain0_1/lut6_2_inst2/LUT6/I1
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.097     1.581 r  compressor/chain0_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.581    compressor/chain0_1/prop[2]
    SLICE_X7Y65                                                       r  compressor/chain0_1/carry4_inst0/S[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.882 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.882    compressor/chain0_1/carryout[3]
    SLICE_X7Y66                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     2.116 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.990     3.106    compressor/chain1_0/lut5_prop11_0[2]
    SLICE_X4Y62                                                       r  compressor/chain1_0/lut4_prop9/I1
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.234     3.340 r  compressor/chain1_0/lut4_prop9/O
                         net (fo=1, routed)           0.000     3.340    compressor/chain1_0/prop[9]
    SLICE_X4Y62                                                       r  compressor/chain1_0/carry4_inst2/S[1]
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.752 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=8, routed)           0.839     4.591    compressor/chain2_0/lut5_gene12_0[10]
    SLICE_X5Y63                                                       r  compressor/chain2_0/lut5_prop13/I0
    SLICE_X5Y63          LUT5 (Prop_lut5_I0_O)        0.097     4.688 r  compressor/chain2_0/lut5_prop13/O
                         net (fo=1, routed)           0.000     4.688    compressor/chain2_0/prop[13]
    SLICE_X5Y63                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.165 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=1, routed)           1.358     6.523    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422     8.945 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.945    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.929ns  (logic 4.781ns (53.547%)  route 4.148ns (46.453%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src3_reg[2]/Q
                         net (fo=5, routed)           1.091     1.484    compressor/chain0_1/lut6_2_inst2/I1
    SLICE_X7Y65                                                       r  compressor/chain0_1/lut6_2_inst2/LUT6/I1
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.097     1.581 r  compressor/chain0_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.581    compressor/chain0_1/prop[2]
    SLICE_X7Y65                                                       r  compressor/chain0_1/carry4_inst0/S[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.882 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.882    compressor/chain0_1/carryout[3]
    SLICE_X7Y66                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     2.116 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.990     3.106    compressor/chain1_0/lut5_prop11_0[2]
    SLICE_X4Y62                                                       r  compressor/chain1_0/lut4_prop9/I1
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.234     3.340 r  compressor/chain1_0/lut4_prop9/O
                         net (fo=1, routed)           0.000     3.340    compressor/chain1_0/prop[9]
    SLICE_X4Y62                                                       r  compressor/chain1_0/carry4_inst2/S[1]
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.772 r  compressor/chain1_0/carry4_inst2/O[2]
                         net (fo=2, routed)           0.581     4.353    compressor/chain2_0/lut5_gene12_0[8]
    SLICE_X5Y62                                                       r  compressor/chain2_0/lut2_prop10/I0
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.230     4.583 r  compressor/chain2_0/lut2_prop10/O
                         net (fo=1, routed)           0.000     4.583    compressor/chain2_0/prop[10]
    SLICE_X5Y62                                                       r  compressor/chain2_0/carry4_inst2/S[2]
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.884 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.884    compressor/chain2_0/carryout[11]
    SLICE_X5Y63                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.043 r  compressor/chain2_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.485     6.529    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     8.929 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.929    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.912ns  (logic 4.602ns (51.634%)  route 4.310ns (48.366%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src3_reg[2]/Q
                         net (fo=5, routed)           1.091     1.484    compressor/chain0_1/lut6_2_inst2/I1
    SLICE_X7Y65                                                       r  compressor/chain0_1/lut6_2_inst2/LUT6/I1
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.097     1.581 r  compressor/chain0_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.581    compressor/chain0_1/prop[2]
    SLICE_X7Y65                                                       r  compressor/chain0_1/carry4_inst0/S[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.882 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.882    compressor/chain0_1/carryout[3]
    SLICE_X7Y66                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     2.116 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.990     3.106    compressor/chain1_0/lut5_prop11_0[2]
    SLICE_X4Y62                                                       r  compressor/chain1_0/lut4_prop9/I1
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.234     3.340 r  compressor/chain1_0/lut4_prop9/O
                         net (fo=1, routed)           0.000     3.340    compressor/chain1_0/prop[9]
    SLICE_X4Y62                                                       r  compressor/chain1_0/carry4_inst2/S[1]
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.752 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=8, routed)           0.839     4.591    compressor/chain2_0/lut5_gene12_0[10]
    SLICE_X5Y63                                                       r  compressor/chain2_0/lut5_prop13/I0
    SLICE_X5Y63          LUT5 (Prop_lut5_I0_O)        0.097     4.688 r  compressor/chain2_0/lut5_prop13/O
                         net (fo=1, routed)           0.000     4.688    compressor/chain2_0/prop[13]
    SLICE_X5Y63                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.120 r  compressor/chain2_0/carry4_inst3/O[2]
                         net (fo=1, routed)           1.390     6.510    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402     8.912 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.912    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.896ns  (logic 4.851ns (54.523%)  route 4.046ns (45.477%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src3_reg[2]/Q
                         net (fo=5, routed)           1.091     1.484    compressor/chain0_1/lut6_2_inst2/I1
    SLICE_X7Y65                                                       r  compressor/chain0_1/lut6_2_inst2/LUT6/I1
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.097     1.581 r  compressor/chain0_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.581    compressor/chain0_1/prop[2]
    SLICE_X7Y65                                                       r  compressor/chain0_1/carry4_inst0/S[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.882 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.882    compressor/chain0_1/carryout[3]
    SLICE_X7Y66                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     2.116 r  compressor/chain0_1/carry4_inst1/O[3]
                         net (fo=4, routed)           0.990     3.106    compressor/chain1_0/lut5_prop11_0[2]
    SLICE_X4Y62                                                       r  compressor/chain1_0/lut4_prop9/I1
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.234     3.340 r  compressor/chain1_0/lut4_prop9/O
                         net (fo=1, routed)           0.000     3.340    compressor/chain1_0/prop[9]
    SLICE_X4Y62                                                       r  compressor/chain1_0/carry4_inst2/S[1]
    SLICE_X4Y62          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.772 r  compressor/chain1_0/carry4_inst2/O[2]
                         net (fo=2, routed)           0.581     4.353    compressor/chain2_0/lut5_gene12_0[8]
    SLICE_X5Y62                                                       r  compressor/chain2_0/lut2_prop10/I0
    SLICE_X5Y62          LUT2 (Prop_lut2_I0_O)        0.230     4.583 r  compressor/chain2_0/lut2_prop10/O
                         net (fo=1, routed)           0.000     4.583    compressor/chain2_0/prop[10]
    SLICE_X5Y62                                                       r  compressor/chain2_0/carry4_inst2/S[2]
    SLICE_X5Y62          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.884 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.884    compressor/chain2_0/carryout[11]
    SLICE_X5Y63                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.114 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.383     6.498    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399     8.896 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.896    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.744ns  (logic 4.668ns (53.383%)  route 4.076ns (46.617%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src3_reg[2]/Q
                         net (fo=5, routed)           1.091     1.484    compressor/chain0_1/lut6_2_inst2/I1
    SLICE_X7Y65                                                       r  compressor/chain0_1/lut6_2_inst2/LUT5/I1
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.099     1.583 r  compressor/chain0_1/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.583    compressor/chain0_1/gene[2]
    SLICE_X7Y65                                                       r  compressor/chain0_1/carry4_inst0/DI[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     1.874 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.990     2.864    compressor/chain1_0/lut5_prop11_0[0]
    SLICE_X4Y61                                                       r  compressor/chain1_0/lut4_prop5/I1
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.234     3.098 r  compressor/chain1_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     3.098    compressor/chain1_0/prop[5]
    SLICE_X4Y61                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.575 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=2, routed)           0.616     4.191    compressor/chain2_0/lut5_gene12_0[5]
    SLICE_X5Y61                                                       r  compressor/chain2_0/lut2_prop7/I0
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.234     4.425 r  compressor/chain2_0/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.425    compressor/chain2_0/prop[7]
    SLICE_X5Y61                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.724 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.724    compressor/chain2_0/carryout[7]
    SLICE_X5Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.958 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.379     6.337    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     8.744 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.744    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.728ns  (logic 4.632ns (53.066%)  route 4.097ns (46.934%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src3_reg[2]/Q
                         net (fo=5, routed)           1.091     1.484    compressor/chain0_1/lut6_2_inst2/I1
    SLICE_X7Y65                                                       r  compressor/chain0_1/lut6_2_inst2/LUT5/I1
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.099     1.583 r  compressor/chain0_1/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.583    compressor/chain0_1/gene[2]
    SLICE_X7Y65                                                       r  compressor/chain0_1/carry4_inst0/DI[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     1.874 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.990     2.864    compressor/chain1_0/lut5_prop11_0[0]
    SLICE_X4Y61                                                       r  compressor/chain1_0/lut4_prop5/I1
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.234     3.098 r  compressor/chain1_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     3.098    compressor/chain1_0/prop[5]
    SLICE_X4Y61                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.575 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=2, routed)           0.616     4.191    compressor/chain2_0/lut5_gene12_0[5]
    SLICE_X5Y61                                                       r  compressor/chain2_0/lut2_prop7/I0
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.234     4.425 r  compressor/chain2_0/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.425    compressor/chain2_0/prop[7]
    SLICE_X5Y61                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.724 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.724    compressor/chain2_0/carryout[7]
    SLICE_X5Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.905 r  compressor/chain2_0/carry4_inst2/O[2]
                         net (fo=1, routed)           1.399     6.305    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     8.728 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.728    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 4.656ns (53.556%)  route 4.038ns (46.444%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src3_reg[2]/Q
                         net (fo=5, routed)           1.091     1.484    compressor/chain0_1/lut6_2_inst2/I1
    SLICE_X7Y65                                                       r  compressor/chain0_1/lut6_2_inst2/LUT5/I1
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.099     1.583 r  compressor/chain0_1/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.583    compressor/chain0_1/gene[2]
    SLICE_X7Y65                                                       r  compressor/chain0_1/carry4_inst0/DI[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     1.874 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.990     2.864    compressor/chain1_0/lut5_prop11_0[0]
    SLICE_X4Y61                                                       r  compressor/chain1_0/lut4_prop5/I1
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.234     3.098 r  compressor/chain1_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     3.098    compressor/chain1_0/prop[5]
    SLICE_X4Y61                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.575 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=2, routed)           0.616     4.191    compressor/chain2_0/lut5_gene12_0[5]
    SLICE_X5Y61                                                       r  compressor/chain2_0/lut2_prop7/I0
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.234     4.425 r  compressor/chain2_0/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.425    compressor/chain2_0/prop[7]
    SLICE_X5Y61                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.724 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.724    compressor/chain2_0/carryout[7]
    SLICE_X5Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.954 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.341     6.295    dst9_OBUF[0]
    U17                                                               r  dst9_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.399     8.694 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.694    dst9[0]
    U17                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.637ns  (logic 4.578ns (53.009%)  route 4.059ns (46.991%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src3_reg[2]/Q
                         net (fo=5, routed)           1.091     1.484    compressor/chain0_1/lut6_2_inst2/I1
    SLICE_X7Y65                                                       r  compressor/chain0_1/lut6_2_inst2/LUT5/I1
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.099     1.583 r  compressor/chain0_1/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.583    compressor/chain0_1/gene[2]
    SLICE_X7Y65                                                       r  compressor/chain0_1/carry4_inst0/DI[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     1.874 r  compressor/chain0_1/carry4_inst0/O[3]
                         net (fo=4, routed)           0.990     2.864    compressor/chain1_0/lut5_prop11_0[0]
    SLICE_X4Y61                                                       r  compressor/chain1_0/lut4_prop5/I1
    SLICE_X4Y61          LUT4 (Prop_lut4_I1_O)        0.234     3.098 r  compressor/chain1_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     3.098    compressor/chain1_0/prop[5]
    SLICE_X4Y61                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.575 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=2, routed)           0.616     4.191    compressor/chain2_0/lut5_gene12_0[5]
    SLICE_X5Y61                                                       r  compressor/chain2_0/lut2_prop7/I0
    SLICE_X5Y61          LUT2 (Prop_lut2_I0_O)        0.234     4.425 r  compressor/chain2_0/lut2_prop7/O
                         net (fo=1, routed)           0.000     4.425    compressor/chain2_0/prop[7]
    SLICE_X5Y61                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.724 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.724    compressor/chain2_0/carryout[7]
    SLICE_X5Y62                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.883 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.361     6.245    dst8_OBUF[0]
    U18                                                               r  dst8_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.392     8.637 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.637    dst8[0]
    U18                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.419ns  (logic 4.457ns (52.936%)  route 3.962ns (47.064%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src3_reg[2]/Q
                         net (fo=5, routed)           1.091     1.484    compressor/chain0_1/lut6_2_inst2/I1
    SLICE_X7Y65                                                       r  compressor/chain0_1/lut6_2_inst2/LUT6/I1
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.097     1.581 r  compressor/chain0_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.581    compressor/chain0_1/prop[2]
    SLICE_X7Y65                                                       r  compressor/chain0_1/carry4_inst0/S[2]
    SLICE_X7Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     1.770 r  compressor/chain0_1/carry4_inst0/O[2]
                         net (fo=4, routed)           0.948     2.717    compressor/chain1_1/lut6_2_inst10_0[0]
    SLICE_X7Y61                                                       r  compressor/chain1_1/lut4_prop1/I1
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     2.947 r  compressor/chain1_1/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.947    compressor/chain1_1/prop[1]
    SLICE_X7Y61                                                       r  compressor/chain1_1/carry4_inst0/S[1]
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.379 r  compressor/chain1_1/carry4_inst0/O[2]
                         net (fo=2, routed)           0.583     3.963    compressor/chain2_0/lut6_2_inst15_0[2]
    SLICE_X5Y61                                                       r  compressor/chain2_0/lut2_prop5/I1
    SLICE_X5Y61          LUT2 (Prop_lut2_I1_O)        0.230     4.193 r  compressor/chain2_0/lut2_prop5/O
                         net (fo=1, routed)           0.000     4.193    compressor/chain2_0/prop[5]
    SLICE_X5Y61                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.670 r  compressor/chain2_0/carry4_inst1/O[3]
                         net (fo=1, routed)           1.341     6.010    dst7_OBUF[0]
    U16                                                               r  dst7_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.409     8.419 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.419    dst7[0]
    U16                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src8_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.239%)  route 0.122ns (48.761%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE                         0.000     0.000 r  src8_reg[7]/C
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[7]/Q
                         net (fo=5, routed)           0.122     0.250    src8[7]
    SLICE_X9Y62          FDRE                                         r  src8_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE                         0.000     0.000 r  src5_reg[7]/C
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[7]/Q
                         net (fo=5, routed)           0.113     0.254    src5[7]
    SLICE_X11Y63         FDRE                                         r  src5_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.500%)  route 0.131ns (50.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE                         0.000     0.000 r  src9_reg[8]/C
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[8]/Q
                         net (fo=5, routed)           0.131     0.259    src9[8]
    SLICE_X11Y63         FDRE                                         r  src9_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.323%)  route 0.119ns (45.677%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  src2_reg[4]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src2_reg[4]/Q
                         net (fo=5, routed)           0.119     0.260    src2[4]
    SLICE_X3Y62          FDRE                                         r  src2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.303%)  route 0.119ns (45.697%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE                         0.000     0.000 r  src10_reg[10]/C
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[10]/Q
                         net (fo=5, routed)           0.119     0.260    src10[10]
    SLICE_X7Y61          FDRE                                         r  src10_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.845%)  route 0.121ns (46.155%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE                         0.000     0.000 r  src0_reg[9]/C
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[9]/Q
                         net (fo=7, routed)           0.121     0.262    src0[9]
    SLICE_X6Y60          FDRE                                         r  src0_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.703%)  route 0.122ns (46.297%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE                         0.000     0.000 r  src2_reg[11]/C
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src2_reg[11]/Q
                         net (fo=5, routed)           0.122     0.263    src2[11]
    SLICE_X5Y60          FDRE                                         r  src2_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.703%)  route 0.122ns (46.297%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE                         0.000     0.000 r  src5_reg[8]/C
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[8]/Q
                         net (fo=5, routed)           0.122     0.263    src5[8]
    SLICE_X10Y62         FDRE                                         r  src5_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.336%)  route 0.137ns (51.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE                         0.000     0.000 r  src3_reg[8]/C
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[8]/Q
                         net (fo=5, routed)           0.137     0.265    src3[8]
    SLICE_X11Y61         FDRE                                         r  src3_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.028%)  route 0.125ns (46.972%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE                         0.000     0.000 r  src1_reg[1]/C
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src1_reg[1]/Q
                         net (fo=2, routed)           0.125     0.266    src1[1]
    SLICE_X7Y65          FDRE                                         r  src1_reg[2]/D
  -------------------------------------------------------------------    -------------------





