L 1 "GPIO_init.c"
N#include "GPIO_init.h"
L 1 "GPIO_init.h" 1
N#include <stdbool.h>
L 1 "C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdbool.h" 1
N/* stdbool.h: ISO/IEC 9899:1999 (C99), section 7.16 */
N
N/* Copyright (C) ARM Ltd., 2002
N * All rights reserved
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: drodgman $
N */
N
N#ifndef __bool_true_false_are_defined
N#define __bool_true_false_are_defined 1
N#define __ARMCLIB_VERSION 5060034
N
N  #ifndef __cplusplus /* In C++, 'bool', 'true' and 'false' and keywords */
N    #define bool _Bool
N    #define true 1
N    #define false 0
N  #else
S    #ifdef __GNUC__
S      /* GNU C++ supports direct inclusion of stdbool.h to provide C99
S         compatibility by defining _Bool */
S      #define _Bool bool
S    #endif
N  #endif
N
N#endif /* __bool_true_false_are_defined */
N
L 2 "GPIO_init.h" 2
N#include <stdint.h>
L 1 "C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h" 1
N/* Copyright (C) ARM Ltd., 1999,2014 */
N/* All rights reserved */
N
N/*
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: agrant $
N */
N
N#ifndef __stdint_h
N#define __stdint_h
N#define __ARMCLIB_VERSION 5060034
N
N  #ifdef __INT64_TYPE__
S    /* armclang predefines '__INT64_TYPE__' and '__INT64_C_SUFFIX__' */
S    #define __INT64 __INT64_TYPE__
N  #else
N    /* armcc has builtin '__int64' which can be used in --strict mode */
N    #define __INT64 __int64
N    #define __INT64_C_SUFFIX__ ll
N  #endif
N  #define __PASTE2(x, y) x ## y
N  #define __PASTE(x, y) __PASTE2(x, y)
N  #define __INT64_C(x)  __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__))
N  #define __UINT64_C(x)  __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__))
N  #if defined(__clang__) || (defined(__ARMCC_VERSION) && !defined(__STRICT_ANSI__))
X  #if 0L || (1L && !0L)
N    /* armclang and non-strict armcc allow 'long long' in system headers */
N    #define __LONGLONG long long
N  #else
S    /* strict armcc has '__int64' */
S    #define __LONGLONG __int64
N  #endif
N
N  #ifndef __STDINT_DECLS
N  #define __STDINT_DECLS
N
N    #undef __CLIBNS
N
N    #ifdef __cplusplus
S      namespace std {
S          #define __CLIBNS std::
S          extern "C" {
N    #else
N      #define __CLIBNS
N    #endif  /* __cplusplus */
N
N
N/*
N * 'signed' is redundant below, except for 'signed char' and if
N * the typedef is used to declare a bitfield.
N */
N
N    /* 7.18.1.1 */
N
N    /* exact-width signed integer types */
Ntypedef   signed          char int8_t;
Ntypedef   signed short     int int16_t;
Ntypedef   signed           int int32_t;
Ntypedef   signed       __INT64 int64_t;
Xtypedef   signed       __int64 int64_t;
N
N    /* exact-width unsigned integer types */
Ntypedef unsigned          char uint8_t;
Ntypedef unsigned short     int uint16_t;
Ntypedef unsigned           int uint32_t;
Ntypedef unsigned       __INT64 uint64_t;
Xtypedef unsigned       __int64 uint64_t;
N
N    /* 7.18.1.2 */
N
N    /* smallest type of at least n bits */
N    /* minimum-width signed integer types */
Ntypedef   signed          char int_least8_t;
Ntypedef   signed short     int int_least16_t;
Ntypedef   signed           int int_least32_t;
Ntypedef   signed       __INT64 int_least64_t;
Xtypedef   signed       __int64 int_least64_t;
N
N    /* minimum-width unsigned integer types */
Ntypedef unsigned          char uint_least8_t;
Ntypedef unsigned short     int uint_least16_t;
Ntypedef unsigned           int uint_least32_t;
Ntypedef unsigned       __INT64 uint_least64_t;
Xtypedef unsigned       __int64 uint_least64_t;
N
N    /* 7.18.1.3 */
N
N    /* fastest minimum-width signed integer types */
Ntypedef   signed           int int_fast8_t;
Ntypedef   signed           int int_fast16_t;
Ntypedef   signed           int int_fast32_t;
Ntypedef   signed       __INT64 int_fast64_t;
Xtypedef   signed       __int64 int_fast64_t;
N
N    /* fastest minimum-width unsigned integer types */
Ntypedef unsigned           int uint_fast8_t;
Ntypedef unsigned           int uint_fast16_t;
Ntypedef unsigned           int uint_fast32_t;
Ntypedef unsigned       __INT64 uint_fast64_t;
Xtypedef unsigned       __int64 uint_fast64_t;
N
N    /* 7.18.1.4 integer types capable of holding object pointers */
N#if __sizeof_ptr == 8
X#if 4 == 8
Stypedef   signed       __INT64 intptr_t;
Stypedef unsigned       __INT64 uintptr_t;
N#else
Ntypedef   signed           int intptr_t;
Ntypedef unsigned           int uintptr_t;
N#endif
N
N    /* 7.18.1.5 greatest-width integer types */
Ntypedef   signed     __LONGLONG intmax_t;
Xtypedef   signed     long long intmax_t;
Ntypedef unsigned     __LONGLONG uintmax_t;
Xtypedef unsigned     long long uintmax_t;
N
N
N#if !defined(__cplusplus) || defined(__STDC_LIMIT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.2.1 */
N
N    /* minimum values of exact-width signed integer types */
N#define INT8_MIN                   -128
N#define INT16_MIN                -32768
N#define INT32_MIN          (~0x7fffffff)   /* -2147483648 is unsigned */
N#define INT64_MIN  __INT64_C(~0x7fffffffffffffff) /* -9223372036854775808 is unsigned */
N
N    /* maximum values of exact-width signed integer types */
N#define INT8_MAX                    127
N#define INT16_MAX                 32767
N#define INT32_MAX            2147483647
N#define INT64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of exact-width unsigned integer types */
N#define UINT8_MAX                   255
N#define UINT16_MAX                65535
N#define UINT32_MAX           4294967295u
N#define UINT64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.2 */
N
N    /* minimum values of minimum-width signed integer types */
N#define INT_LEAST8_MIN                   -128
N#define INT_LEAST16_MIN                -32768
N#define INT_LEAST32_MIN          (~0x7fffffff)
N#define INT_LEAST64_MIN  __INT64_C(~0x7fffffffffffffff)
N
N    /* maximum values of minimum-width signed integer types */
N#define INT_LEAST8_MAX                    127
N#define INT_LEAST16_MAX                 32767
N#define INT_LEAST32_MAX            2147483647
N#define INT_LEAST64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of minimum-width unsigned integer types */
N#define UINT_LEAST8_MAX                   255
N#define UINT_LEAST16_MAX                65535
N#define UINT_LEAST32_MAX           4294967295u
N#define UINT_LEAST64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.3 */
N
N    /* minimum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MIN           (~0x7fffffff)
N#define INT_FAST16_MIN          (~0x7fffffff)
N#define INT_FAST32_MIN          (~0x7fffffff)
N#define INT_FAST64_MIN  __INT64_C(~0x7fffffffffffffff)
N
N    /* maximum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MAX             2147483647
N#define INT_FAST16_MAX            2147483647
N#define INT_FAST32_MAX            2147483647
N#define INT_FAST64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of fastest minimum-width unsigned integer types */
N#define UINT_FAST8_MAX            4294967295u
N#define UINT_FAST16_MAX           4294967295u
N#define UINT_FAST32_MAX           4294967295u
N#define UINT_FAST64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.4 */
N
N    /* minimum value of pointer-holding signed integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define INTPTR_MIN INT64_MIN
N#else
N#define INTPTR_MIN INT32_MIN
N#endif
N
N    /* maximum value of pointer-holding signed integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define INTPTR_MAX INT64_MAX
N#else
N#define INTPTR_MAX INT32_MAX
N#endif
N
N    /* maximum value of pointer-holding unsigned integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define UINTPTR_MAX UINT64_MAX
N#else
N#define UINTPTR_MAX UINT32_MAX
N#endif
N
N    /* 7.18.2.5 */
N
N    /* minimum value of greatest-width signed integer type */
N#define INTMAX_MIN  __ESCAPE__(~0x7fffffffffffffffll)
N
N    /* maximum value of greatest-width signed integer type */
N#define INTMAX_MAX  __ESCAPE__(9223372036854775807ll)
N
N    /* maximum value of greatest-width unsigned integer type */
N#define UINTMAX_MAX __ESCAPE__(18446744073709551615ull)
N
N    /* 7.18.3 */
N
N    /* limits of ptrdiff_t */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define PTRDIFF_MIN INT64_MIN
S#define PTRDIFF_MAX INT64_MAX
N#else
N#define PTRDIFF_MIN INT32_MIN
N#define PTRDIFF_MAX INT32_MAX
N#endif
N
N    /* limits of sig_atomic_t */
N#define SIG_ATOMIC_MIN (~0x7fffffff)
N#define SIG_ATOMIC_MAX   2147483647
N
N    /* limit of size_t */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define SIZE_MAX UINT64_MAX
N#else
N#define SIZE_MAX UINT32_MAX
N#endif
N
N    /* limits of wchar_t */
N    /* NB we have to undef and redef because they're defined in both
N     * stdint.h and wchar.h */
N#undef WCHAR_MIN
N#undef WCHAR_MAX
N
N#if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
X#if 0L || (0L && __ARM_SIZEOF_WCHAR_T == 4)
S  #define WCHAR_MIN   0
S  #define WCHAR_MAX   0xffffffffU
N#else
N  #define WCHAR_MIN   0
N  #define WCHAR_MAX   65535
N#endif
N
N    /* limits of wint_t */
N#define WINT_MIN (~0x7fffffff)
N#define WINT_MAX 2147483647
N
N#endif /* __STDC_LIMIT_MACROS */
N
N#if !defined(__cplusplus) || defined(__STDC_CONSTANT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.4.1 macros for minimum-width integer constants */
N#define INT8_C(x)   (x)
N#define INT16_C(x)  (x)
N#define INT32_C(x)  (x)
N#define INT64_C(x)  __INT64_C(x)
N
N#define UINT8_C(x)  (x ## u)
N#define UINT16_C(x) (x ## u)
N#define UINT32_C(x) (x ## u)
N#define UINT64_C(x) __UINT64_C(x)
N
N    /* 7.18.4.2 macros for greatest-width integer constants */
N#define INTMAX_C(x)  __ESCAPE__(x ## ll)
N#define UINTMAX_C(x) __ESCAPE__(x ## ull)
N
N#endif /* __STDC_CONSTANT_MACROS */
N
N    #ifdef __cplusplus
S         }  /* extern "C" */
S      }  /* namespace std */
N    #endif /* __cplusplus */
N  #endif /* __STDINT_DECLS */
N
N  #ifdef __cplusplus
S    #ifndef __STDINT_NO_EXPORTS
S      using ::std::int8_t;
S      using ::std::int16_t;
S      using ::std::int32_t;
S      using ::std::int64_t;
S      using ::std::uint8_t;
S      using ::std::uint16_t;
S      using ::std::uint32_t;
S      using ::std::uint64_t;
S      using ::std::int_least8_t;
S      using ::std::int_least16_t;
S      using ::std::int_least32_t;
S      using ::std::int_least64_t;
S      using ::std::uint_least8_t;
S      using ::std::uint_least16_t;
S      using ::std::uint_least32_t;
S      using ::std::uint_least64_t;
S      using ::std::int_fast8_t;
S      using ::std::int_fast16_t;
S      using ::std::int_fast32_t;
S      using ::std::int_fast64_t;
S      using ::std::uint_fast8_t;
S      using ::std::uint_fast16_t;
S      using ::std::uint_fast32_t;
S      using ::std::uint_fast64_t;
S      using ::std::intptr_t;
S      using ::std::uintptr_t;
S      using ::std::intmax_t;
S      using ::std::uintmax_t;
S    #endif
N  #endif /* __cplusplus */
N
N#undef __INT64
N#undef __LONGLONG
N
N#endif /* __stdint_h */
N
N/* end of stdint.h */
L 3 "GPIO_init.h" 2
N#include "inc/hw_memmap.h"
L 1 "inc/hw_memmap.h" 1
N//*****************************************************************************
N//
N// hw_memmap.h - Macros defining the memory map of the device.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __HW_MEMMAP_H__
N#define __HW_MEMMAP_H__
N
N//*****************************************************************************
N//
N// The following are defines for the base address of the memories and
N// peripherals.
N//
N//*****************************************************************************
N#define FLASH_BASE              0x00000000  // FLASH memory
N#define SRAM_BASE               0x20000000  // SRAM memory
N#define WATCHDOG0_BASE          0x40000000  // Watchdog0
N#define WATCHDOG1_BASE          0x40001000  // Watchdog1
N#define GPIO_PORTA_BASE         0x40004000  // GPIO Port A
N#define GPIO_PORTB_BASE         0x40005000  // GPIO Port B
N#define GPIO_PORTC_BASE         0x40006000  // GPIO Port C
N#define GPIO_PORTD_BASE         0x40007000  // GPIO Port D
N#define SSI0_BASE               0x40008000  // SSI0
N#define SSI1_BASE               0x40009000  // SSI1
N#define SSI2_BASE               0x4000A000  // SSI2
N#define SSI3_BASE               0x4000B000  // SSI3
N#define UART0_BASE              0x4000C000  // UART0
N#define UART1_BASE              0x4000D000  // UART1
N#define UART2_BASE              0x4000E000  // UART2
N#define UART3_BASE              0x4000F000  // UART3
N#define UART4_BASE              0x40010000  // UART4
N#define UART5_BASE              0x40011000  // UART5
N#define UART6_BASE              0x40012000  // UART6
N#define UART7_BASE              0x40013000  // UART7
N#define I2C0_BASE               0x40020000  // I2C0
N#define I2C1_BASE               0x40021000  // I2C1
N#define I2C2_BASE               0x40022000  // I2C2
N#define I2C3_BASE               0x40023000  // I2C3
N#define GPIO_PORTE_BASE         0x40024000  // GPIO Port E
N#define GPIO_PORTF_BASE         0x40025000  // GPIO Port F
N#define GPIO_PORTG_BASE         0x40026000  // GPIO Port G
N#define GPIO_PORTH_BASE         0x40027000  // GPIO Port H
N#define PWM0_BASE               0x40028000  // Pulse Width Modulator (PWM)
N#define PWM1_BASE               0x40029000  // Pulse Width Modulator (PWM)
N#define QEI0_BASE               0x4002C000  // QEI0
N#define QEI1_BASE               0x4002D000  // QEI1
N#define TIMER0_BASE             0x40030000  // Timer0
N#define TIMER1_BASE             0x40031000  // Timer1
N#define TIMER2_BASE             0x40032000  // Timer2
N#define TIMER3_BASE             0x40033000  // Timer3
N#define TIMER4_BASE             0x40034000  // Timer4
N#define TIMER5_BASE             0x40035000  // Timer5
N#define WTIMER0_BASE            0x40036000  // Wide Timer0
N#define WTIMER1_BASE            0x40037000  // Wide Timer1
N#define ADC0_BASE               0x40038000  // ADC0
N#define ADC1_BASE               0x40039000  // ADC1
N#define COMP_BASE               0x4003C000  // Analog comparators
N#define GPIO_PORTJ_BASE         0x4003D000  // GPIO Port J
N#define CAN0_BASE               0x40040000  // CAN0
N#define CAN1_BASE               0x40041000  // CAN1
N#define WTIMER2_BASE            0x4004C000  // Wide Timer2
N#define WTIMER3_BASE            0x4004D000  // Wide Timer3
N#define WTIMER4_BASE            0x4004E000  // Wide Timer4
N#define WTIMER5_BASE            0x4004F000  // Wide Timer5
N#define USB0_BASE               0x40050000  // USB 0 Controller
N#define GPIO_PORTA_AHB_BASE     0x40058000  // GPIO Port A (high speed)
N#define GPIO_PORTB_AHB_BASE     0x40059000  // GPIO Port B (high speed)
N#define GPIO_PORTC_AHB_BASE     0x4005A000  // GPIO Port C (high speed)
N#define GPIO_PORTD_AHB_BASE     0x4005B000  // GPIO Port D (high speed)
N#define GPIO_PORTE_AHB_BASE     0x4005C000  // GPIO Port E (high speed)
N#define GPIO_PORTF_AHB_BASE     0x4005D000  // GPIO Port F (high speed)
N#define GPIO_PORTG_AHB_BASE     0x4005E000  // GPIO Port G (high speed)
N#define GPIO_PORTH_AHB_BASE     0x4005F000  // GPIO Port H (high speed)
N#define GPIO_PORTJ_AHB_BASE     0x40060000  // GPIO Port J (high speed)
N#define GPIO_PORTK_BASE         0x40061000  // GPIO Port K
N#define GPIO_PORTL_BASE         0x40062000  // GPIO Port L
N#define GPIO_PORTM_BASE         0x40063000  // GPIO Port M
N#define GPIO_PORTN_BASE         0x40064000  // GPIO Port N
N#define GPIO_PORTP_BASE         0x40065000  // GPIO Port P
N#define GPIO_PORTQ_BASE         0x40066000  // GPIO Port Q
N#define GPIO_PORTR_BASE         0x40067000  // General-Purpose Input/Outputs
N                                            // (GPIOs)
N#define GPIO_PORTS_BASE         0x40068000  // General-Purpose Input/Outputs
N                                            // (GPIOs)
N#define GPIO_PORTT_BASE         0x40069000  // General-Purpose Input/Outputs
N                                            // (GPIOs)
N#define EEPROM_BASE             0x400AF000  // EEPROM memory
N#define ONEWIRE0_BASE           0x400B6000  // 1-Wire Master Module
N#define I2C8_BASE               0x400B8000  // I2C8
N#define I2C9_BASE               0x400B9000  // I2C9
N#define I2C4_BASE               0x400C0000  // I2C4
N#define I2C5_BASE               0x400C1000  // I2C5
N#define I2C6_BASE               0x400C2000  // I2C6
N#define I2C7_BASE               0x400C3000  // I2C7
N#define EPI0_BASE               0x400D0000  // EPI0
N#define TIMER6_BASE             0x400E0000  // General-Purpose Timers
N#define TIMER7_BASE             0x400E1000  // General-Purpose Timers
N#define EMAC0_BASE              0x400EC000  // Ethernet Controller
N#define SYSEXC_BASE             0x400F9000  // System Exception Module
N#define HIB_BASE                0x400FC000  // Hibernation Module
N#define FLASH_CTRL_BASE         0x400FD000  // FLASH Controller
N#define SYSCTL_BASE             0x400FE000  // System Control
N#define UDMA_BASE               0x400FF000  // uDMA Controller
N#define CCM0_BASE               0x44030000  // Cyclical Redundancy Check (CRC)
N#define SHAMD5_BASE             0x44034000  // SHA/MD5 Accelerator
N#define AES_BASE                0x44036000  // Advance Encryption
N                                            // Hardware-Accelerated Module
N#define DES_BASE                0x44038000  // Data Encryption Standard
N                                            // Accelerator (DES)
N#define LCD0_BASE               0x44050000  // LCD Controller
N#define ITM_BASE                0xE0000000  // Instrumentation Trace Macrocell
N#define DWT_BASE                0xE0001000  // Data Watchpoint and Trace
N#define FPB_BASE                0xE0002000  // FLASH Patch and Breakpoint
N#define NVIC_BASE               0xE000E000  // Nested Vectored Interrupt Ctrl
N#define TPIU_BASE               0xE0040000  // Trace Port Interface Unit
N
N#endif // __HW_MEMMAP_H__
L 4 "GPIO_init.h" 2
N
N#include "driverlib/adc.h"
L 1 "driverlib/adc.h" 1
N//*****************************************************************************
N//
N// adc.h - ADC headers for using the ADC driver functions.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_ADC_H__
N#define __DRIVERLIB_ADC_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to ADCSequenceConfigure as the ui32Trigger
N// parameter.
N//
N//*****************************************************************************
N#define ADC_TRIGGER_PROCESSOR   0x00000000  // Processor event
N#define ADC_TRIGGER_COMP0       0x00000001  // Analog comparator 0 event
N#define ADC_TRIGGER_COMP1       0x00000002  // Analog comparator 1 event
N#define ADC_TRIGGER_COMP2       0x00000003  // Analog comparator 2 event
N#define ADC_TRIGGER_EXTERNAL    0x00000004  // External event
N#define ADC_TRIGGER_TIMER       0x00000005  // Timer event
N#define ADC_TRIGGER_PWM0        0x00000006  // PWM0 event
N#define ADC_TRIGGER_PWM1        0x00000007  // PWM1 event
N#define ADC_TRIGGER_PWM2        0x00000008  // PWM2 event
N#define ADC_TRIGGER_PWM3        0x00000009  // PWM3 event
N#define ADC_TRIGGER_NEVER       0x0000000E  // Never Trigger
N#define ADC_TRIGGER_ALWAYS      0x0000000F  // Always event
N#define ADC_TRIGGER_PWM_MOD0    0x00000000  // PWM triggers from PWM0
N#define ADC_TRIGGER_PWM_MOD1    0x00000010  // PWM triggers from PWM1
N
N//*****************************************************************************
N//
N// Values that can be passed to ADCSequenceStepConfigure as the ui32Config
N// parameter.
N//
N//*****************************************************************************
N#define ADC_CTL_TS              0x00000080  // Temperature sensor select
N#define ADC_CTL_IE              0x00000040  // Interrupt enable
N#define ADC_CTL_END             0x00000020  // Sequence end select
N#define ADC_CTL_D               0x00000010  // Differential select
N#define ADC_CTL_CH0             0x00000000  // Input channel 0
N#define ADC_CTL_CH1             0x00000001  // Input channel 1
N#define ADC_CTL_CH2             0x00000002  // Input channel 2
N#define ADC_CTL_CH3             0x00000003  // Input channel 3
N#define ADC_CTL_CH4             0x00000004  // Input channel 4
N#define ADC_CTL_CH5             0x00000005  // Input channel 5
N#define ADC_CTL_CH6             0x00000006  // Input channel 6
N#define ADC_CTL_CH7             0x00000007  // Input channel 7
N#define ADC_CTL_CH8             0x00000008  // Input channel 8
N#define ADC_CTL_CH9             0x00000009  // Input channel 9
N#define ADC_CTL_CH10            0x0000000A  // Input channel 10
N#define ADC_CTL_CH11            0x0000000B  // Input channel 11
N#define ADC_CTL_CH12            0x0000000C  // Input channel 12
N#define ADC_CTL_CH13            0x0000000D  // Input channel 13
N#define ADC_CTL_CH14            0x0000000E  // Input channel 14
N#define ADC_CTL_CH15            0x0000000F  // Input channel 15
N#define ADC_CTL_CH16            0x00000100  // Input channel 16
N#define ADC_CTL_CH17            0x00000101  // Input channel 17
N#define ADC_CTL_CH18            0x00000102  // Input channel 18
N#define ADC_CTL_CH19            0x00000103  // Input channel 19
N#define ADC_CTL_CH20            0x00000104  // Input channel 20
N#define ADC_CTL_CH21            0x00000105  // Input channel 21
N#define ADC_CTL_CH22            0x00000106  // Input channel 22
N#define ADC_CTL_CH23            0x00000107  // Input channel 23
N#define ADC_CTL_CMP0            0x00080000  // Select Comparator 0
N#define ADC_CTL_CMP1            0x00090000  // Select Comparator 1
N#define ADC_CTL_CMP2            0x000A0000  // Select Comparator 2
N#define ADC_CTL_CMP3            0x000B0000  // Select Comparator 3
N#define ADC_CTL_CMP4            0x000C0000  // Select Comparator 4
N#define ADC_CTL_CMP5            0x000D0000  // Select Comparator 5
N#define ADC_CTL_CMP6            0x000E0000  // Select Comparator 6
N#define ADC_CTL_CMP7            0x000F0000  // Select Comparator 7
N#define ADC_CTL_SHOLD_4         0x00000000  // Sample and hold 4 ADC clocks
N#define ADC_CTL_SHOLD_8         0x00200000  // Sample and hold 8 ADC clocks
N#define ADC_CTL_SHOLD_16        0x00400000  // Sample and hold 16 ADC clocks
N#define ADC_CTL_SHOLD_32        0x00600000  // Sample and hold 32 ADC clocks
N#define ADC_CTL_SHOLD_64        0x00800000  // Sample and hold 64 ADC clocks
N#define ADC_CTL_SHOLD_128       0x00A00000  // Sample and hold 128 ADC clocks
N#define ADC_CTL_SHOLD_256       0x00C00000  // Sample and hold 256 ADC clocks
N
N//*****************************************************************************
N//
N// Values that can be passed to ADCComparatorConfigure as part of the
N// ui32Config parameter.
N//
N//*****************************************************************************
N#define ADC_COMP_TRIG_NONE      0x00000000  // Trigger Disabled
N#define ADC_COMP_TRIG_LOW_ALWAYS \
N                                0x00001000  // Trigger Low Always
X#define ADC_COMP_TRIG_LOW_ALWAYS                                 0x00001000  
N#define ADC_COMP_TRIG_LOW_ONCE  0x00001100  // Trigger Low Once
N#define ADC_COMP_TRIG_LOW_HALWAYS \
N                                0x00001200  // Trigger Low Always (Hysteresis)
X#define ADC_COMP_TRIG_LOW_HALWAYS                                 0x00001200  
N#define ADC_COMP_TRIG_LOW_HONCE 0x00001300  // Trigger Low Once (Hysteresis)
N#define ADC_COMP_TRIG_MID_ALWAYS \
N                                0x00001400  // Trigger Mid Always
X#define ADC_COMP_TRIG_MID_ALWAYS                                 0x00001400  
N#define ADC_COMP_TRIG_MID_ONCE  0x00001500  // Trigger Mid Once
N#define ADC_COMP_TRIG_HIGH_ALWAYS \
N                                0x00001C00  // Trigger High Always
X#define ADC_COMP_TRIG_HIGH_ALWAYS                                 0x00001C00  
N#define ADC_COMP_TRIG_HIGH_ONCE 0x00001D00  // Trigger High Once
N#define ADC_COMP_TRIG_HIGH_HALWAYS \
N                                0x00001E00  // Trigger High Always (Hysteresis)
X#define ADC_COMP_TRIG_HIGH_HALWAYS                                 0x00001E00  
N#define ADC_COMP_TRIG_HIGH_HONCE \
N                                0x00001F00  // Trigger High Once (Hysteresis)
X#define ADC_COMP_TRIG_HIGH_HONCE                                 0x00001F00  
N
N#define ADC_COMP_INT_NONE       0x00000000  // Interrupt Disabled
N#define ADC_COMP_INT_LOW_ALWAYS \
N                                0x00000010  // Interrupt Low Always
X#define ADC_COMP_INT_LOW_ALWAYS                                 0x00000010  
N#define ADC_COMP_INT_LOW_ONCE   0x00000011  // Interrupt Low Once
N#define ADC_COMP_INT_LOW_HALWAYS \
N                                0x00000012  // Interrupt Low Always
X#define ADC_COMP_INT_LOW_HALWAYS                                 0x00000012  
N                                            // (Hysteresis)
N#define ADC_COMP_INT_LOW_HONCE  0x00000013  // Interrupt Low Once (Hysteresis)
N#define ADC_COMP_INT_MID_ALWAYS \
N                                0x00000014  // Interrupt Mid Always
X#define ADC_COMP_INT_MID_ALWAYS                                 0x00000014  
N#define ADC_COMP_INT_MID_ONCE   0x00000015  // Interrupt Mid Once
N#define ADC_COMP_INT_HIGH_ALWAYS \
N                                0x0000001C  // Interrupt High Always
X#define ADC_COMP_INT_HIGH_ALWAYS                                 0x0000001C  
N#define ADC_COMP_INT_HIGH_ONCE  0x0000001D  // Interrupt High Once
N#define ADC_COMP_INT_HIGH_HALWAYS \
N                                0x0000001E  // Interrupt High Always
X#define ADC_COMP_INT_HIGH_HALWAYS                                 0x0000001E  
N                                            // (Hysteresis)
N#define ADC_COMP_INT_HIGH_HONCE \
N                                0x0000001F  // Interrupt High Once (Hysteresis)
X#define ADC_COMP_INT_HIGH_HONCE                                 0x0000001F  
N
N//*****************************************************************************
N//
N// Values that can be used to modify the sequence number passed to
N// ADCProcessorTrigger in order to get cross-module synchronous processor
N// triggers.
N//
N//*****************************************************************************
N#define ADC_TRIGGER_WAIT        0x08000000  // Wait for the synchronous trigger
N#define ADC_TRIGGER_SIGNAL      0x80000000  // Signal the synchronous trigger
N
N//*****************************************************************************
N//
N// Values that can be passed to ADCPhaseDelaySet as the ui32Phase parameter and
N// returned from ADCPhaseDelayGet.
N//
N//*****************************************************************************
N#define ADC_PHASE_0             0x00000000  // 0 degrees
N#define ADC_PHASE_22_5          0x00000001  // 22.5 degrees
N#define ADC_PHASE_45            0x00000002  // 45 degrees
N#define ADC_PHASE_67_5          0x00000003  // 67.5 degrees
N#define ADC_PHASE_90            0x00000004  // 90 degrees
N#define ADC_PHASE_112_5         0x00000005  // 112.5 degrees
N#define ADC_PHASE_135           0x00000006  // 135 degrees
N#define ADC_PHASE_157_5         0x00000007  // 157.5 degrees
N#define ADC_PHASE_180           0x00000008  // 180 degrees
N#define ADC_PHASE_202_5         0x00000009  // 202.5 degrees
N#define ADC_PHASE_225           0x0000000A  // 225 degrees
N#define ADC_PHASE_247_5         0x0000000B  // 247.5 degrees
N#define ADC_PHASE_270           0x0000000C  // 270 degrees
N#define ADC_PHASE_292_5         0x0000000D  // 292.5 degrees
N#define ADC_PHASE_315           0x0000000E  // 315 degrees
N#define ADC_PHASE_337_5         0x0000000F  // 337.5 degrees
N
N//*****************************************************************************
N//
N// Values that can be passed to ADCReferenceSet as the ui32Ref parameter.
N//
N//*****************************************************************************
N#define ADC_REF_INT             0x00000000  // Internal reference
N#define ADC_REF_EXT_3V          0x00000001  // External 3V reference
N
N//*****************************************************************************
N//
N// Values that can be passed to ADCIntDisableEx(), ADCIntEnableEx(),
N// ADCIntClearEx() and ADCIntStatusEx().
N//
N//*****************************************************************************
N#define ADC_INT_SS0             0x00000001
N#define ADC_INT_SS1             0x00000002
N#define ADC_INT_SS2             0x00000004
N#define ADC_INT_SS3             0x00000008
N#define ADC_INT_DMA_SS0         0x00000100
N#define ADC_INT_DMA_SS1         0x00000200
N#define ADC_INT_DMA_SS2         0x00000400
N#define ADC_INT_DMA_SS3         0x00000800
N#define ADC_INT_DCON_SS0        0x00010000
N#define ADC_INT_DCON_SS1        0x00020000
N#define ADC_INT_DCON_SS2        0x00040000
N#define ADC_INT_DCON_SS3        0x00080000
N
N//*****************************************************************************
N//
N// Values that can be passed to ADCClockConfigSet() and ADCClockConfigGet().
N//
N//*****************************************************************************
N#define ADC_CLOCK_RATE_FULL     0x00000070
N#define ADC_CLOCK_RATE_HALF     0x00000050
N#define ADC_CLOCK_RATE_FOURTH   0x00000030
N#define ADC_CLOCK_RATE_EIGHTH   0x00000010
N#define ADC_CLOCK_SRC_PLL       0x00000000
N#define ADC_CLOCK_SRC_PIOSC     0x00000001
N#define ADC_CLOCK_SRC_ALTCLK    0x00000001
N#define ADC_CLOCK_SRC_MOSC      0x00000002
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void ADCIntRegister(uint32_t ui32Base, uint32_t ui32SequenceNum,
N                           void (*pfnHandler)(void));
Nextern void ADCIntUnregister(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern void ADCIntDisable(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern void ADCIntEnable(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern uint32_t ADCIntStatus(uint32_t ui32Base, uint32_t ui32SequenceNum,
N                             bool bMasked);
X                             _Bool bMasked);
Nextern void ADCIntClear(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern void ADCSequenceEnable(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern void ADCSequenceDisable(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern void ADCSequenceConfigure(uint32_t ui32Base, uint32_t ui32SequenceNum,
N                                 uint32_t ui32Trigger, uint32_t ui32Priority);
Nextern void ADCSequenceStepConfigure(uint32_t ui32Base,
N                                     uint32_t ui32SequenceNum,
N                                     uint32_t ui32Step, uint32_t ui32Config);
Nextern int32_t ADCSequenceOverflow(uint32_t ui32Base,
N                                   uint32_t ui32SequenceNum);
Nextern void ADCSequenceOverflowClear(uint32_t ui32Base,
N                                     uint32_t ui32SequenceNum);
Nextern int32_t ADCSequenceUnderflow(uint32_t ui32Base,
N                                    uint32_t ui32SequenceNum);
Nextern void ADCSequenceUnderflowClear(uint32_t ui32Base,
N                                      uint32_t ui32SequenceNum);
Nextern int32_t ADCSequenceDataGet(uint32_t ui32Base, uint32_t ui32SequenceNum,
N                                  uint32_t *pui32Buffer);
Nextern void ADCProcessorTrigger(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern void ADCSoftwareOversampleConfigure(uint32_t ui32Base,
N                                           uint32_t ui32SequenceNum,
N                                           uint32_t ui32Factor);
Nextern void ADCSoftwareOversampleStepConfigure(uint32_t ui32Base,
N                                               uint32_t ui32SequenceNum,
N                                               uint32_t ui32Step,
N                                               uint32_t ui32Config);
Nextern void ADCSoftwareOversampleDataGet(uint32_t ui32Base,
N                                         uint32_t ui32SequenceNum,
N                                         uint32_t *pui32Buffer,
N                                         uint32_t ui32Count);
Nextern void ADCHardwareOversampleConfigure(uint32_t ui32Base,
N                                           uint32_t ui32Factor);
Nextern void ADCClockConfigSet(uint32_t ui32Base, uint32_t ui32Config,
N                              uint32_t ui32ClockDiv);
Nextern uint32_t ADCClockConfigGet(uint32_t ui32Base, uint32_t *pui32ClockDiv);
N
Nextern void ADCComparatorConfigure(uint32_t ui32Base, uint32_t ui32Comp,
N                                   uint32_t ui32Config);
Nextern void ADCComparatorRegionSet(uint32_t ui32Base, uint32_t ui32Comp,
N                                   uint32_t ui32LowRef, uint32_t ui32HighRef);
Nextern void ADCComparatorReset(uint32_t ui32Base, uint32_t ui32Comp,
N                               bool bTrigger, bool bInterrupt);
X                               _Bool bTrigger, _Bool bInterrupt);
Nextern void ADCComparatorIntDisable(uint32_t ui32Base,
N                                    uint32_t ui32SequenceNum);
Nextern void ADCComparatorIntEnable(uint32_t ui32Base,
N                                   uint32_t ui32SequenceNum);
Nextern uint32_t ADCComparatorIntStatus(uint32_t ui32Base);
Nextern void ADCComparatorIntClear(uint32_t ui32Base, uint32_t ui32Status);
Nextern void ADCIntDisableEx(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void ADCIntEnableEx(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t ADCIntStatusEx(uint32_t ui32Base, bool bMasked);
Xextern uint32_t ADCIntStatusEx(uint32_t ui32Base, _Bool bMasked);
Nextern void ADCIntClearEx(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void ADCSequenceDMAEnable(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern void ADCSequenceDMADisable(uint32_t ui32Base, uint32_t ui32SequenceNum);
Nextern bool ADCBusy(uint32_t ui32Base);
Xextern _Bool ADCBusy(uint32_t ui32Base);
Nextern void ADCReferenceSet(uint32_t ui32Base, uint32_t ui32Ref);
Nextern uint32_t ADCReferenceGet(uint32_t ui32Base);
Nextern void ADCPhaseDelaySet(uint32_t ui32Base, uint32_t ui32Phase);
Nextern uint32_t ADCPhaseDelayGet(uint32_t ui32Base);
Nextern void ADCSampleRateSet(uint32_t ui32Base, uint32_t ui32ADCClock,
N                             uint32_t ui32Rate);
Nextern uint32_t ADCSampleRateGet(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_ADC_H__
L 6 "GPIO_init.h" 2
N#include "driverlib/aes.h"
L 1 "driverlib/aes.h" 1
N//*****************************************************************************
N//
N// aes.h - Defines and Macros for the AES module.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_AES_H__
N#define __DRIVERLIB_AES_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following defines are used to specify the operation direction in the
N// ui32Config argument in the AESConfig function.  Only one is permitted.
N//
N//*****************************************************************************
N#define AES_CFG_DIR_ENCRYPT     0x00000004
N#define AES_CFG_DIR_DECRYPT     0x00000000
N
N//*****************************************************************************
N//
N// The following defines are used to specify the key size in the ui32Config
N// argument in the AESConfig function.  Only one is permitted.
N//
N//*****************************************************************************
N#define AES_CFG_KEY_SIZE_128BIT 0x00000008
N#define AES_CFG_KEY_SIZE_192BIT 0x00000010
N#define AES_CFG_KEY_SIZE_256BIT 0x00000018
N
N//*****************************************************************************
N//
N// The following defines are used to specify the mode of operation in the
N// ui32Config argument in the AESConfig function.  Only one is permitted.
N//
N//*****************************************************************************
N#define AES_CFG_MODE_M          0x2007fe60
N#define AES_CFG_MODE_ECB        0x00000000
N#define AES_CFG_MODE_CBC        0x00000020
N#define AES_CFG_MODE_CTR        0x00000040
N#define AES_CFG_MODE_ICM        0x00000200
N#define AES_CFG_MODE_CFB        0x00000400
N#define AES_CFG_MODE_XTS_TWEAKJL \
N                                0x00000800
X#define AES_CFG_MODE_XTS_TWEAKJL                                 0x00000800
N#define AES_CFG_MODE_XTS_K2IJL \
N                                0x00001000
X#define AES_CFG_MODE_XTS_K2IJL                                 0x00001000
N#define AES_CFG_MODE_XTS_K2ILJ0 \
N                                0x00001800
X#define AES_CFG_MODE_XTS_K2ILJ0                                 0x00001800
N#define AES_CFG_MODE_F8         0x00002000
N#define AES_CFG_MODE_F9         0x20004000
N#define AES_CFG_MODE_CBCMAC     0x20008000
N#define AES_CFG_MODE_GCM_HLY0ZERO \
N                                0x20010000
X#define AES_CFG_MODE_GCM_HLY0ZERO                                 0x20010000
N#define AES_CFG_MODE_GCM_HLY0CALC \
N                                0x20020040
X#define AES_CFG_MODE_GCM_HLY0CALC                                 0x20020040
N#define AES_CFG_MODE_GCM_HY0CALC \
N                                0x20030040
X#define AES_CFG_MODE_GCM_HY0CALC                                 0x20030040
N#define AES_CFG_MODE_CCM        0x20040040
N
N//*****************************************************************************
N//
N// The following defines are used to specify the counter width in the
N// ui32Config argument in the AESConfig function.  It is only required to
N// be defined when using CTR, CCM, or GCM modes.  Only one length is permitted.
N//
N//*****************************************************************************
N#define AES_CFG_CTR_WIDTH_32    0x00000000
N#define AES_CFG_CTR_WIDTH_64    0x00000080
N#define AES_CFG_CTR_WIDTH_96    0x00000100
N#define AES_CFG_CTR_WIDTH_128   0x00000180
N
N//*****************************************************************************
N//
N// The following defines are used to define the width of the length field for
N// CCM operation through the ui32Config argument in the AESConfig function.
N// This value is also known as L.  Only one is permitted.
N//
N//*****************************************************************************
N#define AES_CFG_CCM_L_1         0x00000000
N#define AES_CFG_CCM_L_2         0x00080000
N#define AES_CFG_CCM_L_3         0x00100000
N#define AES_CFG_CCM_L_4         0x00180000
N#define AES_CFG_CCM_L_5         0x00200000
N#define AES_CFG_CCM_L_6         0x00280000
N#define AES_CFG_CCM_L_7         0x00300000
N#define AES_CFG_CCM_L_8         0x00380000
N
N//*****************************************************************************
N//
N// The following defines are used to define the length of the authentication
N// field for CCM operations through the ui32Config argument in the AESConfig
N// function.  This value is also known as M.  Only one is permitted.
N//
N//*****************************************************************************
N#define AES_CFG_CCM_M_4         0x00400000
N#define AES_CFG_CCM_M_6         0x00800000
N#define AES_CFG_CCM_M_8         0x00c00000
N#define AES_CFG_CCM_M_10        0x01000000
N#define AES_CFG_CCM_M_12        0x01400000
N#define AES_CFG_CCM_M_14        0x01800000
N#define AES_CFG_CCM_M_16        0x01c00000
N
N//*****************************************************************************
N//
N// Interrupt flags for use with the AESIntEnable, AESIntDisable, and
N// AESIntStatus functions.
N//
N//*****************************************************************************
N#define AES_INT_CONTEXT_IN      0x00000001
N#define AES_INT_CONTEXT_OUT     0x00000008
N#define AES_INT_DATA_IN         0x00000002
N#define AES_INT_DATA_OUT        0x00000004
N#define AES_INT_DMA_CONTEXT_IN  0x00010000
N#define AES_INT_DMA_CONTEXT_OUT 0x00080000
N#define AES_INT_DMA_DATA_IN     0x00020000
N#define AES_INT_DMA_DATA_OUT    0x00040000
N
N//*****************************************************************************
N//
N// Defines used when enabling and disabling DMA requests in the
N// AESEnableDMA and AESDisableDMA functions.
N//
N//*****************************************************************************
N#define AES_DMA_DATA_IN         0x00000020
N#define AES_DMA_DATA_OUT        0x00000040
N#define AES_DMA_CONTEXT_IN      0x00000080
N#define AES_DMA_CONTEXT_OUT     0x00000100
N
N//*****************************************************************************
N//
N// Function prototypes.
N//
N//*****************************************************************************
Nextern void AESAuthLengthSet(uint32_t ui32Base, uint32_t ui32Length);
Nextern void AESConfigSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern void AESDataRead(uint32_t ui32Base, uint32_t *pui32Dest);
Nextern bool AESDataReadNonBlocking(uint32_t ui32Base, uint32_t *pui32Dest);
Xextern _Bool AESDataReadNonBlocking(uint32_t ui32Base, uint32_t *pui32Dest);
Nextern bool AESDataProcess(uint32_t ui32Base, uint32_t *pui32Src,
Xextern _Bool AESDataProcess(uint32_t ui32Base, uint32_t *pui32Src,
N                           uint32_t *pui32Dest, uint32_t ui32Length);
Nextern bool AESDataAuth(uint32_t ui32Base, uint32_t *pui32Src,
Xextern _Bool AESDataAuth(uint32_t ui32Base, uint32_t *pui32Src,
N                        uint32_t ui32Length, uint32_t *pui32Tag);
Nextern bool AESDataProcessAuth(uint32_t ui32Base, uint32_t *pui32Src,
Xextern _Bool AESDataProcessAuth(uint32_t ui32Base, uint32_t *pui32Src,
N                               uint32_t *pui32Dest, uint32_t ui32Length,
N                               uint32_t *pui32AuthSrc,
N                               uint32_t ui32AuthLength, uint32_t *pui32Tag);
Nextern void AESDataWrite(uint32_t ui32Base, uint32_t *pui32Src);
Nextern bool AESDataWriteNonBlocking(uint32_t ui32Base, uint32_t *pui32Src);
Xextern _Bool AESDataWriteNonBlocking(uint32_t ui32Base, uint32_t *pui32Src);
Nextern void AESDMADisable(uint32_t ui32Base, uint32_t ui32Flags);
Nextern void AESDMAEnable(uint32_t ui32Base, uint32_t ui32Flags);
Nextern void AESIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void AESIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void AESIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void AESIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern uint32_t AESIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t AESIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void AESIntUnregister(uint32_t ui32Base);
Nextern void AESIVSet(uint32_t ui32Base, uint32_t *pui32IVdata);
Nextern void AESIVRead(uint32_t ui32Base, uint32_t *pui32IVdata);
Nextern void AESKey1Set(uint32_t ui32Base, uint32_t *pui32Key,
N                       uint32_t ui32Keysize);
Nextern void AESKey2Set(uint32_t ui32Base, uint32_t *pui32Key,
N                       uint32_t ui32Keysize);
Nextern void AESKey3Set(uint32_t ui32Base, uint32_t *pui32Key);
Nextern void AESLengthSet(uint32_t ui32Base, uint64_t ui64Length);
Nextern void AESReset(uint32_t ui32Base);
Nextern void AESTagRead(uint32_t ui32Base, uint32_t *pui32TagData);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_AES_H__
L 7 "GPIO_init.h" 2
N#include "driverlib/can.h"
L 1 "driverlib/can.h" 1
N//*****************************************************************************
N//
N// can.h - Defines and Macros for the CAN controller.
N//
N// Copyright (c) 2006-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_CAN_H__
N#define __DRIVERLIB_CAN_H__
N
N//*****************************************************************************
N//
N//! \addtogroup can_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Miscellaneous defines for Message ID Types
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// These are the flags used by the tCANMsgObject.ui32Flags value when calling
N// the CANMessageSet() and CANMessageGet() functions.
N//
N//*****************************************************************************
N
N//
N//! This indicates that transmit interrupts are enabled.
N//
N#define MSG_OBJ_TX_INT_ENABLE   0x00000001
N
N//
N//! This indicates that receive interrupts are enabled.
N//
N#define MSG_OBJ_RX_INT_ENABLE   0x00000002
N
N//
N//! This indicates that a message object is using an extended identifier.
N//
N#define MSG_OBJ_EXTENDED_ID     0x00000004
N
N//
N//! This indicates that a message object is using filtering based on the
N//! object's message identifier.
N//
N#define MSG_OBJ_USE_ID_FILTER   0x00000008
N
N//
N//! This indicates that new data was available in the message object.
N//
N#define MSG_OBJ_NEW_DATA        0x00000080
N
N//
N//! This indicates that data was lost since this message object was last
N//! read.
N//
N#define MSG_OBJ_DATA_LOST       0x00000100
N
N//
N//! This indicates that a message object uses or is using filtering
N//! based on the direction of the transfer.  If the direction filtering is
N//! used, then ID filtering must also be enabled.
N//
N#define MSG_OBJ_USE_DIR_FILTER  (0x00000010 | MSG_OBJ_USE_ID_FILTER)
N
N//
N//! This indicates that a message object uses or is using message
N//! identifier filtering based on the extended identifier.  If the extended
N//! identifier filtering is used, then ID filtering must also be enabled.
N//
N#define MSG_OBJ_USE_EXT_FILTER  (0x00000020 | MSG_OBJ_USE_ID_FILTER)
N
N//
N//! This indicates that a message object is a remote frame.
N//
N#define MSG_OBJ_REMOTE_FRAME    0x00000040
N
N//
N//! This indicates that this message object is part of a FIFO structure and
N//! not the final message object in a FIFO.
N//
N#define MSG_OBJ_FIFO            0x00000200
N
N//
N//! This indicates that a message object has no flags set.
N//
N#define MSG_OBJ_NO_FLAGS        0x00000000
N
N//*****************************************************************************
N//
N//! This define is used with the flag values to allow checking only status
N//! flags and not configuration flags.
N//
N//*****************************************************************************
N#define MSG_OBJ_STATUS_MASK     (MSG_OBJ_NEW_DATA | MSG_OBJ_DATA_LOST)
N
N//*****************************************************************************
N//
N//! The structure used for encapsulating all the items associated with a CAN
N//! message object in the CAN controller.
N//
N//*****************************************************************************
Ntypedef struct
N{
N    //
N    //! The CAN message identifier used for 11 or 29 bit identifiers.
N    //
N    uint32_t ui32MsgID;
N
N    //
N    //! The message identifier mask used when identifier filtering is enabled.
N    //
N    uint32_t ui32MsgIDMask;
N
N    //
N    //! This value holds various status flags and settings specified by
N    //! tCANObjFlags.
N    //
N    uint32_t ui32Flags;
N
N    //
N    //! This value is the number of bytes of data in the message object.
N    //
N    uint32_t ui32MsgLen;
N
N    //
N    //! This is a pointer to the message object's data.
N    //
N    uint8_t *pui8MsgData;
N}
NtCANMsgObject;
N
N//*****************************************************************************
N//
N//! This structure is used for encapsulating the values associated with setting
N//! up the bit timing for a CAN controller.  The structure is used when calling
N//! the CANGetBitTiming and CANSetBitTiming functions.
N//
N//*****************************************************************************
Ntypedef struct
N{
N    //
N    //! This value holds the sum of the Synchronization, Propagation, and Phase
N    //! Buffer 1 segments, measured in time quanta.  The valid values for this
N    //! setting range from 2 to 16.
N    //
N    uint32_t ui32SyncPropPhase1Seg;
N
N    //
N    //! This value holds the Phase Buffer 2 segment in time quanta.  The valid
N    //! values for this setting range from 1 to 8.
N    //
N    uint32_t ui32Phase2Seg;
N
N    //
N    //! This value holds the Resynchronization Jump Width in time quanta.  The
N    //! valid values for this setting range from 1 to 4.
N    //
N    uint32_t ui32SJW;
N
N    //
N    //! This value holds the CAN_CLK divider used to determine time quanta.
N    //! The valid values for this setting range from 1 to 1023.
N    //
N    uint32_t ui32QuantumPrescaler;
N}
NtCANBitClkParms;
N
N//*****************************************************************************
N//
N//! This data type is used to identify the interrupt status register.  This is
N//! used when calling the CANIntStatus() function.
N//
N//*****************************************************************************
Ntypedef enum
N{
N    //
N    //! Read the CAN interrupt status information.
N    //
N    CAN_INT_STS_CAUSE,
N
N    //
N    //! Read a message object's interrupt status.
N    //
N    CAN_INT_STS_OBJECT
N}
NtCANIntStsReg;
N
N//*****************************************************************************
N//
N//! This data type is used to identify which of several status registers to
N//! read when calling the CANStatusGet() function.
N//
N//*****************************************************************************
Ntypedef enum
N{
N    //
N    //! Read the full CAN controller status.
N    //
N    CAN_STS_CONTROL,
N
N    //
N    //! Read the full 32-bit mask of message objects with a transmit request
N    //! set.
N    //
N    CAN_STS_TXREQUEST,
N
N    //
N    //! Read the full 32-bit mask of message objects with new data available.
N    //
N    CAN_STS_NEWDAT,
N
N    //
N    //! Read the full 32-bit mask of message objects that are enabled.
N    //
N    CAN_STS_MSGVAL
N}
NtCANStsReg;
N
N//*****************************************************************************
N//
N// These definitions are used to specify interrupt sources to CANIntEnable()
N// and CANIntDisable().
N//
N//*****************************************************************************
N//
N//! This flag is used to allow a CAN controller to generate error
N//! interrupts.
N//
N#define CAN_INT_ERROR           0x00000008
N
N//
N//! This flag is used to allow a CAN controller to generate status
N//! interrupts.
N//
N#define CAN_INT_STATUS          0x00000004
N
N//
N//! This flag is used to allow a CAN controller to generate any CAN
N//! interrupts.  If this is not set, then no interrupts are generated
N//! by the CAN controller.
N//
N#define CAN_INT_MASTER          0x00000002
N
N//*****************************************************************************
N//
N//! This definition is used to determine the type of message object that is
N//! set up via a call to the CANMessageSet() API.
N//
N//*****************************************************************************
Ntypedef enum
N{
N    //
N    //! Transmit message object.
N    //
N    MSG_OBJ_TYPE_TX,
N
N    //
N    //! Transmit remote request message object
N    //
N    MSG_OBJ_TYPE_TX_REMOTE,
N
N    //
N    //! Receive message object.
N    //
N    MSG_OBJ_TYPE_RX,
N
N    //
N    //! Receive remote request message object.
N    //
N    MSG_OBJ_TYPE_RX_REMOTE,
N
N    //
N    //! Remote frame receive remote, with auto-transmit message object.
N    //
N    MSG_OBJ_TYPE_RXTX_REMOTE
N}
NtMsgObjType;
N
N//*****************************************************************************
N//
N// The following enumeration contains all error or status indicators that can
N// be returned when calling the CANStatusGet() function.
N//
N//*****************************************************************************
N//
N//! CAN controller has entered a Bus Off state.
N//
N#define CAN_STATUS_BUS_OFF      0x00000080
N
N//
N//! CAN controller error level has reached warning level.
N//
N#define CAN_STATUS_EWARN        0x00000040
N
N//
N//! CAN controller error level has reached error passive level.
N//
N#define CAN_STATUS_EPASS        0x00000020
N
N//
N//! A message was received successfully since the last read of this status.
N//
N#define CAN_STATUS_RXOK         0x00000010
N
N//
N//! A message was transmitted successfully since the last read of this
N//! status.
N//
N#define CAN_STATUS_TXOK         0x00000008
N
N//
N//! This is the mask for the last error code field.
N//
N#define CAN_STATUS_LEC_MSK      0x00000007
N
N//
N//! There was no error.
N//
N#define CAN_STATUS_LEC_NONE     0x00000000
N
N//
N//! A bit stuffing error has occurred.
N//
N#define CAN_STATUS_LEC_STUFF    0x00000001
N
N//
N//! A formatting error has occurred.
N//
N#define CAN_STATUS_LEC_FORM     0x00000002
N
N//
N//! An acknowledge error has occurred.
N//
N#define CAN_STATUS_LEC_ACK      0x00000003
N
N//
N//! The bus remained a bit level of 1 for longer than is allowed.
N//
N#define CAN_STATUS_LEC_BIT1     0x00000004
N
N//
N//! The bus remained a bit level of 0 for longer than is allowed.
N//
N#define CAN_STATUS_LEC_BIT0     0x00000005
N
N//
N//! A CRC error has occurred.
N//
N#define CAN_STATUS_LEC_CRC      0x00000006
N
N//
N//! This is the mask for the CAN Last Error Code (LEC).
N//
N#define CAN_STATUS_LEC_MASK     0x00000007
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void CANBitTimingGet(uint32_t ui32Base, tCANBitClkParms *psClkParms);
Nextern void CANBitTimingSet(uint32_t ui32Base, tCANBitClkParms *psClkParms);
Nextern uint32_t CANBitRateSet(uint32_t ui32Base, uint32_t ui32SourceClock,
N                              uint32_t ui32BitRate);
Nextern void CANDisable(uint32_t ui32Base);
Nextern void CANEnable(uint32_t ui32Base);
Nextern bool CANErrCntrGet(uint32_t ui32Base, uint32_t *pui32RxCount,
Xextern _Bool CANErrCntrGet(uint32_t ui32Base, uint32_t *pui32RxCount,
N                          uint32_t *pui32TxCount);
Nextern void CANInit(uint32_t ui32Base);
Nextern void CANIntClear(uint32_t ui32Base, uint32_t ui32IntClr);
Nextern void CANIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void CANIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void CANIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern uint32_t CANIntStatus(uint32_t ui32Base, tCANIntStsReg eIntStsReg);
Nextern void CANIntUnregister(uint32_t ui32Base);
Nextern void CANMessageClear(uint32_t ui32Base, uint32_t ui32ObjID);
Nextern void CANMessageGet(uint32_t ui32Base, uint32_t ui32ObjID,
N                          tCANMsgObject *psMsgObject, bool bClrPendingInt);
X                          tCANMsgObject *psMsgObject, _Bool bClrPendingInt);
Nextern void CANMessageSet(uint32_t ui32Base, uint32_t ui32ObjID,
N                          tCANMsgObject *psMsgObject, tMsgObjType eMsgType);
Nextern bool CANRetryGet(uint32_t ui32Base);
Xextern _Bool CANRetryGet(uint32_t ui32Base);
Nextern void CANRetrySet(uint32_t ui32Base, bool bAutoRetry);
Xextern void CANRetrySet(uint32_t ui32Base, _Bool bAutoRetry);
Nextern uint32_t CANStatusGet(uint32_t ui32Base, tCANStsReg eStatusReg);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_CAN_H__
L 8 "GPIO_init.h" 2
N#include "driverlib/comp.h"
L 1 "driverlib/comp.h" 1
N//*****************************************************************************
N//
N// comp.h - Prototypes for the analog comparator driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_COMP_H__
N#define __DRIVERLIB_COMP_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to ComparatorConfigure() as the ui32Config
N// parameter.  For each group (in other words, COMP_TRIG_xxx, COMP_INT_xxx, and
N// so on), one of the values may be selected and combined together with values
N// from the other groups via a logical OR.
N//
N//*****************************************************************************
N#define COMP_TRIG_NONE          0x00000000  // No ADC trigger
N#define COMP_TRIG_HIGH          0x00000880  // Trigger when high
N#define COMP_TRIG_LOW           0x00000800  // Trigger when low
N#define COMP_TRIG_FALL          0x00000820  // Trigger on falling edge
N#define COMP_TRIG_RISE          0x00000840  // Trigger on rising edge
N#define COMP_TRIG_BOTH          0x00000860  // Trigger on both edges
N#define COMP_INT_HIGH           0x00000010  // Interrupt when high
N#define COMP_INT_LOW            0x00000000  // Interrupt when low
N#define COMP_INT_FALL           0x00000004  // Interrupt on falling edge
N#define COMP_INT_RISE           0x00000008  // Interrupt on rising edge
N#define COMP_INT_BOTH           0x0000000C  // Interrupt on both edges
N#define COMP_ASRCP_PIN          0x00000000  // Dedicated Comp+ pin
N#define COMP_ASRCP_PIN0         0x00000200  // Comp0+ pin
N#define COMP_ASRCP_REF          0x00000400  // Internal voltage reference
N#define COMP_OUTPUT_NORMAL      0x00000000  // Comparator output normal
N#define COMP_OUTPUT_INVERT      0x00000002  // Comparator output inverted
N
N//*****************************************************************************
N//
N// Values that can be passed to ComparatorSetRef() as the ui32Ref parameter.
N//
N//*****************************************************************************
N#define COMP_REF_OFF            0x00000000  // Turn off the internal reference
N#define COMP_REF_0V             0x00000300  // Internal reference of 0V
N#define COMP_REF_0_1375V        0x00000301  // Internal reference of 0.1375V
N#define COMP_REF_0_275V         0x00000302  // Internal reference of 0.275V
N#define COMP_REF_0_4125V        0x00000303  // Internal reference of 0.4125V
N#define COMP_REF_0_55V          0x00000304  // Internal reference of 0.55V
N#define COMP_REF_0_6875V        0x00000305  // Internal reference of 0.6875V
N#define COMP_REF_0_825V         0x00000306  // Internal reference of 0.825V
N#define COMP_REF_0_928125V      0x00000201  // Internal reference of 0.928125V
N#define COMP_REF_0_9625V        0x00000307  // Internal reference of 0.9625V
N#define COMP_REF_1_03125V       0x00000202  // Internal reference of 1.03125V
N#define COMP_REF_1_134375V      0x00000203  // Internal reference of 1.134375V
N#define COMP_REF_1_1V           0x00000308  // Internal reference of 1.1V
N#define COMP_REF_1_2375V        0x00000309  // Internal reference of 1.2375V
N#define COMP_REF_1_340625V      0x00000205  // Internal reference of 1.340625V
N#define COMP_REF_1_375V         0x0000030A  // Internal reference of 1.375V
N#define COMP_REF_1_44375V       0x00000206  // Internal reference of 1.44375V
N#define COMP_REF_1_5125V        0x0000030B  // Internal reference of 1.5125V
N#define COMP_REF_1_546875V      0x00000207  // Internal reference of 1.546875V
N#define COMP_REF_1_65V          0x0000030C  // Internal reference of 1.65V
N#define COMP_REF_1_753125V      0x00000209  // Internal reference of 1.753125V
N#define COMP_REF_1_7875V        0x0000030D  // Internal reference of 1.7875V
N#define COMP_REF_1_85625V       0x0000020A  // Internal reference of 1.85625V
N#define COMP_REF_1_925V         0x0000030E  // Internal reference of 1.925V
N#define COMP_REF_1_959375V      0x0000020B  // Internal reference of 1.959375V
N#define COMP_REF_2_0625V        0x0000030F  // Internal reference of 2.0625V
N#define COMP_REF_2_165625V      0x0000020D  // Internal reference of 2.165625V
N#define COMP_REF_2_26875V       0x0000020E  // Internal reference of 2.26875V
N#define COMP_REF_2_371875V      0x0000020F  // Internal reference of 2.371875V
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void ComparatorConfigure(uint32_t ui32Base, uint32_t ui32Comp,
N                                uint32_t ui32Config);
Nextern void ComparatorRefSet(uint32_t ui32Base, uint32_t ui32Ref);
Nextern bool ComparatorValueGet(uint32_t ui32Base, uint32_t ui32Comp);
Xextern _Bool ComparatorValueGet(uint32_t ui32Base, uint32_t ui32Comp);
Nextern void ComparatorIntRegister(uint32_t ui32Base, uint32_t ui32Comp,
N                                  void (*pfnHandler)(void));
Nextern void ComparatorIntUnregister(uint32_t ui32Base, uint32_t ui32Comp);
Nextern void ComparatorIntEnable(uint32_t ui32Base, uint32_t ui32Comp);
Nextern void ComparatorIntDisable(uint32_t ui32Base, uint32_t ui32Comp);
Nextern bool ComparatorIntStatus(uint32_t ui32Base, uint32_t ui32Comp,
Xextern _Bool ComparatorIntStatus(uint32_t ui32Base, uint32_t ui32Comp,
N                                bool bMasked);
X                                _Bool bMasked);
Nextern void ComparatorIntClear(uint32_t ui32Base, uint32_t ui32Comp);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_COMP_H__
L 9 "GPIO_init.h" 2
N#include "driverlib/cpu.h"
L 1 "driverlib/cpu.h" 1
N//*****************************************************************************
N//
N// cpu.h - Prototypes for the CPU instruction wrapper functions.
N//
N// Copyright (c) 2006-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_CPU_H__
N#define __DRIVERLIB_CPU_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Prototypes.
N//
N//*****************************************************************************
Nextern uint32_t CPUcpsid(void);
Nextern uint32_t CPUcpsie(void);
Nextern uint32_t CPUprimask(void);
Nextern void CPUwfi(void);
Nextern uint32_t CPUbasepriGet(void);
Nextern void CPUbasepriSet(uint32_t ui32NewBasepri);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_CPU_H__
L 10 "GPIO_init.h" 2
N#include "driverlib/crc.h"
L 1 "driverlib/crc.h" 1
N//*****************************************************************************
N//
N// crc.h - Defines and Macros for CRC module.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_CRC_H__
N#define __DRIVERLIB_CRC_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following defines are used in the ui32Config argument of the
N// ECConfig function.
N//
N//*****************************************************************************
N#define CRC_CFG_INIT_SEED       0x00000000  // Initialize with seed
N#define CRC_CFG_INIT_0          0x00004000  // Initialize to all '0s'
N#define CRC_CFG_INIT_1          0x00006000  // Initialize to all '1s'
N#define CRC_CFG_SIZE_8BIT       0x00001000  // Input Data Size
N#define CRC_CFG_SIZE_32BIT      0x00000000  // Input Data Size
N#define CRC_CFG_RESINV          0x00000200  // Result Inverse Enable
N#define CRC_CFG_OBR             0x00000100  // Output Reverse Enable
N#define CRC_CFG_IBR             0x00000080  // Bit reverse enable
N#define CRC_CFG_ENDIAN_SBHW     0x00000020  // Swap byte in half-word
N#define CRC_CFG_ENDIAN_SHW      0x00000010  // Swap half-word
N#define CRC_CFG_TYPE_P8005      0x00000000  // Polynomial 0x8005
N#define CRC_CFG_TYPE_P1021      0x00000001  // Polynomial 0x1021
N#define CRC_CFG_TYPE_P4C11DB7   0x00000002  // Polynomial 0x4C11DB7
N#define CRC_CFG_TYPE_P1EDC6F41  0x00000003  // Polynomial 0x1EDC6F41
N#define CRC_CFG_TYPE_TCPCHKSUM  0x00000008  // TCP checksum
N
N//*****************************************************************************
N//
N// Function prototypes.
N//
N//*****************************************************************************
N#if 0
Sextern void ECClockGatingReqest(uint32_t ui32Base, uint32_t ui32ECIP,
S                                bool bGate);
N#endif
Nextern void CRCConfigSet(uint32_t ui32Base, uint32_t ui32CRCConfig);
Nextern uint32_t CRCDataProcess(uint32_t ui32Base, uint32_t *pui32DataIn,
N                               uint32_t ui32DataLength, bool bPPResult);
X                               uint32_t ui32DataLength, _Bool bPPResult);
Nextern void CRCDataWrite(uint32_t ui32Base, uint32_t ui32Data);
Nextern uint32_t CRCResultRead(uint32_t ui32Base, bool bPPResult);
Xextern uint32_t CRCResultRead(uint32_t ui32Base, _Bool bPPResult);
Nextern void CRCSeedSet(uint32_t ui32Base, uint32_t ui32Seed);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_CRC_H__
L 11 "GPIO_init.h" 2
N#include "driverlib/debug.h"
L 1 "driverlib/debug.h" 1
N//*****************************************************************************
N//
N// debug.h - Macros for assisting debug of the driver library.
N//
N// Copyright (c) 2006-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_DEBUG_H__
N#define __DRIVERLIB_DEBUG_H__
N
N//*****************************************************************************
N//
N// Prototype for the function that is called when an invalid argument is passed
N// to an API.  This is only used when doing a DEBUG build.
N//
N//*****************************************************************************
Nextern void __error__(char *pcFilename, uint32_t ui32Line);
N
N//*****************************************************************************
N//
N// The ASSERT macro, which does the actual assertion checking.  Typically, this
N// will be for procedure arguments.
N//
N//*****************************************************************************
N#ifdef DEBUG
S#define ASSERT(expr) do                                                       \
S                     {                                                        \
S                         if(!(expr))                                          \
S                         {                                                    \
S                             __error__(__FILE__, __LINE__);                   \
S                         }                                                    \
S                     }                                                        \
S                     while(0)
X#define ASSERT(expr) do                                                                            {                                                                                 if(!(expr))                                                                   {                                                                                 __error__(__FILE__, __LINE__);                                            }                                                                         }                                                                             while(0)
N#else
N#define ASSERT(expr)
N#endif
N
N#endif // __DRIVERLIB_DEBUG_H__
L 12 "GPIO_init.h" 2
N#include "driverlib/des.h"
L 1 "driverlib/des.h" 1
N//*****************************************************************************
N//
N// des.h - Defines and Macros for the DES module.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_DES_H__
N#define __DRIVERLIB_DES_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following defines are used to specify the direction with the
N// ui32Config argument in the DESConfig() function.  Only one is permitted.
N//
N//*****************************************************************************
N#define DES_CFG_DIR_DECRYPT     0x00000000
N#define DES_CFG_DIR_ENCRYPT     0x00000004
N
N//*****************************************************************************
N//
N// The following defines are used to specify the operational with the
N// ui32Config argument in the DESConfig() function.  Only one is permitted.
N//
N//*****************************************************************************
N#define DES_CFG_MODE_ECB        0x00000000
N#define DES_CFG_MODE_CBC        0x00000010
N#define DES_CFG_MODE_CFB        0x00000020
N
N//*****************************************************************************
N//
N// The following defines are used to select between single DES and triple DES
N// with the ui32Config argument in the DESConfig() function.  Only one is
N// permitted.
N//
N//*****************************************************************************
N#define DES_CFG_SINGLE          0x00000000
N#define DES_CFG_TRIPLE          0x00000008
N
N//*****************************************************************************
N//
N// The following defines are used with the DESIntEnable(), DESIntDisable() and
N// DESIntStatus() functions.
N//
N//*****************************************************************************
N#define DES_INT_CONTEXT_IN      0x00000001
N#define DES_INT_DATA_IN         0x00000002
N#define DES_INT_DATA_OUT        0x00000004
N#define DES_INT_DMA_CONTEXT_IN  0x00010000
N#define DES_INT_DMA_DATA_IN     0x00020000
N#define DES_INT_DMA_DATA_OUT    0x00040000
N
N//*****************************************************************************
N//
N// The following defines are used with the DESEnableDMA() and DESDisableDMA()
N// functions.
N//
N//*****************************************************************************
N#define DES_DMA_CONTEXT_IN      0x00000080
N#define DES_DMA_DATA_OUT        0x00000040
N#define DES_DMA_DATA_IN         0x00000020
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void DESConfigSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern void DESDataRead(uint32_t ui32Base, uint32_t *pui32Dest);
Nextern bool DESDataReadNonBlocking(uint32_t ui32Base, uint32_t *pui32Dest);
Xextern _Bool DESDataReadNonBlocking(uint32_t ui32Base, uint32_t *pui32Dest);
Nextern bool DESDataProcess(uint32_t ui32Base, uint32_t *pui32Src,
Xextern _Bool DESDataProcess(uint32_t ui32Base, uint32_t *pui32Src,
N                           uint32_t *pui32Dest, uint32_t ui32Length);
Nextern void DESDataWrite(uint32_t ui32Base, uint32_t *pui32Src);
Nextern bool DESDataWriteNonBlocking(uint32_t ui32Base, uint32_t *pui32Src);
Xextern _Bool DESDataWriteNonBlocking(uint32_t ui32Base, uint32_t *pui32Src);
Nextern void DESDMADisable(uint32_t ui32Base, uint32_t ui32Flags);
Nextern void DESDMAEnable(uint32_t ui32Base, uint32_t ui32Flags);
Nextern void DESIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void DESIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void DESIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void DESIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern uint32_t DESIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t DESIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void DESIntUnregister(uint32_t ui32Base);
Nextern bool DESIVSet(uint32_t ui32Base, uint32_t *pui32IVdata);
Xextern _Bool DESIVSet(uint32_t ui32Base, uint32_t *pui32IVdata);
Nextern void DESKeySet(uint32_t ui32Base, uint32_t *pui32Key);
Nextern void DESLengthSet(uint32_t ui32Base, uint32_t ui32Length);
Nextern void DESReset(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_DES_H__
L 13 "GPIO_init.h" 2
N#include "driverlib/eeprom.h"
L 1 "driverlib/eeprom.h" 1
N//*****************************************************************************
N//
N// eeprom.h - Prototypes for the EEPROM driver.
N//
N// Copyright (c) 2010-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_EEPROM_H__
N#define __DRIVERLIB_EEPROM_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N//! \addtogroup eeprom_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Values returned by EEPROMInit.
N//
N//*****************************************************************************
N
N//
N//! This value may be returned from a call to EEPROMInit().  It indicates that
N//! no previous write operations were interrupted by a reset event and that the
N//! EEPROM peripheral is ready for use.
N//
N#define EEPROM_INIT_OK      0
N
N//
N//! This value may be returned from a call to EEPROMInit().  It indicates that
N//! a previous data or protection write operation was interrupted by a reset
N//! event and that the EEPROM peripheral was unable to clean up after the
N//! problem.  This situation may be resolved with another reset or may be fatal
N//! depending upon the cause of the problem.  For example, if the voltage to
N//! the part is unstable, retrying once the voltage has stabilized may clear
N//! the error.
N//
N#define EEPROM_INIT_ERROR   2
N
N//*****************************************************************************
N//
N// Error indicators returned by various EEPROM API calls.  These will be ORed
N// together into the final return code.
N//
N//*****************************************************************************
N
N//
N//! This return code bit indicates that an attempt was made to read from
N//! the EEPROM while a write operation was in progress.
N//
N#define EEPROM_RC_WRBUSY            0x00000020
N
N//
N//! This return code bit indicates that an attempt was made to write a
N//! value but the destination permissions disallow write operations.  This
N//! may be due to the destination block being locked, access protection set
N//! to prohibit writes or an attempt to write a password when one is already
N//! written.
N//
N#define EEPROM_RC_NOPERM            0x00000010
N
N//
N//! This return code bit indicates that the EEPROM programming state machine
N//! is currently copying to or from the internal copy buffer to make room for
N//! a newly written value.  It is provided as a status indicator and does not
N//! indicate an error.
N//
N#define EEPROM_RC_WKCOPY            0x00000008
N
N//
N//! This return code bit indicates that the EEPROM programming state machine
N//! is currently erasing the internal copy buffer.  It is provided as a
N//! status indicator and does not indicate an error.
N//
N#define EEPROM_RC_WKERASE           0x00000004
N
N//
N//! This return code bit indicates that the EEPROM programming state machine
N//! is currently working.  No new write operations should be attempted until
N//! this bit is clear.
N//
N#define EEPROM_RC_WORKING           0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to EEPROMBlockProtectSet() in the ui32Protect
N// parameter, and returned by EEPROMBlockProtectGet().
N//
N//*****************************************************************************
N
N//
N//! This bit may be ORed with the protection option passed to
N//! EEPROMBlockProtectSet() or returned from EEPROMBlockProtectGet().  It
N//! restricts EEPROM access to threads running in supervisor mode and prevents
N//! access to an EEPROM block when the CPU is in user mode.
N//
N#define EEPROM_PROT_SUPERVISOR_ONLY 0x00000008
N
N//
N//! This value may be passed to EEPROMBlockProtectSet() or returned from
N//! EEPROMBlockProtectGet().  It indicates that the block should offer
N//! read/write access when no password is set or when a password is set and
N//! the block is unlocked, and read-only access when a password is set but
N//! the block is locked.
N//
N#define EEPROM_PROT_RW_LRO_URW      0x00000000
N
N//
N//! This value may be passed to EEPROMBlockProtectSet() or returned from
N//! EEPROMBlockProtectGet().  It indicates that the block should offer neither
N//! read nor write access unless it is protected by a password and unlocked.
N//
N#define EEPROM_PROT_NA_LNA_URW      0x00000001
N
N//
N//! This value may be passed to EEPROMBlockProtectSet() or returned from
N//! EEPROMBlockProtectGet().  It indicates that the block should offer
N//! read-only access when no password is set or when a password is set and the
N//! block is unlocked.  When a password is set and the block is locked, neither
N//! read nor write access is permitted.
N//
N#define EEPROM_PROT_RO_LNA_URO      0x00000002
N
N//*****************************************************************************
N//
N//! This value may be passed to EEPROMIntEnable() and EEPROMIntDisable() and is
N//! returned by EEPROMIntStatus() if an EEPROM interrupt is currently being
N//! signaled.
N//
N//*****************************************************************************
N#define EEPROM_INT_PROGRAM          0x00000004
N
N//*****************************************************************************
N//
N//! Returns the EEPROM block number containing a given offset address.
N//!
N//! \param ui32Addr is the linear, byte address of the EEPROM location whose
N//! block number is to be returned.  This is a zero-based offset from the start
N//! of the EEPROM storage.
N//!
N//! This macro may be used to translate an EEPROM address offset into a
N//! block number suitable for use in any of the driver's block protection
N//! functions.  The address provided is expressed as a byte offset from the
N//! base of the EEPROM.
N//!
N//! \return Returns the zero-based block number which contains the passed
N//! address.
N//
N//*****************************************************************************
N#define EEPROMBlockFromAddr(ui32Addr) ((ui32Addr) >> 6)
N
N//*****************************************************************************
N//
N//! Returns the offset address of the first word in an EEPROM block.
N//!
N//! \param ui32Block is the index of the EEPROM block whose first word address
N//! is to be returned.
N//!
N//! This macro may be used to determine the address of the first word in a
N//! given EEPROM block.  The address returned is expressed as a byte offset
N//! from the base of EEPROM storage.
N//!
N//! \return Returns the address of the first word in the given EEPROM block.
N//
N//*****************************************************************************
N#define EEPROMAddrFromBlock(ui32Block) ((ui32Block) << 6)
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern uint32_t EEPROMInit(void);
Nextern uint32_t EEPROMSizeGet(void);
Nextern uint32_t EEPROMBlockCountGet(void);
Nextern void EEPROMRead(uint32_t *pui32Data, uint32_t ui32Address,
N                       uint32_t ui32Count);
Nextern uint32_t EEPROMProgram(uint32_t *pui32Data,
N                              uint32_t ui32Address,
N                              uint32_t ui32Count);
Nextern uint32_t EEPROMProgramNonBlocking(uint32_t ui32Data,
N                                         uint32_t ui32Address);
Nextern uint32_t EEPROMStatusGet(void);
Nextern uint32_t EEPROMMassErase(void);
Nextern uint32_t EEPROMBlockProtectGet(uint32_t ui32Block);
Nextern uint32_t EEPROMBlockProtectSet(uint32_t ui32Block,
N                                      uint32_t ui32Protect);
Nextern uint32_t EEPROMBlockPasswordSet(uint32_t ui32Block,
N                                       uint32_t *pui32Password,
N                                       uint32_t ui32Count);
Nextern uint32_t EEPROMBlockLock(uint32_t ui32Block);
Nextern uint32_t EEPROMBlockUnlock(uint32_t ui32Block,
N                                  uint32_t *pui32Password,
N                                  uint32_t ui32Count);
Nextern void EEPROMBlockHide(uint32_t ui32Block);
Nextern void EEPROMIntEnable(uint32_t ui32IntFlags);
Nextern void EEPROMIntDisable(uint32_t ui32IntFlags);
Nextern uint32_t EEPROMIntStatus(bool bMasked);
Xextern uint32_t EEPROMIntStatus(_Bool bMasked);
Nextern void EEPROMIntClear(uint32_t ui32IntFlags);
N
N#ifndef DEPRECATED
N//*****************************************************************************
N//
N// The following definitions appeared in previous revisions of this file
N// but have been deprecated and should not be used by applications.
N//
N//*****************************************************************************
N
N//
N// This value used to be one of those which could be returned from a call to
N// EEPROMInit().  It transpires that it is was incorrect and has been removed
N// after EEPROMInit() was reworked for TivaWare 2.1.
N//
N#define EEPROM_INIT_RETRY   1
N
N//
N// This return code is not available from any Tiva part and has been removed.
N//
N#define EEPROM_RC_INVPL             0x00000100
N
N#endif
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_EEPROM_H__
L 14 "GPIO_init.h" 2
N#include "driverlib/emac.h"
L 1 "driverlib/emac.h" 1
N//*****************************************************************************
N//
N// emac.h - Defines and Macros for the Ethernet module on Snowflake-class
N//          devices.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_EMAC_H__
N#define __DRIVERLIB_EMAC_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N//! \addtogroup emac_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// The physical address of the internal PHY.  This should be in hw_emac.h.
N//
N//*****************************************************************************
N#define EMAC_PHY_ADDR 0
N
N//*****************************************************************************
N//
N// Helper Macros for Ethernet Processing
N//
N//*****************************************************************************
N//
N// htonl/ntohl - Big endian/little endian byte swapping macros for 32-bit
N// values.
N//
N//*****************************************************************************
N#ifndef htonl
N    #define htonl(a)                    \
N        ((((a) >> 24) & 0x000000ff) |   \
N         (((a) >>  8) & 0x0000ff00) |   \
N         (((a) <<  8) & 0x00ff0000) |   \
N         (((a) << 24) & 0xff000000))
X    #define htonl(a)                            ((((a) >> 24) & 0x000000ff) |            (((a) >>  8) & 0x0000ff00) |            (((a) <<  8) & 0x00ff0000) |            (((a) << 24) & 0xff000000))
N#endif
N
N#ifndef ntohl
N    #define ntohl(a)    htonl((a))
N#endif
N
N//*****************************************************************************
N//
N// htons/ntohs - Big endian/little endian byte swapping macros for 16-bit
N// values.
N//
N//*****************************************************************************
N#ifndef htons
N    #define htons(a)                \
N        ((((a) >> 8) & 0x00ff) |    \
N         (((a) << 8) & 0xff00))
X    #define htons(a)                        ((((a) >> 8) & 0x00ff) |             (((a) << 8) & 0xff00))
N#endif
N
N#ifndef ntohs
N    #define ntohs(a)    htons((a))
N#endif
N
N//*****************************************************************************
N//
N// Forward reference to the Ethernet DMA descriptor structure.
N//
N//*****************************************************************************
Ntypedef struct tEMACDMADescriptor tEMACDMADescriptor;
N
N//*****************************************************************************
N//
N//! A union used to describe the two overlapping fields forming the third
N//! word of the Ethernet DMA descriptor.
N//
N//*****************************************************************************
Ntypedef union
N{
N    //
N    //! When DMA descriptors are used in chained mode, this field is used to
N    //! provide a link to the next descriptor.
N    //
N    tEMACDMADescriptor *pLink;
N
N    //
N    //! When the DMA descriptors are unchained, this field may be used to point
N    //! to a second buffer containing data for transmission or providing
N    //! storage for a received frame.
N    //
N    void *pvBuffer2;
N}
NtEMACDES3;
N
N//*****************************************************************************
N//
N//! A structure defining a single Ethernet DMA buffer descriptor.
N//
N//*****************************************************************************
Nstruct tEMACDMADescriptor
N{
N    //
N    //! The first DMA descriptor word contains various control and status bits
N    //! depending upon whether the descriptor is in the transmit or receive
N    //! queue.  Bit 31 is always the ``OWN'' bit which, when set, indicates
N    //! that the hardware has control of the descriptor.
N    //
N    volatile uint32_t ui32CtrlStatus;
N
N    //
N    //! The second descriptor word contains information on the size of the
N    //! buffer or buffers attached to the descriptor and various additional
N    //! control bits.
N    //
N    volatile uint32_t ui32Count;
N
N    //
N    //! The third descriptor word contains a pointer to the buffer containing
N    //! data to transmit or into which received data should be written.  This
N    //! pointer must refer to a buffer in internal SRAM.  Pointers to flash or
N    //! EPI-connected memory may not be used and will result in the MAC
N    //! reporting a bus error.
N    //
N    void *pvBuffer1;
N
N    //
N    //! The fourth descriptor word contains either a pointer to the next
N    //! descriptor in the ring or a pointer to a second data buffer.  The
N    //! meaning of the word is controlled by the ``CHAINED'' control bit which
N    //! appears in the first word of the transmit descriptor or the second
N    //! word of the receive descriptor.
N    //!
N    tEMACDES3 DES3;
N
N    //
N    //! The fifth descriptor word is reserved for transmit descriptors but
N    //! used to report extended status in a receive descriptor.
N    //
N    volatile uint32_t ui32ExtRxStatus;
N
N    //
N    //! The sixth descriptor word is reserved for both transmit and receive
N    //! descriptors.
N    //
N    uint32_t ui32Reserved;
N
N    //
N    //! The seventh descriptor word contains the low 32 bits of the 64-bit
N    //! timestamp captured for transmitted or received data.  The value is set
N    //! only when the transmitted or received data contains the end of a
N    //! packet.  Availability of the timestamp is indicated via a status bit
N    //! in the first descriptor word.
N    //
N    volatile uint32_t ui32IEEE1588TimeLo;
N
N    //
N    //! The eighth descriptor word contains the high 32 bits of the 64-bit
N    //! timestamp captured for transmitted or received data.
N    //
N    volatile uint32_t ui32IEEE1588TimeHi;
N};
N
N//*****************************************************************************
N//
N// Fields found in the DES0 word of the transmit descriptor (ui32CtrlStatus in
N// tEMACDMADescriptor)
N//
N//*****************************************************************************
N#define DES0_TX_CTRL_OWN                    0x80000000
N#define DES0_TX_CTRL_INTERRUPT              0x40000000
N#define DES0_TX_CTRL_LAST_SEG               0x20000000
N#define DES0_TX_CTRL_FIRST_SEG              0x10000000
N
N//
N// This value indicates that the MAC should not append a CRC to transmitted
N// packets.  If used with DES0_TX_CTRL_REPLACE_CRC, the last 4 bytes of the
N// packet passed to the transmitter are replaced with a newly calculated CRC.
N// If DES0_TX_CTRL_REPLACE_CRC is not specified, it is assumed that packets
N// transmitted have valid CRCs precomputed and included in the frame data.
N//
N// If DES0_TX_CTRL_DISABLE_CRC is not specified, the MAC will calculate the
N// CRC for all frames transmitted and append this value as the 4-byte FCS
N// after the last data byte in the frame.
N//
N#define DES0_TX_CTRL_DISABLE_CRC            0x08000000
N#define DES0_TX_CTRL_DISABLE_PADDING        0x04000000
N#define DES0_TX_CTRL_ENABLE_TS              0x02000000
N
N//
N// This value is only valid if used alongside DES0_TX_CTRL_DISABLE_CRC.  When
N// specified, the MAC will replace the last 4 bytes of a transmitted frame
N// with a newly calculated CRC.
N//
N#define DES0_TX_CTRL_REPLACE_CRC            0x01000000
N#define DES0_TX_CTRL_CHKSUM_M               0x00C00000
N#define DES0_TX_CTRL_NO_CHKSUM              0x00000000
N#define DES0_TX_CTRL_IP_HDR_CHKSUM          0x00400000
N#define DES0_TX_CTRL_IP_HDR_PAY_CHKSUM      0x00800000
N#define DES0_TX_CTRL_IP_ALL_CKHSUMS         0x00C00000
N#define DES0_TX_CTRL_END_OF_RING            0x00200000
N#define DES0_TX_CTRL_CHAINED                0x00100000
N#define DES0_TX_CTRL_VLAN_M                 0x000C0000
N#define DES0_TX_CTRL_VLAN_NONE              0x00000000
N#define DES0_TX_CTRL_VLAN_REMOVE            0x00040000
N#define DES0_TX_CTRL_VLAN_INSERT            0x00080000
N#define DES0_TX_CTRL_VLAN_REPLACE           0x000C0000
N#define DES0_TX_STAT_TS_CAPTURED            0x00020000
N#define DES0_TX_STAT_IPH_ERR                0x00010000
N#define DES0_TX_STAT_ERR                    0x00008000
N#define DES0_TX_STAT_JABBER_TO              0x00004000
N#define DES0_TX_STAT_FLUSHED                0x00002000
N#define DES0_TX_STAT_PAYLOAD_ERR            0x00001000
N#define DES0_TX_STAT_CARRIER_LOST           0x00000800
N#define DES0_TX_STAT_NO_CARRIER             0x00000400
N#define DES0_TX_STAT_TX_L_COLLISION         0x00000200
N#define DES0_TX_STAT_E_COLLISION            0x00000100
N#define DES0_TX_STAT_VLAN_FRAME             0x00000080
N#define DES0_TX_STAT_COL_COUNT_M            0x00000078
N#define DES0_TX_STAT_COL_COUNT_S            3
N#define DES0_TX_STAT_E_DEFERRAL             0x00000004
N#define DES0_TX_STAT_UNDERFLOW              0x00000002
N#define DES0_TX_STAT_DEFERRED               0x00000001
N
N//*****************************************************************************
N//
N// Fields found in the DES1 word of the transmit descriptor (ui32Count in
N// tEMACDMADescriptor)
N//
N//*****************************************************************************
N#define DES1_TX_CTRL_SADDR_MAC1             0x80000000
N#define DES1_TX_CTRL_SADDR_M                0x60000000
N#define DES1_TX_CTRL_SADDR_NONE             0x00000000
N#define DES1_TX_CTRL_SADDR_INSERT           0x20000000
N#define DES1_TX_CTRL_SADDR_REPLACE          0x40000000
N#define DES1_TX_CTRL_BUFF2_SIZE_M           0x1FFF0000
N#define DES1_TX_CTRL_BUFF1_SIZE_M           0x00001FFF
N#define DES1_TX_CTRL_BUFF2_SIZE_S           16
N#define DES1_TX_CTRL_BUFF1_SIZE_S           0
N
N//*****************************************************************************
N//
N// Fields found in the DES0 word of the receive descriptor (ui32CtrlStatus in
N// tEMACDMADescriptor)
N//
N//*****************************************************************************
N#define DES0_RX_CTRL_OWN                    0x80000000
N#define DES0_RX_STAT_DEST_ADDR_FAIL         0x40000000
N#define DES0_RX_STAT_FRAME_LENGTH_M         0x3FFF0000
N#define DES0_RX_STAT_FRAME_LENGTH_S         16
N#define DES0_RX_STAT_ERR                    0x00008000
N#define DES0_RX_STAT_DESCRIPTOR_ERR         0x00004000
N#define DES0_RX_STAT_SRC_ADDR_FAIL          0x00002000
N#define DES0_RX_STAT_LENGTH_ERR             0x00001000
N#define DES0_RX_STAT_OVERFLOW               0x00000800
N#define DES0_RX_STAT_VLAN_TAG               0x00000400
N#define DES0_RX_STAT_FIRST_DESC             0x00000200
N#define DES0_RX_STAT_LAST_DESC              0x00000100
N#define DES0_RX_STAT_TS_AVAILABLE           0x00000080
N#define DES0_RX_STAT_RX_L_COLLISION         0x00000040
N#define DES0_RX_STAT_FRAME_TYPE             0x00000020
N#define DES0_RX_STAT_WDOG_TIMEOUT           0x00000010
N#define DES0_RX_STAT_RX_ERR                 0x00000008
N#define DES0_RX_STAT_DRIBBLE_ERR            0x00000004
N#define DES0_RX_STAT_CRC_ERR                0x00000002
N#define DES0_RX_STAT_MAC_ADDR               0x00000001
N#define DES0_RX_STAT_EXT_AVAILABLE          0x00000001
N
N//*****************************************************************************
N//
N// Fields found in the DES1 word of the receive descriptor (ui32Count in
N// tEMACDMADescriptor)
N//
N//*****************************************************************************
N#define DES1_RX_CTRL_DISABLE_INT            0x80000000
N#define DES1_RX_CTRL_BUFF2_SIZE_M           0x1FFF0000
N#define DES1_RX_CTRL_BUFF2_SIZE_S           16
N#define DES1_RX_CTRL_END_OF_RING            0x00008000
N#define DES1_RX_CTRL_CHAINED                0x00004000
N#define DES1_RX_CTRL_BUFF1_SIZE_M           0x00001FFF
N#define DES1_RX_CTRL_BUFF1_SIZE_S           0
N
N//*****************************************************************************
N//
N// Fields found in the DES4 word of the receive descriptor (ui32ExtRxStatus in
N// tEMACDMADescriptor)
N//
N//*****************************************************************************
N#define DES4_RX_STAT_TS_DROPPED             0x00004000
N#define DES4_RX_STAT_PTP_VERSION2           0x00002000
N#define DES4_RX_STAT_PTP_TYPE_ETH           0x00001000
N#define DES4_RX_STAT_PTP_TYPE_UDP           0x00000000
N#define DES4_RX_STAT_PTP_MT_M               0x00000F00
N#define DES4_RX_STAT_PTP_MT_NONE            0x00000000
N#define DES4_RX_STAT_PTP_MT_SYNC            0x00000100
N#define DES4_RX_STAT_PTP_MT_FOLLOW_UP       0x00000200
N#define DES4_RX_STAT_PTP_MT_DELAY_REQ       0x00000300
N#define DES4_RX_STAT_PTP_MT_DELAY_RESP      0x00000400
N#define DES4_RX_STAT_PTP_MT_PDELAY_REQ      0x00000500
N#define DES4_RX_STAT_PTP_MT_PDELAY_RESP     0x00000600
N#define DES4_RX_STAT_PTP_MT_PDELAY_RFU      0x00000700
N#define DES4_RX_STAT_PTP_MT_ANNOUNCE        0x00000800
N#define DES4_RX_STAT_PTP_MT_SIGNALLING      0x00000A00
N#define DES4_RX_STAT_PTP_MT_RESERVED        0x00000F00
N#define DES4_RX_STAT_IPV6                   0x00000080
N#define DES4_RX_STAT_IPV4                   0x00000040
N#define DES4_RX_STAT_IP_CHK_BYPASSED        0x00000020
N#define DES4_RX_STAT_IP_PAYLOAD_ERR         0x00000010
N#define DES4_RX_STAT_IP_HEADER_ERR          0x00000008
N#define DES4_RX_STAT_PAYLOAD_M              0x00000007
N#define DES4_RX_STAT_PAYLOAD_UNKNOWN        0x00000000
N#define DES4_RX_STAT_PAYLOAD_UDP            0x00000001
N#define DES4_RX_STAT_PAYLOAD_TCP            0x00000002
N#define DES4_RX_STAT_PAYLOAD_ICMP           0x00000003
N
N//*****************************************************************************
N//
N// Values used in the ui32BusConfig parameter to EMACInit().
N//
N//***************************************************************************
N#define EMAC_BCONFIG_DMA_PRIO_WEIGHT_M      0x30000000
N#define EMAC_BCONFIG_DMA_PRIO_WEIGHT_1      0x00000000
N#define EMAC_BCONFIG_DMA_PRIO_WEIGHT_2      0x10000000
N#define EMAC_BCONFIG_DMA_PRIO_WEIGHT_3      0x20000000
N#define EMAC_BCONFIG_DMA_PRIO_WEIGHT_4      0x30000000
N#define EMAC_BCONFIG_TX_PRIORITY            0x08000000
N#define EMAC_BCONFIG_ADDR_ALIGNED           0x02000000
N#define EMAC_BCONFIG_PRIORITY_M             0x0000C000
N#define EMAC_BCONFIG_PRIORITY_1_1           (0 << 14)
N#define EMAC_BCONFIG_PRIORITY_2_1           (1 << 14)
N#define EMAC_BCONFIG_PRIORITY_3_1           (2 << 14)
N#define EMAC_BCONFIG_PRIORITY_4_1           (3 << 14)
N#define EMAC_BCONFIG_PRIORITY_FIXED         0x00000002
N#define EMAC_BCONFIG_FIXED_BURST            0x00010000
N#define EMAC_BCONFIG_MIXED_BURST            0x04000000
N
N//*****************************************************************************
N//
N// Options used in the ui32Config parameter to EMACPHYConfigSet().
N//
N//*****************************************************************************
N#define EMAC_PHY_TYPE_INTERNAL              0x00000000
N#define EMAC_PHY_TYPE_EXTERNAL_MII          0x80000000
N#define EMAC_PHY_TYPE_EXTERNAL_RMII         0xC0000000
N#define EMAC_PHY_INT_NIB_TXERR_DET_DIS      0x01000000
N#define EMAC_PHY_INT_RX_ER_DURING_IDLE      0x00800000
N#define EMAC_PHY_INT_ISOLATE_MII_LLOSS      0x00400000
N#define EMAC_PHY_INT_LINK_LOSS_RECOVERY     0x00200000
N#define EMAC_PHY_INT_TDRRUN                 0x00100000
N#define EMAC_PHY_INT_LD_ON_RX_ERR_COUNT     0x00040000
N#define EMAC_PHY_INT_LD_ON_MTL3_ERR_COUNT   0x00020000
N#define EMAC_PHY_INT_LD_ON_LOW_SNR          0x00010000
N#define EMAC_PHY_INT_LD_ON_SIGNAL_ENERGY    0x00008000
N#define EMAC_PHY_INT_POLARITY_SWAP          0x00004000
N#define EMAC_PHY_INT_MDI_SWAP               0x00002000
N#define EMAC_PHY_INT_ROBUST_MDIX            0x00001000
N#define EMAC_PHY_INT_FAST_MDIX              0x00000800
N#define EMAC_PHY_INT_MDIX_EN                0x00000400
N#define EMAC_PHY_INT_FAST_RXDV_DETECT       0x00000200
N#define EMAC_PHY_INT_FAST_L_UP_DETECT       0x00000100
N#define EMAC_PHY_INT_EXT_FULL_DUPLEX        0x00000080
N#define EMAC_PHY_INT_FAST_AN_80_50_35       0x00000040
N#define EMAC_PHY_INT_FAST_AN_120_75_50      0x00000050
N#define EMAC_PHY_INT_FAST_AN_140_150_100    0x00000060
N#define EMAC_PHY_FORCE_10B_T_HALF_DUPLEX    0x00000000
N#define EMAC_PHY_FORCE_10B_T_FULL_DUPLEX    0x00000002
N#define EMAC_PHY_FORCE_100B_T_HALF_DUPLEX   0x00000004
N#define EMAC_PHY_FORCE_100B_T_FULL_DUPLEX   0x00000006
N#define EMAC_PHY_AN_10B_T_HALF_DUPLEX       0x00000008
N#define EMAC_PHY_AN_10B_T_FULL_DUPLEX       0x0000000A
N#define EMAC_PHY_AN_100B_T_HALF_DUPLEX      0x0000000C
N#define EMAC_PHY_AN_100B_T_FULL_DUPLEX      0x0000000E
N#define EMAC_PHY_INT_HOLD                   0x00000001
N
N#define EMAC_PHY_TYPE_MASK                  0xC0000000
N
N//*****************************************************************************
N//
N// Options used in the ui32Config parameter to EMACConfigSet().
N//
N//*****************************************************************************
N#define EMAC_CONFIG_USE_MACADDR1          0x40000000
N#define EMAC_CONFIG_USE_MACADDR0          0x00000000
N#define EMAC_CONFIG_SA_FROM_DESCRIPTOR    0x00000000
N#define EMAC_CONFIG_SA_INSERT             0x20000000
N#define EMAC_CONFIG_SA_REPLACE            0x30000000
N#define EMAC_CONFIG_2K_PACKETS            0x08000000
N#define EMAC_CONFIG_STRIP_CRC             0x02000000
N#define EMAC_CONFIG_JABBER_DISABLE        0x00400000
N#define EMAC_CONFIG_JUMBO_ENABLE          0x00100000
N#define EMAC_CONFIG_IF_GAP_MASK           0x000E0000
N#define EMAC_CONFIG_IF_GAP_96BITS         (0x0 << 17)
N#define EMAC_CONFIG_IF_GAP_88BITS         (0x1 << 17)
N#define EMAC_CONFIG_IF_GAP_80BITS         (0x2 << 17)
N#define EMAC_CONFIG_IF_GAP_72BITS         (0x3 << 17)
N#define EMAC_CONFIG_IF_GAP_64BITS         (0x4 << 17)
N#define EMAC_CONFIG_IF_GAP_56BITS         (0x5 << 17)
N#define EMAC_CONFIG_IF_GAP_48BITS         (0x6 << 17)
N#define EMAC_CONFIG_IF_GAP_40BITS         (0x7 << 17)
N#define EMAC_CONFIG_CS_DISABLE            0x00010000
N#define EMAC_CONFIG_100MBPS               0x00004000
N#define EMAC_CONFIG_10MBPS                0x00000000
N#define EMAC_CONFIG_RX_OWN_DISABLE        0x00002000
N#define EMAC_CONFIG_LOOPBACK              0x00001000
N#define EMAC_CONFIG_FULL_DUPLEX           0x00000800
N#define EMAC_CONFIG_HALF_DUPLEX           0x00000000
N#define EMAC_CONFIG_CHECKSUM_OFFLOAD      0x00000400
N#define EMAC_CONFIG_RETRY_DISABLE         0x00000200
N#define EMAC_CONFIG_AUTO_CRC_STRIPPING    0x00000080
N#define EMAC_CONFIG_BO_MASK               0x00000060
N#define EMAC_CONFIG_BO_LIMIT_1024         (0x0 << 5)
N#define EMAC_CONFIG_BO_LIMIT_256          (0x1 << 5)
N#define EMAC_CONFIG_BO_LIMIT_16           (0x2 << 5)
N#define EMAC_CONFIG_BO_LIMIT_2            (0x3 << 5)
N#define EMAC_CONFIG_DEFERRAL_CHK_ENABLE   0x00000010
N#define EMAC_CONFIG_PREAMBLE_MASK         0x00000003
N#define EMAC_CONFIG_7BYTE_PREAMBLE        0x00000000
N#define EMAC_CONFIG_5BYTE_PREAMBLE        0x00000001
N#define EMAC_CONFIG_3BYTE_PREAMBLE        0x00000002
N
N//*****************************************************************************
N//
N// Options used in the ui32ModeFlags parameter to EMACConfigSet().
N//
N//*****************************************************************************
N#define EMAC_MODE_KEEP_BAD_CRC            0x04000000
N#define EMAC_MODE_RX_STORE_FORWARD        0x02000000
N#define EMAC_MODE_RX_FLUSH_DISABLE        0x01000000
N#define EMAC_MODE_TX_STORE_FORWARD        0x00200000
N#define EMAC_MODE_TX_THRESHOLD_16_BYTES   (7 << 14)
N#define EMAC_MODE_TX_THRESHOLD_24_BYTES   (6 << 14)
N#define EMAC_MODE_TX_THRESHOLD_32_BYTES   (5 << 14)
N#define EMAC_MODE_TX_THRESHOLD_40_BYTES   (4 << 14)
N#define EMAC_MODE_TX_THRESHOLD_64_BYTES   (0 << 14)
N#define EMAC_MODE_TX_THRESHOLD_128_BYTES  (1 << 14)
N#define EMAC_MODE_TX_THRESHOLD_192_BYTES  (2 << 14)
N#define EMAC_MODE_TX_THRESHOLD_256_BYTES  (3 << 14)
N#define EMAC_MODE_RX_ERROR_FRAMES         0x00000080
N#define EMAC_MODE_RX_UNDERSIZED_FRAMES    0x00000040
N#define EMAC_MODE_RX_THRESHOLD_64_BYTES   (0 << 3)
N#define EMAC_MODE_RX_THRESHOLD_32_BYTES   (1 << 3)
N#define EMAC_MODE_RX_THRESHOLD_96_BYTES   (2 << 3)
N#define EMAC_MODE_RX_THRESHOLD_128_BYTES  (3 << 3)
N#define EMAC_MODE_OPERATE_2ND_FRAME       0x00000002
N
N//*****************************************************************************
N//
N// These two values may be returned by EMACConfigGet() in the *pui32Config
N// parameter.  The transmitter and receiver are, however, enabled and disabled
N// using independent functions, EMACTxEnable/Disable() and
N// EMACRxEnable/Disable().
N//
N//*****************************************************************************
N#define EMAC_CONFIG_TX_ENABLED            0x00000008
N#define EMAC_CONFIG_RX_ENABLED            0x00000004
N
N//*****************************************************************************
N//
N// These two values may be returned by EMACConfigGet() in the *pui32Mode
N// parameter. The transmit and receive DMA channels are, however, enabled and
N// disabled using independent functions, EMACTxEnable/Disable() and
N// EMACRxEnable/Disable().
N//
N//*****************************************************************************
N#define EMAC_MODE_TX_DMA_ENABLED          0x00002000
N#define EMAC_MODE_RX_DMA_ENABLED          0x00000002
N
N//*****************************************************************************
N//
N// These values may be passed to EMACFrameFilterSet() in the ui32FilterOpts
N// parameter, and are returned by EMACFrameFilterGet().
N//
N//*****************************************************************************
N#define EMAC_FRMFILTER_RX_ALL             0x80000000
N#define EMAC_FRMFILTER_VLAN               0x00010000
N#define EMAC_FRMFILTER_HASH_AND_PERFECT   0x00000400
N#define EMAC_FRMFILTER_SADDR              0x00000200
N#define EMAC_FRMFILTER_INV_SADDR          0x00000100
N#define EMAC_FRMFILTER_PASS_MASK          (0x03 << 6)
N#define EMAC_FRMFILTER_PASS_NO_CTRL       (0x00 << 6)
N#define EMAC_FRMFILTER_PASS_NO_PAUSE      (0x01 << 6)
N#define EMAC_FRMFILTER_PASS_ALL_CTRL      (0x02 << 6)
N#define EMAC_FRMFILTER_PASS_ADDR_CTRL     (0x03 << 6)
N#define EMAC_FRMFILTER_BROADCAST          0x00000020
N#define EMAC_FRMFILTER_PASS_MULTICAST     0x00000010
N#define EMAC_FRMFILTER_INV_DADDR          0x00000008
N#define EMAC_FRMFILTER_HASH_MULTICAST     0x00000004
N#define EMAC_FRMFILTER_HASH_UNICAST       0x00000002
N#define EMAC_FRMFILTER_PROMISCUOUS        0x00000001
N
N//*****************************************************************************
N//
N// Values which may be returned by EMACStatusGet().
N//
N//*****************************************************************************
N#define EMAC_STATUS_TX_NOT_EMPTY          0x01000000
N#define EMAC_STATUS_TX_WRITING_FIFO       0x00400000
N#define EMAC_STATUS_TRC_STATE_MASK        0x00300000
N#define EMAC_STATUS_TRC_STATE_IDLE        (0x00 << 20)
N#define EMAC_STATUS_TRC_STATE_READING     (0x01 << 20)
N#define EMAC_STATUS_TRC_STATE_WAITING     (0x02 << 20)
N#define EMAC_STATUS_TRC_STATE_STATUS      (0x03 << 20)
N#define EMAC_STATUS_TX_PAUSED             0x00080000
N#define EMAC_STATUS_TFC_STATE_MASK        0x00060000
N#define EMAC_STATUS_TFC_STATE_IDLE        (0x00 << 17)
N#define EMAC_STATUS_TFC_STATE_WAITING     (0x01 << 17)
N#define EMAC_STATUS_TFC_STATE_PAUSING     (0x02 << 17)
N#define EMAC_STATUS_TFC_STATE_WRITING     (0x03 << 17)
N#define EMAC_STATUS_MAC_NOT_IDLE          0x00010000
N#define EMAC_STATUS_RX_FIFO_LEVEL_MASK    0x00000300
N#define EMAC_STATUS_RX_FIFO_EMPTY         (0x00 << 8)
N#define EMAC_STATUS_RX_FIFO_BELOW         (0x01 << 8)
N#define EMAC_STATUS_RX_FIFO_ABOVE         (0x02 << 8)
N#define EMAC_STATUS_RX_FIFO_FULL          (0x03 << 8)
N#define EMAC_STATUS_RX_FIFO_STATE_MASK    0x00000060
N#define EMAC_STATUS_RX_FIFO_IDLE          (0x00 << 5)
N#define EMAC_STATUS_RX_FIFO_READING       (0x01 << 5)
N#define EMAC_STATUS_RX_FIFO_STATUS        (0x02 << 5)
N#define EMAC_STATUS_RX_FIFO_FLUSHING      (0x03 << 5)
N#define EMAC_STATUS_RWC_ACTIVE            0x00000010
N#define EMAC_STATUS_RPE_ACTIVE            0x00000001
N
N//*****************************************************************************
N//
N// Values which may be returned by EMACDMAStateGet().
N//
N//*****************************************************************************
N#define EMAC_DMA_TXSTAT_MASK              (0x07 << 20)
N#define EMAC_DMA_TXSTAT_STOPPED           (0x00 << 20)
N#define EMAC_DMA_TXSTAT_RUN_FETCH_DESC    (0x01 << 20)
N#define EMAC_DMA_TXSTAT_RUN_WAIT_STATUS   (0x02 << 20)
N#define EMAC_DMA_TXSTAT_RUN_READING       (0x03 << 20)
N#define EMAC_DMA_TXSTAT_RUN_CLOSE_DESC    (0x07 << 20)
N#define EMAC_DMA_TXSTAT_TS_WRITE          (0x04 << 20)
N#define EMAC_DMA_TXSTAT_SUSPENDED         (0x06 << 20)
N
N#define EMAC_DMA_RXSTAT_MASK              (0x07 << 17)
N#define EMAC_DMA_RXSTAT_STOPPED           (0x00 << 17)
N#define EMAC_DMA_RXSTAT_RUN_FETCH_DESC    (0x01 << 17)
N#define EMAC_DMA_RXSTAT_RUN_WAIT_PACKET   (0x03 << 17)
N#define EMAC_DMA_RXSTAT_SUSPENDED         (0x04 << 17)
N#define EMAC_DMA_RXSTAT_RUN_CLOSE_DESC    (0x05 << 17)
N#define EMAC_DMA_RXSTAT_TS_WRITE          (0x06 << 17)
N#define EMAC_DMA_RXSTAT_RUN_RECEIVING     (0x07 << 17)
N
N#define EMAC_TX_DMA_STATE(x) ((x) & EMAC_DMA_TXSTAT_MASK)
N#define EMAC_RX_DMA_STATE(x) ((x) & EMAC_DMA_RXSTAT_MASK)
N
N#define EMAC_DMA_ERROR                    0x00002000
N#define EMAC_DMA_ERR_MASK                 0x03800000
N#define EMAC_DMA_ERR_RX_DATA_WRITE        0x00000000
N#define EMAC_DMA_ERR_TX_DATA_READ         0x01800000
N#define EMAC_DMA_ERR_RX_DESC_WRITE        0x02000000
N#define EMAC_DMA_ERR_TX_DESC_WRITE        0x02800000
N#define EMAC_DMA_ERR_RX_DESC_READ         0x03000000
N#define EMAC_DMA_ERR_TX_DESC_READ         0x03800000
N
N//*****************************************************************************
N//
N// Values which may be ORed together in the ui32Config parameter passed to
N// EMACAddrFilterSet and which may be returned by EMACAddrFilterGet.
N//
N//*****************************************************************************
N#define EMAC_FILTER_ADDR_ENABLE           0x80000000
N#define EMAC_FILTER_SOURCE_ADDR           0x40000000
N#define EMAC_FILTER_MASK_BYTE_6           0x20000000
N#define EMAC_FILTER_MASK_BYTE_5           0x10000000
N#define EMAC_FILTER_MASK_BYTE_4           0x08000000
N#define EMAC_FILTER_MASK_BYTE_3           0x04000000
N#define EMAC_FILTER_MASK_BYTE_2           0x03000000
N#define EMAC_FILTER_MASK_BYTE_1           0x01000000
N
N#define EMAC_FILTER_BYTE_MASK_M           0x3F000000
N#define EMAC_FILTER_BYTE_MASK_S           24
N
N//*****************************************************************************
N//
N// Flags passed to EMACTimestampConfigSet or returned from
N// EMACTimestampConfigGet.
N//
N//*****************************************************************************
N#define EMAC_TS_MAC_FILTER_ENABLE         0x00040000
N#define EMAC_TS_MAC_FILTER_DISABLE        0x00000000
N#define EMAC_TS_SYNC_FOLLOW_DREQ_DRESP    0x00000000
N#define EMAC_TS_SYNC_ONLY                 0x00004000
N#define EMAC_TS_DELAYREQ_ONLY             0x0000C000
N#define EMAC_TS_ALL                       0x00010000
N#define EMAC_TS_SYNC_PDREQ_PDRESP         0x00014000
N#define EMAC_TS_DREQ_PDREQ_PDRESP         0x0001C000
N#define EMAC_TS_SYNC_DELAYREQ             0x00020000
N#define EMAC_TS_PDREQ_PDRESP              0x00030000
N#define EMAC_TS_PROCESS_IPV4_UDP          0x00002000
N#define EMAC_TS_PROCESS_IPV6_UDP          0x00001000
N#define EMAC_TS_PROCESS_ETHERNET          0x00000800
N#define EMAC_TS_PTP_VERSION_2             0x00000400
N#define EMAC_TS_PTP_VERSION_1             0x00000000
N#define EMAC_TS_DIGITAL_ROLLOVER          0x00000200
N#define EMAC_TS_BINARY_ROLLOVER           0x00000000
N#define EMAC_TS_ALL_RX_FRAMES             0x00000100
N#define EMAC_TS_UPDATE_FINE               0x00000002
N#define EMAC_TS_UPDATE_COARSE             0x00000000
N
N//*****************************************************************************
N//
N// Some register bit definitions relating to external PHYs.  These are not
N// relevant (or available) when using the internal Ethernet PHY but having
N// the definitions here helps when using an external MII or RMII PHY.
N//
N//*****************************************************************************
N#define EPHY_SCR_INPOL_EXT                0x00000008
N#define EPHY_SCR_TINT_EXT                 0x00000004
N#define EPHY_SCR_INTEN_EXT                0x00000002
N#define EPHY_SCR_INTOE_EXT                0x00000001
N
N//*****************************************************************************
N//
N// These interrupt sources may be passed to EMACIntEnable() and
N// EMACIntDisable() to enable or disable various Ethernet interrupt sources.
N//
N//*****************************************************************************
N//
N// Note that interrupts relating to timestamping and power management must be
N// independently enabled via calls to functions EMACTimestampTargetIntEnable
N// and EMACPowerManagementControlSet.
N//
N// EMAC_INT_PHY is deliberately set to a reserved bit in the MAC interrupt
N// register.  We handle the fact that the PHY interrupt is controlled via an
N// independent register within the code.  If we didn't do this, the app would
N// have to enable the MAC interrupt then enable the PHY interrupt via a
N// different API (since they share a vector).  To further complicate matters,
N// they would have to call EMACIntStatus() and then, if it returned 0,
N// read the PHY interrupt status to see that it fired.  This would be nasty
N// and unfriendly so we hide it inside DriverLib.
N//
N//*****************************************************************************
N#define EMAC_INT_PHY                      0x80000000
N#define EMAC_INT_EARLY_RECEIVE            0x00004000
N#define EMAC_INT_BUS_ERROR                0x00002000
N#define EMAC_INT_EARLY_TRANSMIT           0x00000400
N#define EMAC_INT_RX_WATCHDOG              0x00000200
N#define EMAC_INT_RX_STOPPED               0x00000100
N#define EMAC_INT_RX_NO_BUFFER             0x00000080
N#define EMAC_INT_RECEIVE                  0x00000040
N#define EMAC_INT_TX_UNDERFLOW             0x00000020
N#define EMAC_INT_RX_OVERFLOW              0x00000010
N#define EMAC_INT_TX_JABBER                0x00000008
N#define EMAC_INT_TX_NO_BUFFER             0x00000004
N#define EMAC_INT_TX_STOPPED               0x00000002
N#define EMAC_INT_TRANSMIT                 0x00000001
N
N//
N// These interrupt sources are summary indicators.  They are readable
N// using EMACIntStatus() and must be cleared using EMACIntClear().  They
N// may be enabled or disabled independently of the group of interrupts that
N// they are derived from but offer merely a simple way to be informed of a
N// normal or abnormal condition requiring software attention.
N//
N// EMAC_INT_NORMAL_INT is the logical OR of the masked state of
N// EMAC_INT_TRANSMIT | EMAC_INT_RECEIVE | EMAC_INT_TX_NO_BUFFER |
N// EMAC_INT_EARLY_RECEIVE.
N//
N// EMAC_INT_ABNORMAL_INT is the logical OR of the masked state of
N// EMAC_INT_TX_STOPPED | EMAC_INT_TX_JABBER | EMAC_INT_RX_OVERFLOW |
N// EMAC_INT_TX_UNDERFLOW | EMAC_INT_RX_NO_BUFFER | EMAC_INT_RX_STOPPED |
N// EMAC_INT_RX_WATCHDOG | EMAC_INT_EARLY_TRANSMIT | EMAC_INT_BUS_ERROR.
N//
N#define EMAC_INT_NORMAL_INT               0x00010000
N#define EMAC_INT_ABNORMAL_INT             0x00008000
N
N//
N// This interrupt source is readable using EMACIntStatus but must
N// be cleared by calling the EMACEEEStatus().
N//
N#define EMAC_INT_LPI                      0x40000000
N
N//
N// This interrupt source is readable using EMACIntStatus but must
N// be cleared by calling the EMACTimestampIntStatus().
N//
N#define EMAC_INT_TIMESTAMP                0x20000000
N
N//
N// Interrupt sources which may be returned from EMACTimestampIntStatus().
N//
N#define EMAC_TS_INT_TARGET_REACHED        0x00000002
N#define EMAC_TS_INT_TS_SEC_OVERFLOW       0x00000001
N
N//
N// This interrupt source is readable using EMACIntStatus but must
N// be cleared by calling EMACPowerManagementStatusGet().
N//
N#define EMAC_INT_POWER_MGMNT              0x10000000
N
N//*****************************************************************************
N//
N// Configuration flags that may be passed in the ui32FreqConfig parameter to
N// EMACTimestampPPSSimpleModeSet().
N//
N//*****************************************************************************
N#define EMAC_PPS_SINGLE_PULSE             0x00000000
N#define EMAC_PPS_1HZ                      0x00000001
N#define EMAC_PPS_2HZ                      0x00000002
N#define EMAC_PPS_4HZ                      0x00000003
N#define EMAC_PPS_8HZ                      0x00000004
N#define EMAC_PPS_16HZ                     0x00000005
N#define EMAC_PPS_32HZ                     0x00000006
N#define EMAC_PPS_64HZ                     0x00000007
N#define EMAC_PPS_128HZ                    0x00000008
N#define EMAC_PPS_256HZ                    0x00000009
N#define EMAC_PPS_512HZ                    0x0000000A
N#define EMAC_PPS_1024HZ                   0x0000000B
N#define EMAC_PPS_2048HZ                   0x0000000C
N#define EMAC_PPS_4096HZ                   0x0000000D
N#define EMAC_PPS_8192HZ                   0x0000000E
N#define EMAC_PPS_16384HZ                  0x0000000F
N#define EMAC_PPS_32768HZ                  0x00000010
N
N//*****************************************************************************
N//
N// Configuration flags that may be passed in the ui32Config parameter to
N// EMACTimestampPPSCommandModeSet().
N//
N//*****************************************************************************
N#define EMAC_PPS_TARGET_INT               0x00000000
N#define EMAC_PPS_TARGET_PPS               0x00000060
N#define EMAC_PPS_TARGET_BOTH              0x00000040
N
N//*****************************************************************************
N//
N// Commands which may be passed to EMACTimestampPPSCmd.
N//
N//*****************************************************************************
N#define EMAC_PPS_COMMAND_NONE             0x00
N#define EMAC_PPS_COMMAND_START_SINGLE     0x01
N#define EMAC_PPS_COMMAND_START_TRAIN      0x02
N#define EMAC_PPS_COMMAND_CANCEL_START     0x03
N#define EMAC_PPS_COMMAND_STOP_AT_TIME     0x04
N#define EMAC_PPS_COMMAND_STOP_NOW         0x05
N#define EMAC_PPS_COMMAND_CANCEL_STOP      0x06
N
N//*****************************************************************************
N//
N// Values which may be passed to EMACVLANRxConfigSet in the ui32Config
N// parameter and which may be returned from EMACVLANRxConfigGet.
N//
N//*****************************************************************************
N#define EMAC_VLAN_RX_HASH_ENABLE          0x00080000
N#define EMAC_VLAN_RX_HASH_DISABLE         0x00000000
N#define EMAC_VLAN_RX_SVLAN_ENABLE         0x00040000
N#define EMAC_VLAN_RX_SVLAN_DISABLE        0x00000000
N#define EMAC_VLAN_RX_NORMAL_MATCH         0x00000000
N#define EMAC_VLAN_RX_INVERSE_MATCH        0x00020000
N#define EMAC_VLAN_RX_12BIT_TAG            0x00010000
N#define EMAC_VLAN_RX_16BIT_TAG            0x00000000
N
N//*****************************************************************************
N//
N// Values which may be passed to EMACVLANTxConfigSet in the ui32Config
N// parameter and which may be returned from EMACVLANTxConfigGet.
N//
N//*****************************************************************************
N#define EMAC_VLAN_TX_CVLAN                0x00000000
N#define EMAC_VLAN_TX_SVLAN                0x00080000
N#define EMAC_VLAN_TX_USE_VLC              0x00040000
N#define EMAC_VLAN_TX_VLC_NONE             0x00000000
N#define EMAC_VLAN_TX_VLC_DELETE           0x00010000
N#define EMAC_VLAN_TX_VLC_INSERT           0x00020000
N#define EMAC_VLAN_TX_VLC_REPLACE          0x00030000
N
N#define EMAC_VLAN_TX_VLC_MASK             0x00030000
N
N#define EMAC_RWU_FILTER_ENABLE            1
N#define EMAC_RWU_FILTER_DISABLE           0
N#define EMAC_RWU_FILTER_MULTICAST         8
N#define EMAC_RWU_FILTER_UNICAST           0
N
N//*****************************************************************************
N//
N// The following structure fields must be packed.
N//
N//*****************************************************************************
N#ifdef ewarm
S#pragma pack(1)
N#endif
N
N//*****************************************************************************
N//
N//! This structure defines up to 4 filters that can be used to define specific
N//! frames which will cause the MAC to wake up from sleep mode.
N//
N//*****************************************************************************
Ntypedef struct
N{
N    //
N    //! A byte mask for each filter defining which bytes from a sequence of
N    //! 31 (bit 31 must be clear in each mask) are used to filter incoming
N    //! packets. A 1 indicates that the relevant byte is used to update the
N    //! CRC16 for the filter, a 0 indicates that the byte is ignored.
N    //
N    uint32_t pui32ByteMask[4];
N
N    //
N    //! Defines whether each filter is enabled and, if so, whether it filters
N    //! multicast or unicast frames.  Valid values are one of
N    //! EMAC_RWU_FILTER_ENABLE or EMAC_RWU_FILTER_DISABLE ORed with one of
N    //! EMAC_RWU_FILTER_UNICAST or EMAC_RWU_FILTER_MULTICAST.
N    //
N    uint8_t pui8Command[4];
N
N    //
N    //! Determines the byte offset within the frame at which the filter starts
N    //! examining bytes.  The minimum value for each offset is 12.  The first
N    //! byte of a frame is offset 0.
N    //
N    uint8_t pui8Offset[4];
N
N    //
N    //! The CRC16 value that is expected for each filter if it passes.  The
N    //! CRC is calculated using all bytes indicated by the filter's mask.
N    //
N    uint16_t pui16CRC[4];
N}
N#if defined(ccs) ||             \
N    defined(codered) ||         \
N    defined(gcc) ||             \
N    defined(rvmdk) ||           \
N    defined(__ARMCC_VERSION) || \
N    defined(sourcerygxx)
X#if 0L ||                 0L ||             0L ||                 1L ||               1L ||     0L
N__attribute__ ((packed)) tEMACWakeUpFrameFilter;
N#else
StEMACWakeUpFrameFilter;
N#endif
N
N//*****************************************************************************
N//
N// Turn off structure packing again.
N//
N//*****************************************************************************
N#ifdef ewarm
S#pragma pack()
N#endif
N
N//*****************************************************************************
N//
N// Values which may be ORed together and used in the ui32Flags parameter to
N// EMACPowerManagementControlSet.  These may also returned be from a call to
N// EMACPowerManagementControlGet.
N//
N//*****************************************************************************
N#define EMAC_PMT_GLOBAL_UNICAST_ENABLE    0x00000200
N#define EMAC_PMT_WAKEUP_PACKET_ENABLE     0x00000004
N#define EMAC_PMT_MAGIC_PACKET_ENABLE      0x00000002
N#define EMAC_PMT_POWER_DOWN               0x00000001
N
N//*****************************************************************************
N//
N// Values which may be ORed together and returned from a call to
N// EMACPowerManagementStatusGet.  This call will also return
N// EMAC_PMT_POWER_DOWN if the MAC is in power-down mode.
N//
N//*****************************************************************************
N#define EMAC_PMT_WAKEUP_PACKET_RECEIVED   0x00000040
N#define EMAC_PMT_MAGIC_PACKET_RECEIVED    0x00000020
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Public function prototypes.
N//
N//*****************************************************************************
Nextern void EMACInit(uint32_t ui32Base, uint32_t ui32SysClk,
N                     uint32_t ui32BusConfig, uint32_t ui32RxBurst,
N                     uint32_t ui32TxBurst, uint32_t ui32DescSkipSize);
Nextern void EMACReset(uint32_t ui32Base);
Nextern void EMACPHYConfigSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern void EMACConfigSet(uint32_t ui32Base, uint32_t ui32Config,
N                          uint32_t ui32ModeFlags,
N                          uint32_t ui32RxMaxFrameSize);
Nextern void EMACFrameFilterSet(uint32_t ui32Base, uint32_t ui32FilterOpts);
Nextern uint32_t EMACFrameFilterGet(uint32_t ui32Base);
Nextern void EMACHashFilterSet(uint32_t ui32Base, uint32_t ui32HashHi,
N                              uint32_t ui32HashLo);
Nextern void EMACHashFilterGet(uint32_t ui32Base, uint32_t *pui32HashHi,
N                              uint32_t *pui32HashLo);
Nextern uint32_t EMACHashFilterBitCalculate(uint8_t *pui8MACAddr);
Nextern void EMACTxDMAPollDemand(uint32_t ui32Base);
Nextern void EMACRxDMAPollDemand(uint32_t ui32Base);
Nextern void EMACRxDMADescriptorListSet(uint32_t ui32Base,
N                                       tEMACDMADescriptor *pDescriptor);
Nextern tEMACDMADescriptor *EMACRxDMADescriptorListGet(uint32_t ui32Base);
Nextern tEMACDMADescriptor *EMACRxDMACurrentDescriptorGet(uint32_t ui32Base);
Nextern uint8_t *EMACRxDMACurrentBufferGet(uint32_t ui32Base);
Nextern void EMACTxDMADescriptorListSet(uint32_t ui32Base,
N                                       tEMACDMADescriptor *pDescriptor);
Nextern tEMACDMADescriptor *EMACTxDMADescriptorListGet(uint32_t ui32Base);
Nextern tEMACDMADescriptor *EMACTxDMACurrentDescriptorGet(uint32_t ui32Base);
Nextern uint8_t *EMACTxDMACurrentBufferGet(uint32_t ui32Base);
Nextern void EMACConfigGet(uint32_t ui32Base, uint32_t *pui32Config,
N                          uint32_t *pui32Mode, uint32_t *pui32RxMaxFrameSize);
Nextern void EMACAddrSet(uint32_t ui32Base, uint32_t ui32Index,
N                        const uint8_t *pui8MACAddr);
Nextern void EMACAddrGet(uint32_t ui32Base, uint32_t ui32Index,
N                        uint8_t *pui8MACAddr);
Nextern uint32_t EMACNumAddrGet(uint32_t ui32Base);
Nextern void EMACAddrFilterSet(uint32_t ui32Base, uint32_t ui32Index,
N                              uint32_t ui32Config);
Nextern uint32_t EMACAddrFilterGet(uint32_t ui32Base, uint32_t ui32Index);
Nextern void EMACRxWatchdogTimerSet(uint32_t ui32Base, uint8_t ui8Timeout);
Nextern uint32_t EMACStatusGet(uint32_t ui32Base);
Nextern uint32_t EMACDMAStateGet(uint32_t ui32Base);
Nextern void EMACTxFlush(uint32_t ui32Base);
Nextern void EMACTxEnable(uint32_t ui32Base);
Nextern void EMACTxDisable(uint32_t ui32Base);
Nextern void EMACRxEnable(uint32_t ui32Base);
Nextern void EMACRxDisable(uint32_t ui32Base);
Nextern void EMACIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void EMACIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t EMACIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t EMACIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void EMACIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void EMACIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void EMACIntUnregister(uint32_t ui32Base);
Nextern void EMACPHYWrite(uint32_t ui32Base, uint8_t ui8PhyAddr,
N                         uint8_t ui8RegAddr, uint16_t ui16Data);
Nextern void EMACPHYExtendedWrite(uint32_t ui32Base, uint8_t ui8PhyAddr,
N                                  uint16_t ui16RegAddr, uint16_t ui16Data);
Nextern uint16_t EMACPHYRead(uint32_t ui32Base,  uint8_t ui8PhyAddr,
N                            uint8_t ui8RegAddr);
Nextern uint16_t EMACPHYExtendedRead(uint32_t ui32Base, uint8_t ui8PhyAddr,
N                                    uint16_t ui16RegAddr);
Nextern void EMACPHYPowerOff(uint32_t ui32Base, uint8_t ui8PhyAddr);
Nextern void EMACPHYPowerOn(uint32_t ui32Base, uint8_t ui8PhyAddr);
Nextern void EMACTimestampConfigSet(uint32_t ui32Base, uint32_t ui32Config,
N                                   uint32_t ui32SubSecondInc);
Nextern uint32_t EMACTimestampConfigGet(uint32_t ui32Base,
N                                       uint32_t *pui32SubSecondInc);
Nextern void EMACTimestampAddendSet(uint32_t ui32Base, uint32_t ui32Seconds);
Nextern void EMACTimestampEnable(uint32_t ui32Base);
Nextern void EMACTimestampDisable(uint32_t ui32Base);
Nextern void EMACTimestampSysTimeSet(uint32_t ui32Base, uint32_t ui32Seconds,
N                                    uint32_t ui32SubSeconds);
Nextern void EMACTimestampSysTimeGet(uint32_t ui32Base, uint32_t *pui32Seconds,
N                                    uint32_t *pui32SubSeconds);
Nextern void EMACTimestampSysTimeUpdate(uint32_t ui32Base, uint32_t ui32Seconds,
N                                         uint32_t ui32SubSeconds, bool bInc);
X                                         uint32_t ui32SubSeconds, _Bool bInc);
Nextern void EMACTimestampTargetSet(uint32_t ui32Base, uint32_t ui32Seconds,
N                                   uint32_t ui32Nanoseconds);
Nextern void EMACTimestampTargetIntEnable(uint32_t ui32Base);
Nextern void EMACTimestampTargetIntDisable(uint32_t ui32Base);
Nextern uint32_t EMACTimestampIntStatus(uint32_t ui32Base);
Nextern void EMACTimestampPPSSimpleModeSet(uint32_t ui32Base,
N                                          uint32_t ui32FreqConfig);
Nextern void EMACTimestampPPSCommandModeSet(uint32_t ui32Base,
N                                           uint32_t ui32Config);
Nextern void EMACTimestampPPSCommand(uint32_t ui32Base, uint8_t ui8Cmd);
Nextern void EMACTimestampPPSPeriodSet(uint32_t ui32Base, uint32_t ui32Period,
N                                      uint32_t ui32Width);
Nextern void EMACVLANRxConfigSet(uint32_t ui32Base, uint16_t ui16Tag,
N                                uint32_t ui32Config);
Nextern uint32_t EMACVLANRxConfigGet(uint32_t ui32Base, uint16_t *pui16Tag);
Nextern void EMACVLANTxConfigSet(uint32_t ui32Base, uint16_t ui16Tag,
N                                uint32_t ui32Config);
Nextern uint32_t EMACVLANTxConfigGet(uint32_t ui32Base, uint16_t *pui16Tag);
Nextern uint32_t EMACVLANHashFilterBitCalculate(uint16_t ui16Tag);
Nextern void EMACVLANHashFilterSet(uint32_t ui32Base, uint32_t ui32Hash);
Nextern uint32_t EMACVLANHashFilterGet(uint32_t ui32Base);
Nextern void EMACRemoteWakeUpFrameFilterSet(uint32_t ui32Base,
N                                       const tEMACWakeUpFrameFilter *pFilter);
Nextern void EMACRemoteWakeUpFrameFilterGet(uint32_t ui32Base,
N                                             tEMACWakeUpFrameFilter *pFilter);
Nextern void EMACPowerManagementControlSet(uint32_t ui32Base,
N                                          uint32_t ui32Flags);
Nextern uint32_t EMACPowerManagementControlGet(uint32_t ui32Base);
Nextern uint32_t EMACPowerManagementStatusGet(uint32_t ui32Base);
Nextern void EMACWoLEnter(uint32_t ui32Base);
Nextern void EMACLPIConfig(uint32_t ui32Base, bool bLPIConfig,
Xextern void EMACLPIConfig(uint32_t ui32Base, _Bool bLPIConfig,
N                          uint16_t ui16LPILSTimer, uint16_t ui16LPITWTimer);
Nextern void EMACLPIEnter(uint32_t ui32Base);
Nextern uint16_t EMACLPIStatus(uint32_t ui32Base);
Nextern void EMACLPILinkSet(uint32_t ui32Base);
Nextern void EMACLPILinkClear(uint32_t ui32Base);
Nextern void EMACPHYMMDWrite(uint32_t ui32Base, uint8_t ui8PhyAddr,
N                            uint16_t ui16RegAddr, uint16_t ui16Data);
Nextern uint16_t EMACPHYMMDRead(uint32_t ui32Base, uint8_t ui8PhyAddr,
N                               uint16_t ui16RegAddr);
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_EMAC_H__
L 15 "GPIO_init.h" 2
N#include "driverlib/epi.h"
L 1 "driverlib/epi.h" 1
N//*****************************************************************************
N//
N// epi.h - Prototypes and macros for the EPI module.
N//
N// Copyright (c) 2008-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_EPI_H__
N#define __DRIVERLIB_EPI_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIModeSet()
N//
N//*****************************************************************************
N#define EPI_MODE_GENERAL        0x00000010
N#define EPI_MODE_SDRAM          0x00000011
N#define EPI_MODE_HB8            0x00000012
N#define EPI_MODE_HB16           0x00000013
N#define EPI_MODE_DISABLE        0x00000000
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIConfigSDRAMSet()
N//
N//*****************************************************************************
N#define EPI_SDRAM_CORE_FREQ_0_15                                              \
N                                0x00000000
X#define EPI_SDRAM_CORE_FREQ_0_15                                                                              0x00000000
N#define EPI_SDRAM_CORE_FREQ_15_30                                             \
N                                0x40000000
X#define EPI_SDRAM_CORE_FREQ_15_30                                                                             0x40000000
N#define EPI_SDRAM_CORE_FREQ_30_50                                             \
N                                0x80000000
X#define EPI_SDRAM_CORE_FREQ_30_50                                                                             0x80000000
N#define EPI_SDRAM_CORE_FREQ_50_100                                            \
N                                0xC0000000
X#define EPI_SDRAM_CORE_FREQ_50_100                                                                            0xC0000000
N#define EPI_SDRAM_LOW_POWER     0x00000200
N#define EPI_SDRAM_FULL_POWER    0x00000000
N#define EPI_SDRAM_SIZE_64MBIT   0x00000000
N#define EPI_SDRAM_SIZE_128MBIT  0x00000001
N#define EPI_SDRAM_SIZE_256MBIT  0x00000002
N#define EPI_SDRAM_SIZE_512MBIT  0x00000003
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIConfigGPModeSet()
N//
N//*****************************************************************************
N#define EPI_GPMODE_CLKPIN       0x80000000
N#define EPI_GPMODE_CLKGATE      0x40000000
N#define EPI_GPMODE_FRAME50      0x04000000
N#define EPI_GPMODE_WRITE2CYCLE  0x00080000
N#define EPI_GPMODE_ASIZE_NONE   0x00000000
N#define EPI_GPMODE_ASIZE_4      0x00000010
N#define EPI_GPMODE_ASIZE_12     0x00000020
N#define EPI_GPMODE_ASIZE_20     0x00000030
N#define EPI_GPMODE_DSIZE_8      0x00000000
N#define EPI_GPMODE_DSIZE_16     0x00000001
N#define EPI_GPMODE_DSIZE_24     0x00000002
N#define EPI_GPMODE_DSIZE_32     0x00000003
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIConfigHB8ModeSet()
N//
N//*****************************************************************************
N#define EPI_HB8_USE_TXEMPTY     0x00800000
N#define EPI_HB8_USE_RXFULL      0x00400000
N#define EPI_HB8_WRHIGH          0x00200000
N#define EPI_HB8_RDHIGH          0x00100000
N#define EPI_HB8_ALE_HIGH        0x00080000
N#define EPI_HB8_ALE_LOW         0x00000000
N#define EPI_HB8_WRWAIT_0        0x00000000
N#define EPI_HB8_WRWAIT_1        0x00000040
N#define EPI_HB8_WRWAIT_2        0x00000080
N#define EPI_HB8_WRWAIT_3        0x000000C0
N#define EPI_HB8_RDWAIT_0        0x00000000
N#define EPI_HB8_RDWAIT_1        0x00000010
N#define EPI_HB8_RDWAIT_2        0x00000020
N#define EPI_HB8_RDWAIT_3        0x00000030
N#define EPI_HB8_MODE_ADMUX      0x00000000
N#define EPI_HB8_MODE_ADDEMUX    0x00000001
N#define EPI_HB8_MODE_SRAM       0x00000002
N#define EPI_HB8_MODE_FIFO       0x00000003
N#define EPI_HB8_WORD_ACCESS     0x00000100
N#define EPI_HB8_CSCFG_ALE       0x00000000
N#define EPI_HB8_CSCFG_CS        0x00000200
N#define EPI_HB8_CSCFG_DUAL_CS   0x00000400
N#define EPI_HB8_CSCFG_ALE_DUAL_CS                                             \
N                                0x00000600
X#define EPI_HB8_CSCFG_ALE_DUAL_CS                                                                             0x00000600
N#define EPI_HB8_CSCFG_ALE_SINGLE_CS                                           \
N                                0x00001000
X#define EPI_HB8_CSCFG_ALE_SINGLE_CS                                                                           0x00001000
N#define EPI_HB8_CSCFG_QUAD_CS   0x00001200
N#define EPI_HB8_CSCFG_ALE_QUAD_CS                                             \
N                                0x00001400
X#define EPI_HB8_CSCFG_ALE_QUAD_CS                                                                             0x00001400
N#define EPI_HB8_CSBAUD          0x00000800
N#define EPI_HB8_CLOCK_GATE      0x80000000
N#define EPI_HB8_CLOCK_GATE_IDLE                                               \
N                                0x40000000
X#define EPI_HB8_CLOCK_GATE_IDLE                                                                               0x40000000
N#define EPI_HB8_CLOCK_INVERT    0x20000000
N#define EPI_HB8_IN_READY_EN     0x10000000
N#define EPI_HB8_IN_READY_EN_INVERT                                            \
N                                0x18000000
X#define EPI_HB8_IN_READY_EN_INVERT                                                                            0x18000000
N#define EPI_HB8_CSCFG_MASK      0x00001600
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIConfigHB16ModeSet()
N//
N//*****************************************************************************
N#define EPI_HB16_USE_TXEMPTY    0x00800000
N#define EPI_HB16_USE_RXFULL     0x00400000
N#define EPI_HB16_WRHIGH         0x00200000
N#define EPI_HB16_RDHIGH         0x00100000
N#define EPI_HB16_WRWAIT_0       0x00000000
N#define EPI_HB16_WRWAIT_1       0x00000040
N#define EPI_HB16_WRWAIT_2       0x00000080
N#define EPI_HB16_WRWAIT_3       0x000000C0
N#define EPI_HB16_RDWAIT_0       0x00000000
N#define EPI_HB16_RDWAIT_1       0x00000010
N#define EPI_HB16_RDWAIT_2       0x00000020
N#define EPI_HB16_RDWAIT_3       0x00000030
N#define EPI_HB16_MODE_ADMUX     0x00000000
N#define EPI_HB16_MODE_ADDEMUX   0x00000001
N#define EPI_HB16_MODE_SRAM      0x00000002
N#define EPI_HB16_MODE_FIFO      0x00000003
N#define EPI_HB16_BSEL           0x00000004
N#define EPI_HB16_WORD_ACCESS    0x00000100
N#define EPI_HB16_CSCFG_ALE      0x00000000
N#define EPI_HB16_CSCFG_CS       0x00000200
N#define EPI_HB16_CSCFG_DUAL_CS  0x00000400
N#define EPI_HB16_CSCFG_ALE_DUAL_CS                                            \
N                                0x00000600
X#define EPI_HB16_CSCFG_ALE_DUAL_CS                                                                            0x00000600
N#define EPI_HB16_CSCFG_ALE_SINGLE_CS                                          \
N                                0x00001000
X#define EPI_HB16_CSCFG_ALE_SINGLE_CS                                                                          0x00001000
N#define EPI_HB16_CSCFG_QUAD_CS  0x00001200
N#define EPI_HB16_CSCFG_ALE_QUAD_CS                                            \
N                                0x00001400
X#define EPI_HB16_CSCFG_ALE_QUAD_CS                                                                            0x00001400
N#define EPI_HB16_CLOCK_GATE     0x80000000
N#define EPI_HB16_CLOCK_GATE_IDLE                                              \
N                                0x40000000
X#define EPI_HB16_CLOCK_GATE_IDLE                                                                              0x40000000
N#define EPI_HB16_CLOCK_INVERT   0x20000000
N#define EPI_HB16_IN_READY_EN    0x10000000
N#define EPI_HB16_IN_READY_EN_INVERTED                                         \
N                                0x18000000
X#define EPI_HB16_IN_READY_EN_INVERTED                                                                         0x18000000
N#define EPI_HB16_ALE_HIGH       0x00080000
N#define EPI_HB16_ALE_LOW        0x00000000
N#define EPI_HB16_BURST_TRAFFIC  0x00010000
N#define EPI_HB16_CSBAUD         0x00000800
N#define EPI_HB16_CSCFG_MASK     0x00001600
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIConfigHB8TimingSet().
N//
N//*****************************************************************************
N#define EPI_HB8_IN_READY_DELAY_1                                              \
N                                0x01000000
X#define EPI_HB8_IN_READY_DELAY_1                                                                              0x01000000
N#define EPI_HB8_IN_READY_DELAY_2                                              \
N                                0x02000000
X#define EPI_HB8_IN_READY_DELAY_2                                                                              0x02000000
N#define EPI_HB8_IN_READY_DELAY_3                                              \
N                                0x03000000
X#define EPI_HB8_IN_READY_DELAY_3                                                                              0x03000000
N#define EPI_HB8_CAP_WIDTH_1     0x00001000
N#define EPI_HB8_CAP_WIDTH_2     0x00002000
N#define EPI_HB8_WRWAIT_MINUS_DISABLE                                          \
N                                0x00000000
X#define EPI_HB8_WRWAIT_MINUS_DISABLE                                                                          0x00000000
N#define EPI_HB8_WRWAIT_MINUS_ENABLE                                           \
N                                0x00000010
X#define EPI_HB8_WRWAIT_MINUS_ENABLE                                                                           0x00000010
N#define EPI_HB8_RDWAIT_MINUS_DISABLE                                          \
N                                0x00000000
X#define EPI_HB8_RDWAIT_MINUS_DISABLE                                                                          0x00000000
N#define EPI_HB8_RDWAIT_MINUS_ENABLE                                           \
N                                0x00000001
X#define EPI_HB8_RDWAIT_MINUS_ENABLE                                                                           0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIConfigHB16TimingSet().
N//
N//*****************************************************************************
N#define EPI_HB16_IN_READY_DELAY_1                                             \
N                                0x01000000
X#define EPI_HB16_IN_READY_DELAY_1                                                                             0x01000000
N#define EPI_HB16_IN_READY_DELAY_2                                             \
N                                0x02000000
X#define EPI_HB16_IN_READY_DELAY_2                                                                             0x02000000
N#define EPI_HB16_IN_READY_DELAY_3                                             \
N                                0x03000000
X#define EPI_HB16_IN_READY_DELAY_3                                                                             0x03000000
N#define EPI_HB16_PSRAM_NO_LIMIT 0x00000000
N#define EPI_HB16_PSRAM_128      0x00010000
N#define EPI_HB16_PSRAM_256      0x00020000
N#define EPI_HB16_PSRAM_512      0x00030000
N#define EPI_HB16_PSRAM_1024     0x00040000
N#define EPI_HB16_PSRAM_2048     0x00050000
N#define EPI_HB16_PSRAM_4096     0x00060000
N#define EPI_HB16_PSRAM_8192     0x00070000
N#define EPI_HB16_CAP_WIDTH_1    0x00001000
N#define EPI_HB16_CAP_WIDTH_2    0x00002000
N#define EPI_HB16_WRWAIT_MINUS_DISABLE                                         \
N                                0x00000000
X#define EPI_HB16_WRWAIT_MINUS_DISABLE                                                                         0x00000000
N#define EPI_HB16_WRWAIT_MINUS_ENABLE                                          \
N                                0x00000008
X#define EPI_HB16_WRWAIT_MINUS_ENABLE                                                                          0x00000008
N#define EPI_HB16_RDWAIT_MINUS_DISABLE                                         \
N                                0x00000000
X#define EPI_HB16_RDWAIT_MINUS_DISABLE                                                                         0x00000000
N#define EPI_HB16_RDWAIT_MINUS_ENABLE                                          \
N                                0x00000001
X#define EPI_HB16_RDWAIT_MINUS_ENABLE                                                                          0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIAddressMapSet().
N//
N//*****************************************************************************
N#define EPI_ADDR_PER_SIZE_256B  0x00000000
N#define EPI_ADDR_PER_SIZE_64KB  0x00000040
N#define EPI_ADDR_PER_SIZE_16MB  0x00000080
N#define EPI_ADDR_PER_SIZE_256MB 0x000000C0
N#define EPI_ADDR_PER_BASE_NONE  0x00000000
N#define EPI_ADDR_PER_BASE_A     0x00000010
N#define EPI_ADDR_PER_BASE_C     0x00000020
N#define EPI_ADDR_RAM_SIZE_256B  0x00000000
N#define EPI_ADDR_RAM_SIZE_64KB  0x00000004
N#define EPI_ADDR_RAM_SIZE_16MB  0x00000008
N#define EPI_ADDR_RAM_SIZE_256MB 0x0000000C
N#define EPI_ADDR_RAM_BASE_NONE  0x00000000
N#define EPI_ADDR_RAM_BASE_6     0x00000001
N#define EPI_ADDR_RAM_BASE_8     0x00000002
N#define EPI_ADDR_QUAD_MODE      0x00000033
N#define EPI_ADDR_CODE_SIZE_256B 0x00000000
N#define EPI_ADDR_CODE_SIZE_64KB 0x00000400
N#define EPI_ADDR_CODE_SIZE_16MB 0x00000800
N#define EPI_ADDR_CODE_SIZE_256MB                                              \
N                                0x00000C00
X#define EPI_ADDR_CODE_SIZE_256MB                                                                              0x00000C00
N#define EPI_ADDR_CODE_BASE_NONE 0x00000000
N#define EPI_ADDR_CODE_BASE_1    0x00000100
N
N//*****************************************************************************
N//
N// Values that can be passed to EPINonBlockingReadConfigure()
N//
N//*****************************************************************************
N#define EPI_NBCONFIG_SIZE_8     1
N#define EPI_NBCONFIG_SIZE_16    2
N#define EPI_NBCONFIG_SIZE_32    3
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIFIFOConfig()
N//
N//*****************************************************************************
N#define EPI_FIFO_CONFIG_WTFULLERR                                             \
N                                0x00020000
X#define EPI_FIFO_CONFIG_WTFULLERR                                                                             0x00020000
N#define EPI_FIFO_CONFIG_RSTALLERR                                             \
N                                0x00010000
X#define EPI_FIFO_CONFIG_RSTALLERR                                                                             0x00010000
N#define EPI_FIFO_CONFIG_TX_EMPTY                                              \
N                                0x00000000
X#define EPI_FIFO_CONFIG_TX_EMPTY                                                                              0x00000000
N#define EPI_FIFO_CONFIG_TX_1_4  0x00000020
N#define EPI_FIFO_CONFIG_TX_1_2  0x00000030
N#define EPI_FIFO_CONFIG_TX_3_4  0x00000040
N#define EPI_FIFO_CONFIG_RX_1_8  0x00000001
N#define EPI_FIFO_CONFIG_RX_1_4  0x00000002
N#define EPI_FIFO_CONFIG_RX_1_2  0x00000003
N#define EPI_FIFO_CONFIG_RX_3_4  0x00000004
N#define EPI_FIFO_CONFIG_RX_7_8  0x00000005
N#define EPI_FIFO_CONFIG_RX_FULL 0x00000006
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIIntEnable(), EPIIntDisable(), or returned
N// as flags from EPIIntStatus()
N//
N//*****************************************************************************
N#define EPI_INT_DMA_TX_DONE     0x00000010
N#define EPI_INT_DMA_RX_DONE     0x00000008
N#define EPI_INT_TXREQ           0x00000004
N#define EPI_INT_RXREQ           0x00000002
N#define EPI_INT_ERR             0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to EPIIntErrorClear(), or returned as flags from
N// EPIIntErrorStatus()
N//
N//*****************************************************************************
N#define EPI_INT_ERR_DMAWRIC     0x00000010
N#define EPI_INT_ERR_DMARDIC     0x00000008
N#define EPI_INT_ERR_WTFULL      0x00000004
N#define EPI_INT_ERR_RSTALL      0x00000002
N#define EPI_INT_ERR_TIMEOUT     0x00000001
N
N#ifdef rvmdk
N//*****************************************************************************
N//
N// Keil case.
N//
N//*****************************************************************************
Ninline void
NEPIWorkaroundWordWrite(uint32_t *pui32Addr, uint32_t ui32Value)
N{
N  uint32_t ui32Scratch;
N
N    __asm
N    {
N        //
N        // Add a NOP to ensure we dont have a flash read immediately before
N        // the EPI read.
N        //
N        NOP
N
N        //
N        // Perform the write we're actually interested in.
N        //
N        STR ui32Value, [pui32Addr]
N
N        //
N        // Read from SRAM to ensure that we don't have an EPI write followed by
N        // a flash read.
N        //
N        LDR ui32Scratch, [__current_sp()]
N    }
N}
N
Ninline uint32_t
NEPIWorkaroundWordRead(uint32_t *pui32Addr)
N{
N  uint32_t ui32Value, ui32Scratch;
N
N    __asm
N    {
N        //
N        // Add a NOP to ensure we dont have a flash read immediately before
N        // the EPI read.
N        //
N        NOP
N
N        //
N        // Perform the read we're actually interested in.
N        //
N        LDR ui32Value, [pui32Addr]
N
N        //
N        // Read from SRAM to ensure that we don't have an EPI read followed by
N        // a flash read.
N        //
N        LDR ui32Scratch, [__current_sp()]
N    }
N
N    return(ui32Value);
N}
N
Ninline void
NEPIWorkaroundHWordWrite(uint16_t *pui16Addr, uint16_t ui16Value)
N{
N    uint32_t ui32Scratch;
N
N    __asm
N    {
N        //
N        // Add a NOP to ensure we dont have a flash read immediately before
N        // the EPI read.
N        //
N        NOP
N
N        //
N        // Perform the write we're actually interested in.
N        //
N        STRH ui16Value, [pui16Addr]
N
N        //
N        // Read from SRAM to ensure that we don't have an EPI write followed by
N        // a flash read.
N        //
N        LDR ui32Scratch, [__current_sp()]
N    }
N}
N
Ninline uint16_t
NEPIWorkaroundHWordRead(uint16_t *pui16Addr)
N{
N    uint32_t ui32Scratch;
N    uint16_t ui16Value;
N
N    __asm
N    {
N        //
N        // Add a NOP to ensure we dont have a flash read immediately before
N        // the EPI read.
N        //
N        NOP
N
N        //
N        // Perform the read we're actually interested in.
N        //
N        LDRH ui16Value, [pui16Addr]
N
N        //
N        // Read from SRAM to ensure that we don't have an EPI read followed by
N        // a flash read.
N        //
N        LDR ui32Scratch, [__current_sp()]
N    }
N
N    return(ui16Value);
N}
N
Ninline void
NEPIWorkaroundByteWrite(uint8_t *pui8Addr, uint8_t ui8Value)
N{
N  uint32_t ui32Scratch;
N
N    __asm
N    {
N        //
N        // Add a NOP to ensure we dont have a flash read immediately before
N        // the EPI read.
N        //
N        NOP
N
N        //
N        // Perform the write we're actually interested in.
N        //
N        STRB ui8Value, [pui8Addr]
N
N        //
N        // Read from SRAM to ensure that we don't have an EPI write followed by
N        // a flash read.
N        //
N        LDR ui32Scratch, [__current_sp()]
N    }
N}
N
Ninline uint8_t
NEPIWorkaroundByteRead(uint8_t *pui8Addr)
N{
N    uint32_t ui32Scratch;
N    uint8_t ui8Value;
N
N    __asm
N    {
N        //
N        // Add a NOP to ensure we dont have a flash read immediately before
N        // the EPI read.
N        //
N        NOP
N
N        //
N        // Perform the read we're actually interested in.
N        //
N        LDRB ui8Value, [pui8Addr]
N
N        //
N        // Read from SRAM to ensure that we don't have an EPI read followed by
N        // a flash read.
N        //
N        LDR ui32Scratch, [__current_sp()]
N    }
N
N    return(ui8Value);
N}
N#endif
N
N#ifdef ccs
S//*****************************************************************************
S//
S// Code Composer Studio versions of these functions can be found in separate
S// source file epi_workaround_ccs.s.
S//
S//*****************************************************************************
Sextern void EPIWorkaroundWordWrite(uint32_t *pui32Addr, uint32_t ui32Value);
Sextern uint32_t EPIWorkaroundWordRead(uint32_t *pui32Addr);
Sextern void EPIWorkaroundHWordWrite(uint16_t *pui16Addr, uint16_t ui16Value);
Sextern uint16_t EPIWorkaroundHWordRead(uint16_t *pui16Addr);
Sextern void EPIWorkaroundByteWrite(uint8_t *pui8Addr, uint8_t ui8Value);
Sextern uint8_t EPIWorkaroundByteRead(uint8_t *pui8Addr);
S
N#endif
N
N#if (defined gcc) || (defined ewarm) || (defined sourcerygxx) || \
N    (defined codered)
X#if (0L) || (0L) || (0L) ||     (0L)
S//*****************************************************************************
S//
S// GCC-based toolchain and IAR case.
S//
S//*****************************************************************************
Sinline void
SEPIWorkaroundWordWrite(uint32_t *pui32Addr, uint32_t ui32Value)
S{
S    volatile register uint32_t ui32Scratch;
S
S    __asm volatile (
S        //
S        // Add a NOP to ensure we dont have a flash read immediately before
S        // the EPI read.
S        //
S        "    NOP\n"
S        "    STR %[value],[%[addr]]\n"
S        "    LDR %[scratch],[sp]\n"
S         :  [scratch] "=r" (ui32Scratch)
S         :  [addr] "r" (pui32Addr), [value] "r" (ui32Value)
S     );
S
S    //
S    // Keep the compiler from generating a warning.
S    //
S    ui32Scratch = ui32Scratch;
S}
S
Sinline uint32_t
SEPIWorkaroundWordRead(uint32_t *pui32Addr)
S{
S    volatile register uint32_t ui32Data, ui32Scratch;
S
S    //
S    // ui32Scratch is not used other than to add a padding read following the
S    // "real" read.
S    //
S
S    __asm volatile(
S        //
S        // Add a NOP to ensure we dont have a flash read immediately before
S        // the EPI read.
S        //
S        "    NOP\n"
S        "    LDR %[ret],[%[addr]]\n"
S        "    LDR %[scratch],[sp]\n"
S         : [ret] "=r" (ui32Data),
S           [scratch] "=r" (ui32Scratch)
S         : [addr] "r" (pui32Addr)
S    );
S
S
S    //
S    // Keep the compiler from generating a warning.
S    //
S    ui32Scratch = ui32Scratch;
S
S    return(ui32Data);
S}
S
Sinline void
SEPIWorkaroundHWordWrite(uint16_t *pui16Addr, uint16_t ui16Value)
S{
S    volatile register uint32_t ui32Scratch;
S
S    __asm volatile (
S        //
S        // Add a NOP to ensure we dont have a flash read immediately before
S        // the EPI read.
S        //
S        "    NOP\n"
S        "    STRH %[value],[%[addr]]\n"
S        "    LDR %[scratch],[sp]\n"
S         :  [scratch] "=r" (ui32Scratch)
S         :  [addr] "r" (pui16Addr), [value] "r" (ui16Value)
S     );
S
S
S    //
S    // Keep the compiler from generating a warning.
S    //
S    ui32Scratch = ui32Scratch;
S}
S
Sinline uint16_t
SEPIWorkaroundHWordRead(uint16_t *pui16Addr)
S{
S    register uint16_t ui16Data;
S    register uint32_t ui32Scratch;
S
S    //
S    // ui32Scratch is not used other than to add a padding read following the
S    // "real" read.
S    //
S
S    __asm volatile(
S        //
S        // Add a NOP to ensure we dont have a flash read immediately before
S        // the EPI read.
S        //
S        "    NOP\n"
S        "    LDRH %[ret],[%[addr]]\n"
S        "    LDR %[scratch],[sp]\n"
S         : [ret] "=r" (ui16Data),
S           [scratch] "=r" (ui32Scratch)
S         : [addr] "r" (pui16Addr)
S    );
S
S    //
S    // Keep the compiler from generating a warning.
S    //
S    ui32Scratch = ui32Scratch;
S
S    return(ui16Data);
S}
S
Sinline void
SEPIWorkaroundByteWrite(uint8_t *pui8Addr, uint8_t ui8Value)
S{
S    volatile register uint32_t ui32Scratch;
S
S    __asm volatile (
S        //
S        // Add a NOP to ensure we dont have a flash read immediately before
S        // the EPI read.
S        //
S        "    NOP\n"
S        "    STRB %[value],[%[addr]]\n"
S        "    LDR %[scratch],[sp]\n"
S         :  [scratch] "=r" (ui32Scratch)
S         :  [addr] "r" (pui8Addr), [value] "r" (ui8Value)
S     );
S
S    //
S    // Keep the compiler from generating a warning.
S    //
S    ui32Scratch = ui32Scratch;
S}
S
Sinline uint8_t
SEPIWorkaroundByteRead(uint8_t *pui8Addr)
S{
S    register uint8_t ui8Data;
S    register uint32_t ui32Scratch;
S
S    //
S    // ui32Scratch is not used other than to add a padding read following the
S    // "real" read.
S    //
S
S    __asm volatile(
S        //
S        // Add a NOP to ensure we dont have a flash read immediately before
S        // the EPI read.
S        //
S        "    NOP\n"
S        "    LDRB %[ret],[%[addr]]\n"
S        "    LDR %[scratch],[sp]\n"
S         : [ret] "=r" (ui8Data),
S           [scratch] "=r" (ui32Scratch)
S         : [addr] "r" (pui8Addr)
S    );
S
S    //
S    // Keep the compiler from generating a warning.
S    //
S    ui32Scratch = ui32Scratch;
S
S    return(ui8Data);
S}
N#endif
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void EPIModeSet(uint32_t ui32Base, uint32_t ui32Mode);
Nextern void EPIDividerSet(uint32_t ui32Base, uint32_t ui32Divider);
Nextern void EPIDividerCSSet(uint32_t ui32Base, uint32_t ui32CS,
N                            uint32_t ui32Divider);
Nextern void EPIDMATxCount(uint32_t ui32Base, uint32_t ui32Count);
Nextern void EPIConfigGPModeSet(uint32_t ui32Base, uint32_t ui32Config,
N                               uint32_t ui32FrameCount, uint32_t ui32MaxWait);
Nextern void EPIConfigHB8Set(uint32_t ui32Base, uint32_t ui32Config,
N                            uint32_t ui32MaxWait);
Nextern void EPIConfigHB16Set(uint32_t ui32Base, uint32_t ui32Config,
N                             uint32_t ui32MaxWait);
Nextern void EPIConfigHB8CSSet(uint32_t ui32Base, uint32_t ui32CS,
N                               uint32_t ui32Config);
Nextern void EPIConfigHB16CSSet(uint32_t ui32Base, uint32_t ui32CS,
N                                uint32_t ui32Config);
Nextern void EPIConfigHB8TimingSet(uint32_t ui32Base, uint32_t ui32CS,
N                                  uint32_t ui32Config);
Nextern void EPIConfigHB16TimingSet(uint32_t ui32Base, uint32_t ui32CS,
N                                   uint32_t ui32Config);
Nextern void EPIPSRAMConfigRegSet(uint32_t ui32Base, uint32_t ui32CS,
N                                 uint32_t ui32CR);
Nextern void EPIPSRAMConfigRegRead(uint32_t ui32Base, uint32_t ui32CS);
Nextern bool EPIPSRAMConfigRegGetNonBlocking(uint32_t ui32Base,
Xextern _Bool EPIPSRAMConfigRegGetNonBlocking(uint32_t ui32Base,
N                                                uint32_t ui32CS,
N                                                uint32_t *pui32CR);
Nextern uint32_t EPIPSRAMConfigRegGet(uint32_t ui32Base, uint32_t ui32CS);
Nextern void EPIConfigSDRAMSet(uint32_t ui32Base, uint32_t ui32Config,
N                              uint32_t ui32Refresh);
Nextern void EPIAddressMapSet(uint32_t ui32Base, uint32_t ui32Map);
Nextern void EPINonBlockingReadConfigure(uint32_t ui32Base,
N                                        uint32_t ui32Channel,
N                                        uint32_t ui32DataSize,
N                                        uint32_t ui32Address);
Nextern void EPINonBlockingReadStart(uint32_t ui32Base,
N                                    uint32_t ui32Channel,
N                                    uint32_t ui32Count);
Nextern void EPINonBlockingReadStop(uint32_t ui32Base,
N                                   uint32_t ui32Channel);
Nextern uint32_t EPINonBlockingReadCount(uint32_t ui32Base,
N                                        uint32_t ui32Channel);
Nextern uint32_t EPINonBlockingReadAvail(uint32_t ui32Base);
Nextern uint32_t EPINonBlockingReadGet32(uint32_t ui32Base,
N                                        uint32_t ui32Count,
N                                        uint32_t *pui32Buf);
Nextern uint32_t EPINonBlockingReadGet16(uint32_t ui32Base,
N                                        uint32_t ui32Count,
N                                        uint16_t *pui16Buf);
Nextern uint32_t EPINonBlockingReadGet8(uint32_t ui32Base,
N                                       uint32_t ui32Count,
N                                       uint8_t *pui8Buf);
Nextern void EPIFIFOConfig(uint32_t ui32Base, uint32_t ui32Config);
Nextern uint32_t EPIWriteFIFOCountGet(uint32_t ui32Base);
Nextern void EPIIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void EPIIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t EPIIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t EPIIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern uint32_t EPIIntErrorStatus(uint32_t ui32Base);
Nextern void EPIIntErrorClear(uint32_t ui32Base, uint32_t ui32ErrFlags);
Nextern void EPIIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void EPIIntUnregister(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_EPI_H__
L 16 "GPIO_init.h" 2
N#include "driverlib/flash.h"
L 1 "driverlib/flash.h" 1
N//*****************************************************************************
N//
N// flash.h - Prototypes for the flash driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_FLASH_H__
N#define __DRIVERLIB_FLASH_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to FlashProtectSet(), and returned by
N// FlashProtectGet().
N//
N//*****************************************************************************
Ntypedef enum
N{
N    FlashReadWrite,                         // Flash can be read and written
N    FlashReadOnly,                          // Flash can only be read
N    FlashExecuteOnly                        // Flash can only be executed
N}
NtFlashProtection;
N
N//*****************************************************************************
N//
N// Values passed to FlashIntEnable(), FlashIntDisable() and FlashIntClear() and
N// returned from FlashIntStatus().
N//
N//*****************************************************************************
N#define FLASH_INT_PROGRAM     0x00000002 // Programming Interrupt Mask
N#define FLASH_INT_ACCESS      0x00000001 // Access Interrupt Mask
N#define FLASH_INT_EEPROM      0x00000004 // EEPROM Interrupt Mask
N#define FLASH_INT_VOLTAGE_ERR 0x00000200 // Voltage Error Interrupt Mask
N#define FLASH_INT_DATA_ERR    0x00000400 // Invalid Data Interrupt Mask
N#define FLASH_INT_ERASE_ERR   0x00000800 // Erase Error Interrupt Mask
N#define FLASH_INT_PROGRAM_ERR 0x00002000 // Program Verify Error Interrupt Mask
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern int32_t FlashErase(uint32_t ui32Address);
Nextern int32_t FlashProgram(uint32_t *pui32Data, uint32_t ui32Address,
N                            uint32_t ui32Count);
Nextern tFlashProtection FlashProtectGet(uint32_t ui32Address);
Nextern int32_t FlashProtectSet(uint32_t ui32Address,
N                               tFlashProtection eProtect);
Nextern int32_t FlashProtectSave(void);
Nextern int32_t FlashUserGet(uint32_t *pui32User0, uint32_t *pui32User1);
Nextern int32_t FlashUserSet(uint32_t ui32User0, uint32_t ui32User1);
Nextern int32_t FlashAllUserRegisterGet(uint32_t *pui32User0,
N                                       uint32_t *pui32User1,
N                                       uint32_t *pui32User2,
N                                       uint32_t *pui32User3);
Nextern int32_t FlashAllUserRegisterSet(uint32_t ui32User0,
N                                       uint32_t ui32User1,
N                                       uint32_t ui32User2,
N                                       uint32_t ui32User3);
Nextern int32_t FlashUserSave(void);
Nextern int32_t FlashAllUserRegisterSave(void);
Nextern void FlashIntRegister(void (*pfnHandler)(void));
Nextern void FlashIntUnregister(void);
Nextern void FlashIntEnable(uint32_t ui32IntFlags);
Nextern void FlashIntDisable(uint32_t ui32IntFlags);
Nextern uint32_t FlashIntStatus(bool bMasked);
Xextern uint32_t FlashIntStatus(_Bool bMasked);
Nextern void FlashIntClear(uint32_t ui32IntFlags);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_FLASH_H__
L 17 "GPIO_init.h" 2
N#include "driverlib/fpu.h"
L 1 "driverlib/fpu.h" 1
N//*****************************************************************************
N//
N// fpu.h - Prototypes for the floatint point manipulation routines.
N//
N// Copyright (c) 2011-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_FPU_H__
N#define __DRIVERLIB_FPU_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to FPUHalfPrecisionSet as the ui32Mode parameter.
N//
N//*****************************************************************************
N#define FPU_HALF_IEEE           0x00000000
N#define FPU_HALF_ALTERNATE      0x04000000
N
N//*****************************************************************************
N//
N// Values that can be passed to FPUNaNModeSet as the ui32Mode parameter.
N//
N//*****************************************************************************
N#define FPU_NAN_PROPAGATE       0x00000000
N#define FPU_NAN_DEFAULT         0x02000000
N
N//*****************************************************************************
N//
N// Values that can be passed to FPUFlushToZeroModeSet as the ui32Mode
N// parameter.
N//
N//*****************************************************************************
N#define FPU_FLUSH_TO_ZERO_DIS   0x00000000
N#define FPU_FLUSH_TO_ZERO_EN    0x01000000
N
N//*****************************************************************************
N//
N// Values that can be passed to FPURoundingModeSet as the ui32Mode parameter.
N//
N//*****************************************************************************
N#define FPU_ROUND_NEAREST       0x00000000
N#define FPU_ROUND_POS_INF       0x00400000
N#define FPU_ROUND_NEG_INF       0x00800000
N#define FPU_ROUND_ZERO          0x00c00000
N
N//*****************************************************************************
N//
N// Prototypes.
N//
N//*****************************************************************************
Nextern void FPUEnable(void);
Nextern void FPUDisable(void);
Nextern void FPUStackingEnable(void);
Nextern void FPULazyStackingEnable(void);
Nextern void FPUStackingDisable(void);
Nextern void FPUHalfPrecisionModeSet(uint32_t ui32Mode);
Nextern void FPUNaNModeSet(uint32_t ui32Mode);
Nextern void FPUFlushToZeroModeSet(uint32_t ui32Mode);
Nextern void FPURoundingModeSet(uint32_t ui32Mode);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_FPU_H__
L 18 "GPIO_init.h" 2
N#include "driverlib/gpio.h"
L 1 "driverlib/gpio.h" 1
N//*****************************************************************************
N//
N// gpio.h - Defines and Macros for GPIO API.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_GPIO_H__
N#define __DRIVERLIB_GPIO_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following values define the bit field for the ui8Pins argument to
N// several of the APIs.
N//
N//*****************************************************************************
N#define GPIO_PIN_0              0x00000001  // GPIO pin 0
N#define GPIO_PIN_1              0x00000002  // GPIO pin 1
N#define GPIO_PIN_2              0x00000004  // GPIO pin 2
N#define GPIO_PIN_3              0x00000008  // GPIO pin 3
N#define GPIO_PIN_4              0x00000010  // GPIO pin 4
N#define GPIO_PIN_5              0x00000020  // GPIO pin 5
N#define GPIO_PIN_6              0x00000040  // GPIO pin 6
N#define GPIO_PIN_7              0x00000080  // GPIO pin 7
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIODirModeSet as the ui32PinIO parameter, and
N// returned from GPIODirModeGet.
N//
N//*****************************************************************************
N#define GPIO_DIR_MODE_IN        0x00000000  // Pin is a GPIO input
N#define GPIO_DIR_MODE_OUT       0x00000001  // Pin is a GPIO output
N#define GPIO_DIR_MODE_HW        0x00000002  // Pin is a peripheral function
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOIntTypeSet as the ui32IntType parameter,
N// and returned from GPIOIntTypeGet.
N//
N//*****************************************************************************
N#define GPIO_FALLING_EDGE       0x00000000  // Interrupt on falling edge
N#define GPIO_RISING_EDGE        0x00000004  // Interrupt on rising edge
N#define GPIO_BOTH_EDGES         0x00000001  // Interrupt on both edges
N#define GPIO_LOW_LEVEL          0x00000002  // Interrupt on low level
N#define GPIO_HIGH_LEVEL         0x00000006  // Interrupt on high level
N#define GPIO_DISCRETE_INT       0x00010000  // Interrupt for individual pins
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOPadConfigSet as the ui32Strength parameter,
N// and returned by GPIOPadConfigGet in the *pui32Strength parameter.
N//
N//*****************************************************************************
N#define GPIO_STRENGTH_2MA       0x00000001  // 2mA drive strength
N#define GPIO_STRENGTH_4MA       0x00000002  // 4mA drive strength
N#define GPIO_STRENGTH_6MA       0x00000065  // 6mA drive strength
N#define GPIO_STRENGTH_8MA       0x00000066  // 8mA drive strength
N#define GPIO_STRENGTH_8MA_SC    0x0000006E  // 8mA drive with slew rate control
N#define GPIO_STRENGTH_10MA      0x00000075  // 10mA drive strength
N#define GPIO_STRENGTH_12MA      0x00000077  // 12mA drive strength
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOPadConfigSet as the ui32PadType parameter,
N// and returned by GPIOPadConfigGet in the *pui32PadType parameter.
N//
N//*****************************************************************************
N#define GPIO_PIN_TYPE_STD       0x00000008  // Push-pull
N#define GPIO_PIN_TYPE_STD_WPU   0x0000000A  // Push-pull with weak pull-up
N#define GPIO_PIN_TYPE_STD_WPD   0x0000000C  // Push-pull with weak pull-down
N#define GPIO_PIN_TYPE_OD        0x00000009  // Open-drain
N#define GPIO_PIN_TYPE_ANALOG    0x00000000  // Analog comparator
N#define GPIO_PIN_TYPE_WAKE_HIGH 0x00000208  // Hibernate wake, high
N#define GPIO_PIN_TYPE_WAKE_LOW  0x00000108  // Hibernate wake, low
N
N//*****************************************************************************
N//
N// Values that can be passed to GPIOIntEnable() and GPIOIntDisable() functions
N// in the ui32IntFlags parameter.
N//
N//*****************************************************************************
N#define GPIO_INT_PIN_0          0x00000001
N#define GPIO_INT_PIN_1          0x00000002
N#define GPIO_INT_PIN_2          0x00000004
N#define GPIO_INT_PIN_3          0x00000008
N#define GPIO_INT_PIN_4          0x00000010
N#define GPIO_INT_PIN_5          0x00000020
N#define GPIO_INT_PIN_6          0x00000040
N#define GPIO_INT_PIN_7          0x00000080
N#define GPIO_INT_DMA            0x00000100
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void GPIODirModeSet(uint32_t ui32Port, uint8_t ui8Pins,
N                           uint32_t ui32PinIO);
Nextern uint32_t GPIODirModeGet(uint32_t ui32Port, uint8_t ui8Pin);
Nextern void GPIOIntTypeSet(uint32_t ui32Port, uint8_t ui8Pins,
N                           uint32_t ui32IntType);
Nextern uint32_t GPIOIntTypeGet(uint32_t ui32Port, uint8_t ui8Pin);
Nextern void GPIOPadConfigSet(uint32_t ui32Port, uint8_t ui8Pins,
N                             uint32_t ui32Strength, uint32_t ui32PadType);
Nextern void GPIOPadConfigGet(uint32_t ui32Port, uint8_t ui8Pin,
N                             uint32_t *pui32Strength, uint32_t *pui32PadType);
Nextern void GPIOIntEnable(uint32_t ui32Port, uint32_t ui32IntFlags);
Nextern void GPIOIntDisable(uint32_t ui32Port, uint32_t ui32IntFlags);
Nextern uint32_t GPIOIntStatus(uint32_t ui32Port, bool bMasked);
Xextern uint32_t GPIOIntStatus(uint32_t ui32Port, _Bool bMasked);
Nextern void GPIOIntClear(uint32_t ui32Port, uint32_t ui32IntFlags);
Nextern void GPIOIntRegister(uint32_t ui32Port, void (*pfnIntHandler)(void));
Nextern void GPIOIntUnregister(uint32_t ui32Port);
Nextern void GPIOIntRegisterPin(uint32_t ui32Port, uint32_t ui32Pin,
N                               void (*pfnIntHandler)(void));
Nextern void GPIOIntUnregisterPin(uint32_t ui32Port, uint32_t ui32Pin);
Nextern int32_t GPIOPinRead(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinWrite(uint32_t ui32Port, uint8_t ui8Pins, uint8_t ui8Val);
Nextern void GPIOPinConfigure(uint32_t ui32PinConfig);
Nextern void GPIOPinTypeADC(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeCAN(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeComparator(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeComparatorOutput(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeDIVSCLK(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeEPI(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeEthernetLED(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeEthernetMII(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeGPIOInput(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeGPIOOutput(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeGPIOOutputOD(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeHibernateRTCCLK(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeI2C(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeI2CSCL(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeLCD(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeOneWire(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypePWM(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeQEI(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeSSI(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeTimer(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeTrace(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeUART(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeUSBAnalog(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeUSBDigital(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeWakeHigh(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOPinTypeWakeLow(uint32_t ui32Port, uint8_t ui8Pins);
Nextern uint32_t GPIOPinWakeStatus(uint32_t ui32Port);
Nextern void GPIODMATriggerEnable(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIODMATriggerDisable(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOADCTriggerEnable(uint32_t ui32Port, uint8_t ui8Pins);
Nextern void GPIOADCTriggerDisable(uint32_t ui32Port, uint8_t ui8Pins);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_GPIO_H__
L 19 "GPIO_init.h" 2
N#include "driverlib/hibernate.h"
L 1 "driverlib/hibernate.h" 1
N//*****************************************************************************
N//
N// hibernate.h - API definition for the Hibernation module.
N//
N// Copyright (c) 2007-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_HIBERNATE_H__
N#define __DRIVERLIB_HIBERNATE_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Macros need to configure wake events for HibernateWakeSet()
N//
N//*****************************************************************************
N#define HIBERNATE_WAKE_PIN      0x00000010
N#define HIBERNATE_WAKE_RTC      0x00000008
N#define HIBERNATE_WAKE_LOW_BAT  0x00000200
N#define HIBERNATE_WAKE_GPIO     0x00000010
N#define HIBERNATE_WAKE_RESET    0x00100010
N#define HIBERNATE_WAKE_TAMPER   0x08000010
N
N//*****************************************************************************
N//
N// Macros needed to configure low battery detect for HibernateLowBatSet()
N//
N//*****************************************************************************
N#define HIBERNATE_LOW_BAT_DETECT                                              \
N                                0x00000020
X#define HIBERNATE_LOW_BAT_DETECT                                                                              0x00000020
N#define HIBERNATE_LOW_BAT_ABORT 0x000000A0
N#define HIBERNATE_LOW_BAT_1_9V  0x00000000
N#define HIBERNATE_LOW_BAT_2_1V  0x00002000
N#define HIBERNATE_LOW_BAT_2_3V  0x00004000
N#define HIBERNATE_LOW_BAT_2_5V  0x00006000
N
N//*****************************************************************************
N//
N// Macros defining interrupt source bits for the interrupt functions.
N//
N//*****************************************************************************
N#define HIBERNATE_INT_VDDFAIL   0x00000080
N#define HIBERNATE_INT_RESET_WAKE                                              \
N                                0x00000040
X#define HIBERNATE_INT_RESET_WAKE                                                                              0x00000040
N#define HIBERNATE_INT_GPIO_WAKE 0x00000020
N#define HIBERNATE_INT_WR_COMPLETE                                             \
N                                0x00000010
X#define HIBERNATE_INT_WR_COMPLETE                                                                             0x00000010
N#define HIBERNATE_INT_PIN_WAKE  0x00000008
N#define HIBERNATE_INT_LOW_BAT   0x00000004
N#define HIBERNATE_INT_RTC_MATCH_0                                             \
N                                0x00000001
X#define HIBERNATE_INT_RTC_MATCH_0                                                                             0x00000001
N
N//*****************************************************************************
N//
N// Macros defining oscillator configuration options for the
N// HibernateClockConfig() function.
N//
N//*****************************************************************************
N#define HIBERNATE_OSC_LFIOSC    0x00080000
N#define HIBERNATE_OSC_LOWDRIVE  0x00000000
N#define HIBERNATE_OSC_HIGHDRIVE 0x00020000
N#define HIBERNATE_OSC_DISABLE   0x00010000
N#define HIBERNATE_OUT_WRSTALL   0x20000000
N#define HIBERNATE_OUT_SYSCLK    0x00000001
N#define HIBERNATE_OUT_ALT1CLK   0x00000002
N
N//*****************************************************************************
N//
N// The following defines are used with the HibernateCounterMode() API.
N//
N//*****************************************************************************
N#define HIBERNATE_COUNTER_RTC   0x00000000
N#define HIBERNATE_COUNTER_12HR  0x00000001
N#define HIBERNATE_COUNTER_24HR  0x00000005
N
N//*****************************************************************************
N//
N// Tamper event configuration options used with HibernateTamperEventsConfig().
N//
N//*****************************************************************************
N#define HIBERNATE_TAMPER_EVENTS_NO_HIB_WAKE                                   \
N                                0x00000000
X#define HIBERNATE_TAMPER_EVENTS_NO_HIB_WAKE                                                                   0x00000000
N#define HIBERNATE_TAMPER_EVENTS_HIB_WAKE                                      \
N                                0x00000800
X#define HIBERNATE_TAMPER_EVENTS_HIB_WAKE                                                                      0x00000800
N#define HIBERNATE_TAMPER_EVENTS_NO_ERASE_HIB_MEM                              \
N                                0x00000000
X#define HIBERNATE_TAMPER_EVENTS_NO_ERASE_HIB_MEM                                                              0x00000000
N#define HIBERNATE_TAMPER_EVENTS_ERASE_LOW_HIB_MEM                             \
N                                0x00000100
X#define HIBERNATE_TAMPER_EVENTS_ERASE_LOW_HIB_MEM                                                             0x00000100
N#define HIBERNATE_TAMPER_EVENTS_ERASE_HIGH_HIB_MEM                            \
N                                0x00000200
X#define HIBERNATE_TAMPER_EVENTS_ERASE_HIGH_HIB_MEM                                                            0x00000200
N#define HIBERNATE_TAMPER_EVENTS_ERASE_ALL_HIB_MEM                             \
N                                0x00000300
X#define HIBERNATE_TAMPER_EVENTS_ERASE_ALL_HIB_MEM                                                             0x00000300
N
N//*****************************************************************************
N//
N// Status flags returned by the HibernateTamperStatus() function.
N//
N//*****************************************************************************
N#define HIBERNATE_TAMPER_STATUS_INACTIVE                                      \
N                                0x00000010
X#define HIBERNATE_TAMPER_STATUS_INACTIVE                                                                      0x00000010
N#define HIBERNATE_TAMPER_STATUS_ACTIVE                                        \
N                                0x00000020
X#define HIBERNATE_TAMPER_STATUS_ACTIVE                                                                        0x00000020
N#define HIBERNATE_TAMPER_STATUS_EVENT                                         \
N                                0x00000040
X#define HIBERNATE_TAMPER_STATUS_EVENT                                                                         0x00000040
N#define HIBERNATE_TAMPER_STATUS_EXT_OSC_ACTIVE                                \
N                                0x00000008
X#define HIBERNATE_TAMPER_STATUS_EXT_OSC_ACTIVE                                                                0x00000008
N#define HIBERNATE_TAMPER_STATUS_EXT_OSC_INACTIVE                              \
N                                0x00000002
X#define HIBERNATE_TAMPER_STATUS_EXT_OSC_INACTIVE                                                              0x00000002
N#define HIBERNATE_TAMPER_STATUS_EXT_OSC_VALID                                 \
N                                0x00000004
X#define HIBERNATE_TAMPER_STATUS_EXT_OSC_VALID                                                                 0x00000004
N#define HIBERNATE_TAMPER_STATUS_EXT_OSC_FAILED                                \
N                                0x00000001
X#define HIBERNATE_TAMPER_STATUS_EXT_OSC_FAILED                                                                0x00000001
N
N//*****************************************************************************
N//
N// Configuration options used with HibernateTamperIOEnable().
N//
N//*****************************************************************************
N#define HIBERNATE_TAMPER_IO_TRIGGER_LOW                                       \
N                                0x00000000
X#define HIBERNATE_TAMPER_IO_TRIGGER_LOW                                                                       0x00000000
N#define HIBERNATE_TAMPER_IO_TRIGGER_HIGH                                      \
N                                0x00000002
X#define HIBERNATE_TAMPER_IO_TRIGGER_HIGH                                                                      0x00000002
N#define HIBERNATE_TAMPER_IO_WPU_DISABLED                                      \
N                                0x00000000
X#define HIBERNATE_TAMPER_IO_WPU_DISABLED                                                                      0x00000000
N#define HIBERNATE_TAMPER_IO_WPU_ENABLED                                       \
N                                0x00000004
X#define HIBERNATE_TAMPER_IO_WPU_ENABLED                                                                       0x00000004
N#define HIBERNATE_TAMPER_IO_MATCH_SHORT                                       \
N                                0x00000000
X#define HIBERNATE_TAMPER_IO_MATCH_SHORT                                                                       0x00000000
N#define HIBERNATE_TAMPER_IO_MATCH_LONG                                        \
N                                0x00000008
X#define HIBERNATE_TAMPER_IO_MATCH_LONG                                                                        0x00000008
N
N//*****************************************************************************
N//
N// Tamper log event flags.
N//
N//*****************************************************************************
N#define HIBERNATE_TAMPER_EVENT_0                                              \
N                                0x00000001
X#define HIBERNATE_TAMPER_EVENT_0                                                                              0x00000001
N#define HIBERNATE_TAMPER_EVENT_1                                              \
N                                0x00000002
X#define HIBERNATE_TAMPER_EVENT_1                                                                              0x00000002
N#define HIBERNATE_TAMPER_EVENT_2                                              \
N                                0x00000004
X#define HIBERNATE_TAMPER_EVENT_2                                                                              0x00000004
N#define HIBERNATE_TAMPER_EVENT_3                                              \
N                                0x00000008
X#define HIBERNATE_TAMPER_EVENT_3                                                                              0x00000008
N#define HIBERNATE_TAMPER_EVENT_EXT_OSC                                        \
N                                0x00010000
X#define HIBERNATE_TAMPER_EVENT_EXT_OSC                                                                        0x00010000
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void HibernateGPIORetentionEnable(void);
Nextern void HibernateGPIORetentionDisable(void);
Nextern bool HibernateGPIORetentionGet(void);
Xextern _Bool HibernateGPIORetentionGet(void);
Nextern void HibernateEnableExpClk(uint32_t ui32HibClk);
Nextern void HibernateDisable(void);
Nextern void HibernateRTCEnable(void);
Nextern void HibernateRTCDisable(void);
Nextern void HibernateWakeSet(uint32_t ui32WakeFlags);
Nextern uint32_t HibernateWakeGet(void);
Nextern void HibernateLowBatSet(uint32_t ui32LowBatFlags);
Nextern uint32_t HibernateLowBatGet(void);
Nextern void HibernateRTCSet(uint32_t ui32RTCValue);
Nextern uint32_t HibernateRTCGet(void);
Nextern void HibernateRTCMatchSet(uint32_t ui32Match, uint32_t ui32Value);
Nextern uint32_t HibernateRTCMatchGet(uint32_t ui32Match);
Nextern void HibernateRTCTrimSet(uint32_t ui32Trim);
Nextern uint32_t HibernateRTCTrimGet(void);
Nextern void HibernateDataSet(uint32_t *pui32Data, uint32_t ui32Count);
Nextern void HibernateDataGet(uint32_t *pui32Data, uint32_t ui32Count);
Nextern void HibernateRequest(void);
Nextern void HibernateIntEnable(uint32_t ui32IntFlags);
Nextern void HibernateIntDisable(uint32_t ui32IntFlags);
Nextern void HibernateIntRegister(void (*pfnHandler)(void));
Nextern void HibernateIntUnregister(void);
Nextern uint32_t HibernateIntStatus(bool bMasked);
Xextern uint32_t HibernateIntStatus(_Bool bMasked);
Nextern void HibernateIntClear(uint32_t ui32IntFlags);
Nextern uint32_t HibernateIsActive(void);
Nextern void HibernateRTCSSMatchSet(uint32_t ui32Match, uint32_t ui32Value);
Nextern uint32_t HibernateRTCSSMatchGet(uint32_t ui32Match);
Nextern uint32_t HibernateRTCSSGet(void);
Nextern void HibernateClockConfig(uint32_t ui32Config);
Nextern void HibernateBatCheckStart(void);
Nextern uint32_t HibernateBatCheckDone(void);
Nextern void HibernateCounterMode(uint32_t ui32Config);
W "driverlib/hibernate.h" 229 41 declaration is not visible outside of function
Nextern void HibernateCalendarSet(struct tm *psTime);
W "driverlib/hibernate.h" 230 40 declaration is not visible outside of function
Nextern int HibernateCalendarGet(struct tm *psTime);
W "driverlib/hibernate.h" 231 66 declaration is not visible outside of function
Nextern void HibernateCalendarMatchSet(uint32_t ui32Index, struct tm *psTime);
W "driverlib/hibernate.h" 232 66 declaration is not visible outside of function
Nextern void HibernateCalendarMatchGet(uint32_t ui32Index, struct tm *psTime);
Nextern void HibernateTamperEnable(void);
Nextern void HibernateTamperEventsConfig(uint32_t ui32Config);
Nextern bool HibernateTamperEventsGet(uint32_t ui32Index, uint32_t *pui32RTC,
Xextern _Bool HibernateTamperEventsGet(uint32_t ui32Index, uint32_t *pui32RTC,
N                                       uint32_t *pui32Event);
Nextern void HibernateTamperEventsClear(void);
Nextern void HibernateTamperEventsClearNoLock(void);
Nextern void HibernateTamperUnLock(void);
Nextern void HibernateTamperLock(void);
Nextern void HibernateTamperDisable(void);
Nextern void HibernateTamperIOEnable(uint32_t ui32Input, uint32_t ui32Config);
Nextern void HibernateTamperIODisable(uint32_t ui32Input);
Nextern uint32_t HibernateTamperStatusGet(void);
Nextern void HibernateTamperExtOscRecover(void);
Nextern bool HibernateTamperExtOscValid(void);
Xextern _Bool HibernateTamperExtOscValid(void);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif  // __DRIVERLIB_HIBERNATE_H__
L 20 "GPIO_init.h" 2
N#include "driverlib/i2c.h"
L 1 "driverlib/i2c.h" 1
N//*****************************************************************************
N//
N// i2c.h - Prototypes for the I2C Driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_I2C_H__
N#define __DRIVERLIB_I2C_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Defines for the API.
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Interrupt defines.
N//
N//*****************************************************************************
N#define I2C_INT_MASTER          0x00000001
N#define I2C_INT_SLAVE           0x00000002
N
N//*****************************************************************************
N//
N// I2C Master commands.
N//
N//*****************************************************************************
N#define I2C_MASTER_CMD_SINGLE_SEND                                            \
N                                0x00000007
X#define I2C_MASTER_CMD_SINGLE_SEND                                                                            0x00000007
N#define I2C_MASTER_CMD_SINGLE_RECEIVE                                         \
N                                0x00000007
X#define I2C_MASTER_CMD_SINGLE_RECEIVE                                                                         0x00000007
N#define I2C_MASTER_CMD_BURST_SEND_START                                       \
N                                0x00000003
X#define I2C_MASTER_CMD_BURST_SEND_START                                                                       0x00000003
N#define I2C_MASTER_CMD_BURST_SEND_CONT                                        \
N                                0x00000001
X#define I2C_MASTER_CMD_BURST_SEND_CONT                                                                        0x00000001
N#define I2C_MASTER_CMD_BURST_SEND_FINISH                                      \
N                                0x00000005
X#define I2C_MASTER_CMD_BURST_SEND_FINISH                                                                      0x00000005
N#define I2C_MASTER_CMD_BURST_SEND_STOP                                        \
N                                0x00000004
X#define I2C_MASTER_CMD_BURST_SEND_STOP                                                                        0x00000004
N#define I2C_MASTER_CMD_BURST_SEND_ERROR_STOP                                  \
N                                0x00000004
X#define I2C_MASTER_CMD_BURST_SEND_ERROR_STOP                                                                  0x00000004
N#define I2C_MASTER_CMD_BURST_RECEIVE_START                                    \
N                                0x0000000b
X#define I2C_MASTER_CMD_BURST_RECEIVE_START                                                                    0x0000000b
N#define I2C_MASTER_CMD_BURST_RECEIVE_CONT                                     \
N                                0x00000009
X#define I2C_MASTER_CMD_BURST_RECEIVE_CONT                                                                     0x00000009
N#define I2C_MASTER_CMD_BURST_RECEIVE_FINISH                                   \
N                                0x00000005
X#define I2C_MASTER_CMD_BURST_RECEIVE_FINISH                                                                   0x00000005
N#define I2C_MASTER_CMD_BURST_RECEIVE_ERROR_STOP                               \
N                                0x00000004
X#define I2C_MASTER_CMD_BURST_RECEIVE_ERROR_STOP                                                               0x00000004
N#define I2C_MASTER_CMD_QUICK_COMMAND                                          \
N                                0x00000027
X#define I2C_MASTER_CMD_QUICK_COMMAND                                                                          0x00000027
N#define I2C_MASTER_CMD_HS_MASTER_CODE_SEND                                    \
N                                0x00000013
X#define I2C_MASTER_CMD_HS_MASTER_CODE_SEND                                                                    0x00000013
N#define I2C_MASTER_CMD_FIFO_SINGLE_SEND                                       \
N                                0x00000046
X#define I2C_MASTER_CMD_FIFO_SINGLE_SEND                                                                       0x00000046
N#define I2C_MASTER_CMD_FIFO_SINGLE_RECEIVE                                    \
N                                0x00000046
X#define I2C_MASTER_CMD_FIFO_SINGLE_RECEIVE                                                                    0x00000046
N#define I2C_MASTER_CMD_FIFO_BURST_SEND_START                                  \
N                                0x00000042
X#define I2C_MASTER_CMD_FIFO_BURST_SEND_START                                                                  0x00000042
N#define I2C_MASTER_CMD_FIFO_BURST_SEND_CONT                                   \
N                                0x00000040
X#define I2C_MASTER_CMD_FIFO_BURST_SEND_CONT                                                                   0x00000040
N#define I2C_MASTER_CMD_FIFO_BURST_SEND_FINISH                                 \
N                                0x00000044
X#define I2C_MASTER_CMD_FIFO_BURST_SEND_FINISH                                                                 0x00000044
N#define I2C_MASTER_CMD_FIFO_BURST_SEND_ERROR_STOP                             \
N                                0x00000004
X#define I2C_MASTER_CMD_FIFO_BURST_SEND_ERROR_STOP                                                             0x00000004
N#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_START                               \
N                                0x0000004a
X#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_START                                                               0x0000004a
N#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_CONT                                \
N                                0x00000048
X#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_CONT                                                                0x00000048
N#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_FINISH                              \
N                                0x00000044
X#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_FINISH                                                              0x00000044
N#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_ERROR_STOP                          \
N                                0x00000004
X#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_ERROR_STOP                                                          0x00000004
N
N//*****************************************************************************
N//
N// I2C Master glitch filter configuration.
N//
N//*****************************************************************************
N#define I2C_MASTER_GLITCH_FILTER_DISABLED                                     \
N                                0
X#define I2C_MASTER_GLITCH_FILTER_DISABLED                                                                     0
N#define I2C_MASTER_GLITCH_FILTER_1                                            \
N                                0x00010000
X#define I2C_MASTER_GLITCH_FILTER_1                                                                            0x00010000
N#define I2C_MASTER_GLITCH_FILTER_2                                            \
N                                0x00020000
X#define I2C_MASTER_GLITCH_FILTER_2                                                                            0x00020000
N#define I2C_MASTER_GLITCH_FILTER_3                                            \
N                                0x00030000
X#define I2C_MASTER_GLITCH_FILTER_3                                                                            0x00030000
N#define I2C_MASTER_GLITCH_FILTER_4                                            \
N                                0x00040000
X#define I2C_MASTER_GLITCH_FILTER_4                                                                            0x00040000
N#define I2C_MASTER_GLITCH_FILTER_8                                            \
N                                0x00050000
X#define I2C_MASTER_GLITCH_FILTER_8                                                                            0x00050000
N#define I2C_MASTER_GLITCH_FILTER_16                                           \
N                                0x00060000
X#define I2C_MASTER_GLITCH_FILTER_16                                                                           0x00060000
N#define I2C_MASTER_GLITCH_FILTER_32                                           \
N                                0x00070000
X#define I2C_MASTER_GLITCH_FILTER_32                                                                           0x00070000
N
N//*****************************************************************************
N//
N// I2C Master error status.
N//
N//*****************************************************************************
N#define I2C_MASTER_ERR_NONE     0
N#define I2C_MASTER_ERR_ADDR_ACK 0x00000004
N#define I2C_MASTER_ERR_DATA_ACK 0x00000008
N#define I2C_MASTER_ERR_ARB_LOST 0x00000010
N#define I2C_MASTER_ERR_CLK_TOUT 0x00000080
N
N//*****************************************************************************
N//
N// I2C Slave action requests
N//
N//*****************************************************************************
N#define I2C_SLAVE_ACT_NONE      0
N#define I2C_SLAVE_ACT_RREQ      0x00000001  // Master has sent data
N#define I2C_SLAVE_ACT_TREQ      0x00000002  // Master has requested data
N#define I2C_SLAVE_ACT_RREQ_FBR  0x00000005  // Master has sent first byte
N#define I2C_SLAVE_ACT_OWN2SEL   0x00000008  // Master requested secondary slave
N#define I2C_SLAVE_ACT_QCMD      0x00000010  // Master has sent a Quick Command
N#define I2C_SLAVE_ACT_QCMD_DATA 0x00000020  // Master Quick Command value
N
N//*****************************************************************************
N//
N// Miscellaneous I2C driver definitions.
N//
N//*****************************************************************************
N#define I2C_MASTER_MAX_RETRIES  1000        // Number of retries
N
N//*****************************************************************************
N//
N// I2C Master interrupts.
N//
N//*****************************************************************************
N#define I2C_MASTER_INT_RX_FIFO_FULL                                           \
N                                0x00000800  // RX FIFO Full Interrupt
X#define I2C_MASTER_INT_RX_FIFO_FULL                                                                           0x00000800  
N#define I2C_MASTER_INT_TX_FIFO_EMPTY                                          \
N                                0x00000400  // TX FIFO Empty Interrupt
X#define I2C_MASTER_INT_TX_FIFO_EMPTY                                                                          0x00000400  
N#define I2C_MASTER_INT_RX_FIFO_REQ                                            \
N                                0x00000200  // RX FIFO Request Interrupt
X#define I2C_MASTER_INT_RX_FIFO_REQ                                                                            0x00000200  
N#define I2C_MASTER_INT_TX_FIFO_REQ                                            \
N                                0x00000100  // TX FIFO Request Interrupt
X#define I2C_MASTER_INT_TX_FIFO_REQ                                                                            0x00000100  
N#define I2C_MASTER_INT_ARB_LOST                                               \
N                                0x00000080  // Arb Lost Interrupt
X#define I2C_MASTER_INT_ARB_LOST                                                                               0x00000080  
N#define I2C_MASTER_INT_STOP     0x00000040  // Stop Condition Interrupt
N#define I2C_MASTER_INT_START    0x00000020  // Start Condition Interrupt
N#define I2C_MASTER_INT_NACK     0x00000010  // Addr/Data NACK Interrupt
N#define I2C_MASTER_INT_TX_DMA_DONE                                            \
N                                0x00000008  // TX DMA Complete Interrupt
X#define I2C_MASTER_INT_TX_DMA_DONE                                                                            0x00000008  
N#define I2C_MASTER_INT_RX_DMA_DONE                                            \
N                                0x00000004  // RX DMA Complete Interrupt
X#define I2C_MASTER_INT_RX_DMA_DONE                                                                            0x00000004  
N#define I2C_MASTER_INT_TIMEOUT  0x00000002  // Clock Timeout Interrupt
N#define I2C_MASTER_INT_DATA     0x00000001  // Data Interrupt
N
N//*****************************************************************************
N//
N// I2C Slave interrupts.
N//
N//*****************************************************************************
N#define I2C_SLAVE_INT_RX_FIFO_FULL                                            \
N                                0x00000100  // RX FIFO Full Interrupt
X#define I2C_SLAVE_INT_RX_FIFO_FULL                                                                            0x00000100  
N#define I2C_SLAVE_INT_TX_FIFO_EMPTY                                           \
N                                0x00000080  // TX FIFO Empty Interrupt
X#define I2C_SLAVE_INT_TX_FIFO_EMPTY                                                                           0x00000080  
N#define I2C_SLAVE_INT_RX_FIFO_REQ                                             \
N                                0x00000040  // RX FIFO Request Interrupt
X#define I2C_SLAVE_INT_RX_FIFO_REQ                                                                             0x00000040  
N#define I2C_SLAVE_INT_TX_FIFO_REQ                                             \
N                                0x00000020  // TX FIFO Request Interrupt
X#define I2C_SLAVE_INT_TX_FIFO_REQ                                                                             0x00000020  
N#define I2C_SLAVE_INT_TX_DMA_DONE                                             \
N                                0x00000010  // TX DMA Complete Interrupt
X#define I2C_SLAVE_INT_TX_DMA_DONE                                                                             0x00000010  
N#define I2C_SLAVE_INT_RX_DMA_DONE                                             \
N                                0x00000008  // RX DMA Complete Interrupt
X#define I2C_SLAVE_INT_RX_DMA_DONE                                                                             0x00000008  
N#define I2C_SLAVE_INT_STOP      0x00000004  // Stop Condition Interrupt
N#define I2C_SLAVE_INT_START     0x00000002  // Start Condition Interrupt
N#define I2C_SLAVE_INT_DATA      0x00000001  // Data Interrupt
N
N//*****************************************************************************
N//
N// I2C Slave FIFO configuration macros.
N//
N//*****************************************************************************
N#define I2C_SLAVE_TX_FIFO_ENABLE                                              \
N                                0x00000002
X#define I2C_SLAVE_TX_FIFO_ENABLE                                                                              0x00000002
N#define I2C_SLAVE_RX_FIFO_ENABLE                                              \
N                                0x00000004
X#define I2C_SLAVE_RX_FIFO_ENABLE                                                                              0x00000004
N
N//*****************************************************************************
N//
N// I2C FIFO configuration macros.
N//
N//*****************************************************************************
N#define I2C_FIFO_CFG_TX_MASTER  0x00000000
N#define I2C_FIFO_CFG_TX_SLAVE   0x00008000
N#define I2C_FIFO_CFG_RX_MASTER  0x00000000
N#define I2C_FIFO_CFG_RX_SLAVE   0x80000000
N#define I2C_FIFO_CFG_TX_MASTER_DMA                                            \
N                                0x00002000
X#define I2C_FIFO_CFG_TX_MASTER_DMA                                                                            0x00002000
N#define I2C_FIFO_CFG_TX_SLAVE_DMA                                             \
N                                0x0000a000
X#define I2C_FIFO_CFG_TX_SLAVE_DMA                                                                             0x0000a000
N#define I2C_FIFO_CFG_RX_MASTER_DMA                                            \
N                                0x20000000
X#define I2C_FIFO_CFG_RX_MASTER_DMA                                                                            0x20000000
N#define I2C_FIFO_CFG_RX_SLAVE_DMA                                             \
N                                0xa0000000
X#define I2C_FIFO_CFG_RX_SLAVE_DMA                                                                             0xa0000000
N#define I2C_FIFO_CFG_TX_NO_TRIG 0x00000000
N#define I2C_FIFO_CFG_TX_TRIG_1  0x00000001
N#define I2C_FIFO_CFG_TX_TRIG_2  0x00000002
N#define I2C_FIFO_CFG_TX_TRIG_3  0x00000003
N#define I2C_FIFO_CFG_TX_TRIG_4  0x00000004
N#define I2C_FIFO_CFG_TX_TRIG_5  0x00000005
N#define I2C_FIFO_CFG_TX_TRIG_6  0x00000006
N#define I2C_FIFO_CFG_TX_TRIG_7  0x00000007
N#define I2C_FIFO_CFG_TX_TRIG_8  0x00000008
N#define I2C_FIFO_CFG_RX_NO_TRIG 0x00000000
N#define I2C_FIFO_CFG_RX_TRIG_1  0x00010000
N#define I2C_FIFO_CFG_RX_TRIG_2  0x00020000
N#define I2C_FIFO_CFG_RX_TRIG_3  0x00030000
N#define I2C_FIFO_CFG_RX_TRIG_4  0x00040000
N#define I2C_FIFO_CFG_RX_TRIG_5  0x00050000
N#define I2C_FIFO_CFG_RX_TRIG_6  0x00060000
N#define I2C_FIFO_CFG_RX_TRIG_7  0x00070000
N#define I2C_FIFO_CFG_RX_TRIG_8  0x00080000
N
N//*****************************************************************************
N//
N// I2C FIFO status.
N//
N//*****************************************************************************
N#define I2C_FIFO_RX_BELOW_TRIG_LEVEL                                          \
N                                0x00040000
X#define I2C_FIFO_RX_BELOW_TRIG_LEVEL                                                                          0x00040000
N#define I2C_FIFO_RX_FULL        0x00020000
N#define I2C_FIFO_RX_EMPTY       0x00010000
N#define I2C_FIFO_TX_BELOW_TRIG_LEVEL                                          \
N                                0x00000004
X#define I2C_FIFO_TX_BELOW_TRIG_LEVEL                                                                          0x00000004
N#define I2C_FIFO_TX_FULL        0x00000002
N#define I2C_FIFO_TX_EMPTY       0x00000001
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void I2CIntRegister(uint32_t ui32Base, void(*pfnHandler)(void));
Nextern void I2CIntUnregister(uint32_t ui32Base);
Nextern void I2CTxFIFOConfigSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern void I2CTxFIFOFlush(uint32_t ui32Base);
Nextern void I2CRxFIFOConfigSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern void I2CRxFIFOFlush(uint32_t ui32Base);
Nextern uint32_t I2CFIFOStatus(uint32_t ui32Base);
Nextern void I2CFIFODataPut(uint32_t ui32Base, uint8_t ui8Data);
Nextern uint32_t I2CFIFODataPutNonBlocking(uint32_t ui32Base,
N                                          uint8_t ui8Data);
Nextern uint32_t I2CFIFODataGet(uint32_t ui32Base);
Nextern uint32_t I2CFIFODataGetNonBlocking(uint32_t ui32Base,
N                                          uint8_t *pui8Data);
Nextern void I2CMasterBurstLengthSet(uint32_t ui32Base,
N                                    uint8_t ui8Length);
Nextern uint32_t I2CMasterBurstCountGet(uint32_t ui32Base);
Nextern void I2CMasterGlitchFilterConfigSet(uint32_t ui32Base,
N                                           uint32_t ui32Config);
Nextern void I2CSlaveFIFOEnable(uint32_t ui32Base, uint32_t ui32Config);
Nextern void I2CSlaveFIFODisable(uint32_t ui32Base);
Nextern bool I2CMasterBusBusy(uint32_t ui32Base);
Xextern _Bool I2CMasterBusBusy(uint32_t ui32Base);
Nextern bool I2CMasterBusy(uint32_t ui32Base);
Xextern _Bool I2CMasterBusy(uint32_t ui32Base);
Nextern void I2CMasterControl(uint32_t ui32Base, uint32_t ui32Cmd);
Nextern uint32_t I2CMasterDataGet(uint32_t ui32Base);
Nextern void I2CMasterDataPut(uint32_t ui32Base, uint8_t ui8Data);
Nextern void I2CMasterDisable(uint32_t ui32Base);
Nextern void I2CMasterEnable(uint32_t ui32Base);
Nextern uint32_t I2CMasterErr(uint32_t ui32Base);
Nextern void I2CMasterInitExpClk(uint32_t ui32Base, uint32_t ui32I2CClk,
N                                bool bFast);
X                                _Bool bFast);
Nextern void I2CMasterIntClear(uint32_t ui32Base);
Nextern void I2CMasterIntDisable(uint32_t ui32Base);
Nextern void I2CMasterIntEnable(uint32_t ui32Base);
Nextern bool I2CMasterIntStatus(uint32_t ui32Base, bool bMasked);
Xextern _Bool I2CMasterIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void I2CMasterIntEnableEx(uint32_t ui32Base,
N                                 uint32_t ui32IntFlags);
Nextern void I2CMasterIntDisableEx(uint32_t ui32Base,
N                                  uint32_t ui32IntFlags);
Nextern uint32_t I2CMasterIntStatusEx(uint32_t ui32Base,
N                                       bool bMasked);
X                                       _Bool bMasked);
Nextern void I2CMasterIntClearEx(uint32_t ui32Base,
N                                uint32_t ui32IntFlags);
Nextern void I2CMasterTimeoutSet(uint32_t ui32Base, uint32_t ui32Value);
Nextern void I2CSlaveACKOverride(uint32_t ui32Base, bool bEnable);
Xextern void I2CSlaveACKOverride(uint32_t ui32Base, _Bool bEnable);
Nextern void I2CSlaveACKValueSet(uint32_t ui32Base, bool bACK);
Xextern void I2CSlaveACKValueSet(uint32_t ui32Base, _Bool bACK);
Nextern uint32_t I2CMasterLineStateGet(uint32_t ui32Base);
Nextern void I2CMasterSlaveAddrSet(uint32_t ui32Base,
N                                  uint8_t ui8SlaveAddr,
N                                  bool bReceive);
X                                  _Bool bReceive);
Nextern uint32_t I2CSlaveDataGet(uint32_t ui32Base);
Nextern void I2CSlaveDataPut(uint32_t ui32Base, uint8_t ui8Data);
Nextern void I2CSlaveDisable(uint32_t ui32Base);
Nextern void I2CSlaveEnable(uint32_t ui32Base);
Nextern void I2CSlaveInit(uint32_t ui32Base, uint8_t ui8SlaveAddr);
Nextern void I2CSlaveAddressSet(uint32_t ui32Base, uint8_t ui8AddrNum,
N                                 uint8_t ui8SlaveAddr);
Nextern void I2CSlaveIntClear(uint32_t ui32Base);
Nextern void I2CSlaveIntDisable(uint32_t ui32Base);
Nextern void I2CSlaveIntEnable(uint32_t ui32Base);
Nextern void I2CSlaveIntClearEx(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void I2CSlaveIntDisableEx(uint32_t ui32Base,
N                                 uint32_t ui32IntFlags);
Nextern void I2CSlaveIntEnableEx(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern bool I2CSlaveIntStatus(uint32_t ui32Base, bool bMasked);
Xextern _Bool I2CSlaveIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern uint32_t I2CSlaveIntStatusEx(uint32_t ui32Base,
N                                      bool bMasked);
X                                      _Bool bMasked);
Nextern uint32_t I2CSlaveStatus(uint32_t ui32Base);
Nextern void I2CLoopbackEnable(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_I2C_H__
L 21 "GPIO_init.h" 2
N#include "driverlib/interrupt.h"
L 1 "driverlib/interrupt.h" 1
N//*****************************************************************************
N//
N// interrupt.h - Prototypes for the NVIC Interrupt Controller Driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_INTERRUPT_H__
N#define __DRIVERLIB_INTERRUPT_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Macro to generate an interrupt priority mask based on the number of bits
N// of priority supported by the hardware.
N//
N//*****************************************************************************
N#define INT_PRIORITY_MASK       ((0xFF << (8 - NUM_PRIORITY_BITS)) & 0xFF)
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern bool IntMasterEnable(void);
Xextern _Bool IntMasterEnable(void);
Nextern bool IntMasterDisable(void);
Xextern _Bool IntMasterDisable(void);
Nextern void IntRegister(uint32_t ui32Interrupt, void (*pfnHandler)(void));
Nextern void IntUnregister(uint32_t ui32Interrupt);
Nextern void IntPriorityGroupingSet(uint32_t ui32Bits);
Nextern uint32_t IntPriorityGroupingGet(void);
Nextern void IntPrioritySet(uint32_t ui32Interrupt,
N                           uint8_t ui8Priority);
Nextern int32_t IntPriorityGet(uint32_t ui32Interrupt);
Nextern void IntEnable(uint32_t ui32Interrupt);
Nextern void IntDisable(uint32_t ui32Interrupt);
Nextern uint32_t IntIsEnabled(uint32_t ui32Interrupt);
Nextern void IntPendSet(uint32_t ui32Interrupt);
Nextern void IntPendClear(uint32_t ui32Interrupt);
Nextern void IntPriorityMaskSet(uint32_t ui32PriorityMask);
Nextern uint32_t IntPriorityMaskGet(void);
Nextern void IntTrigger(uint32_t ui32Interrupt);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_INTERRUPT_H__
L 22 "GPIO_init.h" 2
N#include "driverlib/lcd.h"
L 1 "driverlib/lcd.h" 1
N//*****************************************************************************
N//
N// lcd.h - Defines and Macros for the LCD Controller module.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_LCD_H__
N#define __DRIVERLIB_LCD_H__
N
N//*****************************************************************************
N//
N//! \addtogroup lcd_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N//! This macro can be used to convert a 24-bit RGB color value as used by the
N//! TivaWare Graphics Library into a 12-bit LCD controller color palette
N//! entry.
N//
N//*****************************************************************************
N#define PAL_FROM_RGB(ui32RGBColor) (((ui32RGBColor & 0xF0) >> 4) |            \
N                                    ((ui32RGBColor & 0xF000) >> 8) |          \
N                                    ((ui32RGBColor & 0xF00000) >> 12))
X#define PAL_FROM_RGB(ui32RGBColor) (((ui32RGBColor & 0xF0) >> 4) |                                                ((ui32RGBColor & 0xF000) >> 8) |                                              ((ui32RGBColor & 0xF00000) >> 12))
N
N//*****************************************************************************
N//
N//! This macro can be used to convert from time in microseconds to periods of
N//! the supplied clock in Hertz as required when setting up the LIDD and raster
N//! timing structures.  The calculation will round such that the number of
N//! cycles returned represents no longer a time than specified in the
N//! ui32Time_uS parameter.  Values of ui32Time_uS less than or equal to
N//! 4294967uS (4.29 seconds) are supported by the macro.  Larger values will
N//! cause arithmetic overflow and yield incorrect values.  It is further
N//! assumed that ui32ClockFreq is a non-zero multiple of 1000000 (1MHz).
N//
N//*****************************************************************************
N#define CYCLES_FROM_TIME_US(ui32ClockFreq, ui32Time_uS)                       \
N    (((ui32Time_uS) == 0) ? 0 :                                               \
N    (((ui32ClockFreq) / 1000000) * ((((ui32Time_uS) * 1000) - 1) / 1000)) + 1)
X#define CYCLES_FROM_TIME_US(ui32ClockFreq, ui32Time_uS)                           (((ui32Time_uS) == 0) ? 0 :                                                   (((ui32ClockFreq) / 1000000) * ((((ui32Time_uS) * 1000) - 1) / 1000)) + 1)
N
N//*****************************************************************************
N//
N//! This macro can be used to convert from time in nanoseconds to periods of
N//! the supplied clock in Hertz as required when setting up the LIDD and raster
N//! timing structures.  The calculation will round such that the number of
N//! cycles returned represents no longer a time than specified in the
N//! ui32Time_nS parameter.  Values of ui32Time_nS less than or equal to
N//! 35791394 (35.79 milliseconds) are supported by the macro.  Larger values
N//! will cause arithmetic overflow and yield incorrect values.  It is further
N//! assumed that ui32ClockFreq is a non-zero multiple of 1000000 (1MHz).
N//
N//*****************************************************************************
N#define CYCLES_FROM_TIME_NS(ui32ClockFreq, ui32Time_nS)                       \
N    (((ui32Time_nS) == 0) ? 0 :                                               \
N    ((((((ui32ClockFreq) / 1000000) * ((ui32Time_nS) - 1)) / 1000)) + 1))
X#define CYCLES_FROM_TIME_NS(ui32ClockFreq, ui32Time_nS)                           (((ui32Time_nS) == 0) ? 0 :                                                   ((((((ui32ClockFreq) / 1000000) * ((ui32Time_nS) - 1)) / 1000)) + 1))
N
N//*****************************************************************************
N//
N//! A structure containing timing parameters for the LIDD (LCD Interface
N//! Display Driver) interface.  This is used with the LCDIDDTimingSet function.
N//
N//*****************************************************************************
Ntypedef struct
N{
N    //
N    //! Write Strobe Set-Up cycles.  When performing a write access, this
N    //! field defines the number of MCLK cycles that Data Bus/Pad Output
N    //! Enable, ALE, the Direction bit, and Chip Select have to be ready before
N    //! the Write Strobe is asserted.  Valid values are from 0 to 31.
N    //
N    uint8_t ui8WSSetup;
N
N    //
N    //! Write Strobe Duration cycles.  Field value defines the number of MCLK
N    //! cycles for which the Write Strobe is held active when performing a
N    //! write access.  Valid values are from 1 to 63.
N    //
N    uint8_t ui8WSDuration;
N
N    //
N    //! Write Strobe Hold cycles.  Field value defines the number of MCLK
N    //! cycles for which Data Bus/Pad Output Enable, ALE, the Direction bit,
N    //! and Chip Select are held after the Write Strobe is deasserted when
N    //! performing a write access.  Valid values are from 1 to 15.
N    //
N    uint8_t ui8WSHold;
N
N    //
N    //! Read Strobe Set-Up cycles.  When performing a read access, this field
N    //! defines the number of MCLK cycles that Data Bus/Pad Output Enable, ALE,
N    //! the Direction bit, and Chip Select have to be ready before the Read
N    //! Strobe is asserted.  Valid values are from 0 to 31.
N    //
N    uint8_t ui8RSSetup;
N
N    //
N    //! Read Strobe Duration cycles.  Field value defines the number of MCLK
N    //! cycles for which the Read Strobe is held active when performing a read
N    //! access.  Valid values are from 1 to 63.
N    //
N    uint8_t ui8RSDuration;
N
N    //
N    //! Read Strobe Hold cycles.  Field value defines the number of MCLK cycles
N    //! for which Data Bus/Pad Output Enable, ALE, the Direction bit, and Chip
N    //! Select are held after the Read Strobe is deasserted when performing a
N    //! read access.  Valid values are from 1 to 15.
N    //
N    uint8_t ui8RSHold;
N
N    //
N    //! Field value defines the number of MCLK cycles between the end of one
N    //! device access and the start of another device access using the same
N    //! Chip Select unless the two accesses are both Reads.  In this case,
N    //! this delay is not incurred.  Valid vales are from 1 to 4.
N    //
N    uint8_t ui8DelayCycles;
N}
NtLCDIDDTiming;
N
N//
N// Values which can be ORed together within the ui32Flags field of the
N// tLCDRasterTiming structure.
N//
N#define RASTER_TIMING_SYNCS_OPPOSITE_PIXCLK                                   \
N                                0x00000000
X#define RASTER_TIMING_SYNCS_OPPOSITE_PIXCLK                                                                   0x00000000
N#define RASTER_TIMING_SYNCS_ON_RISING_PIXCLK                                  \
N                                0x02000000
X#define RASTER_TIMING_SYNCS_ON_RISING_PIXCLK                                                                  0x02000000
N#define RASTER_TIMING_SYNCS_ON_FALLING_PIXCLK                                 \
N                                0x03000000
X#define RASTER_TIMING_SYNCS_ON_FALLING_PIXCLK                                                                 0x03000000
N#define RASTER_TIMING_ACTIVE_HIGH_OE                                          \
N                                0x00000000
X#define RASTER_TIMING_ACTIVE_HIGH_OE                                                                          0x00000000
N#define RASTER_TIMING_ACTIVE_LOW_OE                                           \
N                                0x00800000
X#define RASTER_TIMING_ACTIVE_LOW_OE                                                                           0x00800000
N#define RASTER_TIMING_ACTIVE_HIGH_PIXCLK                                      \
N                                0x00000000
X#define RASTER_TIMING_ACTIVE_HIGH_PIXCLK                                                                      0x00000000
N#define RASTER_TIMING_ACTIVE_LOW_PIXCLK                                       \
N                                0x00400000
X#define RASTER_TIMING_ACTIVE_LOW_PIXCLK                                                                       0x00400000
N#define RASTER_TIMING_ACTIVE_HIGH_HSYNC                                       \
N                                0x00000000
X#define RASTER_TIMING_ACTIVE_HIGH_HSYNC                                                                       0x00000000
N#define RASTER_TIMING_ACTIVE_LOW_HSYNC                                        \
N                                0x00200000
X#define RASTER_TIMING_ACTIVE_LOW_HSYNC                                                                        0x00200000
N#define RASTER_TIMING_ACTIVE_HIGH_VSYNC                                       \
N                                0x00000000
X#define RASTER_TIMING_ACTIVE_HIGH_VSYNC                                                                       0x00000000
N#define RASTER_TIMING_ACTIVE_LOW_VSYNC                                        \
N                                0x00100000
X#define RASTER_TIMING_ACTIVE_LOW_VSYNC                                                                        0x00100000
N
N//
N//! A structure containing timing parameters for the raster interface.  This is
N//! used with the LCDRasterTimingSet function.
N//
Ntypedef struct
N{
N    //
N    //! Flags configuring the polarity and active edges of the various signals
N    //! in the raster interface.  This field is comprised of a logical OR of
N    //! the labels with prefix  ``RASTER_TIMING_''.
N    //
N    uint32_t ui32Flags;
N
N    //
N    //! The number of pixels contained within each line on the LCD display.
N    //! Valid values are multiple of 16 less than or equal to 2048.
N    //
N    uint16_t ui16PanelWidth;
N
N    //
N    //! The number of lines on the LCD display.  Valid values are from 1 to
N    //! 2048.
N    //
N    uint16_t ui16PanelHeight;
N
N    //
N    //! A value from 1 to 1024 that specifies the number of pixel clock periods
N    //! to add to the end of each line after active video has ended.
N    //
N    uint16_t ui16HFrontPorch;
N
N    //
N    //! A value from 1 to 1024 that specifies the number of pixel clock periods
N    //! to add to the beginning of a line before active video is asserted.
N    //
N    uint16_t ui16HBackPorch;
N
N    //
N    //! A value from 1 to 1024 that specifies the number of pixel clock periods
N    //! to pulse the line clock at the end of each line.
N    //
N    uint16_t ui16HSyncWidth;
N
N    //
N    //! A value from 0 to 255 that specifies the number of line clock periods
N    //! to add to the end of each frame after the last active line.
N    //
N    uint8_t ui8VFrontPorch;
N
N    //
N    //! A value from 0 to 255 that specifies the number of line clock periods
N    //! to add to the beginning of a frame before the first active line is
N    //! output to the display.
N    //
N    uint8_t ui8VBackPorch;
N
N    //
N    //! In active mode, a value from 1 to 64 that specifies the number of
N    //! line clock periods to set the lcd_fp pin active at the end of each
N    //! frame after the vertical front porch period elapses.  The number of
N    //! The frame clock is used as the VSYNC signal in active mode.
N    //!
N    //! In passive mode, a value from 1 to 64 that specifies the number of
N    //! extra line clock periods to insert after the vertical front porch
N    //! period has elapsed.  Note that the width of lcd_fp is not affected by
N    //! this value in passive mode.
N    //
N    uint8_t ui8VSyncWidth;
N
N    //
N    //! A value from 0 to 255 that specifies the number of line clocks to
N    //! count before transitioning the AC Bias pin.  This pin is used to
N    //! periodically invert the polarity of the power supply to prevent DC
N    //! charge build-up within the display.
N    //
N    uint8_t ui8ACBiasLineCount;
N}
NtLCDRasterTiming;
N
N//*****************************************************************************
N//
N// Possible values for the ui8Mode parameter to LCDModeSet().  The label
N// LCD_MODE_AUTO_UFLOW_RESTART may be ORed with either of the other two.
N//
N//*****************************************************************************
N#define LCD_MODE_LIDD           ((uint8_t)0x00)
N#define LCD_MODE_RASTER         ((uint8_t)0x01)
N#define LCD_MODE_AUTO_UFLOW_RESTART                                           \
N                                ((uint8_t)0x02)
X#define LCD_MODE_AUTO_UFLOW_RESTART                                                                           ((uint8_t)0x02)
N
N//*****************************************************************************
N//
N// Values used to construct the ui32Config parameter to LCDIDDConfigSet().
N//
N//*****************************************************************************
N#define LIDD_CONFIG_SYNC_MPU68  0x00000000
N#define LIDD_CONFIG_ASYNC_MPU68 0x00000001
N#define LIDD_CONFIG_SYNC_MPU80  0x00000002
N#define LIDD_CONFIG_ASYNC_MPU80 0x00000003
N#define LIDD_CONFIG_ASYNC_HITACHI                                             \
N                                0x00000004
X#define LIDD_CONFIG_ASYNC_HITACHI                                                                             0x00000004
N#define LIDD_CONFIG_INVERT_ALE  0x00000008
N#define LIDD_CONFIG_INVERT_RS_EN                                              \
N                                0x00000010
X#define LIDD_CONFIG_INVERT_RS_EN                                                                              0x00000010
N#define LIDD_CONFIG_INVERT_WS_DIR                                             \
N                                0x00000020
X#define LIDD_CONFIG_INVERT_WS_DIR                                                                             0x00000020
N#define LIDD_CONFIG_INVERT_CS0  0x00000040
N#define LIDD_CONFIG_INVERT_CS1  0x00000080
N
N//*****************************************************************************
N//
N// Values used to construct the ui32Config parameter to
N// LCDRasterConfigSet().  Valid parameters contain one of the RASTER_FMT_xxx
N// labels optionally ORed with the other flags.  Only one of
N// RASTER_LOAD_DATA_ONLY and RASTER_LOAD_PALETTE_ONLY may be specified (if
N// neither is specified, the controller will load both palette and data when
N// scanning out the frame buffer).
N//
N//*****************************************************************************
N#define RASTER_FMT_ACTIVE_24BPP_PACKED                                        \
N                                0x02000080
X#define RASTER_FMT_ACTIVE_24BPP_PACKED                                                                        0x02000080
N#define RASTER_FMT_ACTIVE_24BPP_UNPACKED                                      \
N                                0x06000080
X#define RASTER_FMT_ACTIVE_24BPP_UNPACKED                                                                      0x06000080
N#define RASTER_FMT_ACTIVE_PALETTIZED_12BIT                                    \
N                                0x00000080
X#define RASTER_FMT_ACTIVE_PALETTIZED_12BIT                                                                    0x00000080
N#define RASTER_FMT_ACTIVE_PALETTIZED_16BIT                                    \
N                                0x00800080
X#define RASTER_FMT_ACTIVE_PALETTIZED_16BIT                                                                    0x00800080
N#define RASTER_FMT_PASSIVE_MONO_4PIX                                          \
N                                0x00000002
X#define RASTER_FMT_PASSIVE_MONO_4PIX                                                                          0x00000002
N#define RASTER_FMT_PASSIVE_MONO_8PIX                                          \
N                                0x00000202
X#define RASTER_FMT_PASSIVE_MONO_8PIX                                                                          0x00000202
N#define RASTER_FMT_PASSIVE_PALETTIZED                                         \
N                                0x00000000
X#define RASTER_FMT_PASSIVE_PALETTIZED                                                                         0x00000000
N#define RASTER_FMT_PASSIVE_COLOR_12BIT                                        \
N                                0x00000000
X#define RASTER_FMT_PASSIVE_COLOR_12BIT                                                                        0x00000000
N#define RASTER_FMT_PASSIVE_COLOR_16BIT                                        \
N                                0x01000000
X#define RASTER_FMT_PASSIVE_COLOR_16BIT                                                                        0x01000000
N#define RASTER_ACTVID_DURING_BLANK                                            \
N                                0x08000000
X#define RASTER_ACTVID_DURING_BLANK                                                                            0x08000000
N#define RASTER_NIBBLE_MODE_ENABLED                                            \
N                                0x00400000
X#define RASTER_NIBBLE_MODE_ENABLED                                                                            0x00400000
N#define RASTER_LOAD_DATA_ONLY   0x00200000
N#define RASTER_LOAD_PALETTE_ONLY                                              \
N                                0x00100000
X#define RASTER_LOAD_PALETTE_ONLY                                                                              0x00100000
N#define RASTER_READ_ORDER_REVERSED                                            \
N                                0x00000100
X#define RASTER_READ_ORDER_REVERSED                                                                            0x00000100
N
N//*****************************************************************************
N//
N// Interrupt sources for the LCD controller.  These may be ORed together and
N// passed to LCDIntEnable(), LCDIntDisable() and LCDIntClear().  They are also
N// returned by LCDIntStatus().
N//
N//*****************************************************************************
N#define LCD_INT_DMA_DONE        0x00000001
N#define LCD_INT_RASTER_FRAME_DONE                                             \
N                                0x00000002
X#define LCD_INT_RASTER_FRAME_DONE                                                                             0x00000002
N#define LCD_INT_SYNC_LOST       0x00000004
N#define LCD_INT_AC_BIAS_CNT     0x00000008
N#define LCD_INT_UNDERFLOW       0x00000020
N#define LCD_INT_PAL_LOAD        0x00000040
N#define LCD_INT_EOF0            0x00000100
N#define LCD_INT_EOF1            0x00000200
N
N//*****************************************************************************
N//
N// Configuration values used with LCDDMAConfigSet().
N//
N//*****************************************************************************
N#define LCD_DMA_FIFORDY_8_WORDS 0x00000000
N#define LCD_DMA_FIFORDY_16_WORDS                                              \
N                                0x00000100
X#define LCD_DMA_FIFORDY_16_WORDS                                                                              0x00000100
N#define LCD_DMA_FIFORDY_32_WORDS                                              \
N                                0x00000200
X#define LCD_DMA_FIFORDY_32_WORDS                                                                              0x00000200
N#define LCD_DMA_FIFORDY_64_WORDS                                              \
N                                0x00000300
X#define LCD_DMA_FIFORDY_64_WORDS                                                                              0x00000300
N#define LCD_DMA_FIFORDY_128_WORDS                                             \
N                                0x00000400
X#define LCD_DMA_FIFORDY_128_WORDS                                                                             0x00000400
N#define LCD_DMA_FIFORDY_256_WORDS                                             \
N                                0x00000500
X#define LCD_DMA_FIFORDY_256_WORDS                                                                             0x00000500
N#define LCD_DMA_FIFORDY_512_WORDS                                             \
N                                0x00000600
X#define LCD_DMA_FIFORDY_512_WORDS                                                                             0x00000600
N#define LCD_DMA_BURST_1         0x00000010
N#define LCD_DMA_BURST_2         0x00000010
N#define LCD_DMA_BURST_4         0x00000020
N#define LCD_DMA_BURST_8         0x00000030
N#define LCD_DMA_BURST_16        0x00000040
N#define LCD_DMA_BYTE_ORDER_0123 0x00000000
N#define LCD_DMA_BYTE_ORDER_1023 0x00000008
N#define LCD_DMA_BYTE_ORDER_3210 0x00000002
N#define LCD_DMA_BYTE_ORDER_2301 0x0000000A
N#define LCD_DMA_PING_PONG       0x00000001
N
N//*****************************************************************************
N//
N// Type values used with LCDRasterPaletteSet().
N//
N//*****************************************************************************
N#define LCD_PALETTE_TYPE_1BPP   0x00000000
N#define LCD_PALETTE_TYPE_2BPP   0x00001000
N#define LCD_PALETTE_TYPE_4BPP   0x00002000
N#define LCD_PALETTE_TYPE_8BPP   0x00003000
N#define LCD_PALETTE_TYPE_DIRECT 0x00004000
N#define LCD_PALETTE_SRC_24BIT   0x80000000
N
N//*****************************************************************************
N//
N// Flags used in the ui32Clocks parameter to LCDClockReset().
N//
N//*****************************************************************************
N#define LCD_CLOCK_MAIN          0x00000008
N#define LCD_CLOCK_DMA           0x00000004
N#define LCD_CLOCK_LIDD          0x00000002
N#define LCD_CLOCK_CORE          0x00000001
N
N//*****************************************************************************
N//
N// Flags used in with LCDSubPanelConfigSet().
N//
N//*****************************************************************************
N#define LCD_SUBPANEL_AT_TOP     0x20000000
N#define LCD_SUBPANEL_AT_BOTTOM  0x00000000
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Function Prototypes.
N//
N//*****************************************************************************
Nextern uint32_t LCDModeSet(uint32_t ui32Base, uint8_t ui8Mode,
N                           uint32_t ui32PixClk, uint32_t ui32SysClk);
Nextern void LCDClockReset(uint32_t ui32Base, uint32_t ui32Clocks);
Nextern void LCDIDDConfigSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern void LCDIDDTimingSet(uint32_t ui32Base, uint32_t ui32CS,
N                            const tLCDIDDTiming *pTiming);
Nextern void LCDIDDDMADisable(uint32_t ui32Base);
Nextern void LCDIDDCommandWrite(uint32_t ui32Base, uint32_t ui32CS,
N                               uint16_t ui16Cmd);
Nextern void LCDIDDDataWrite(uint32_t ui32Base, uint32_t ui32CS,
N                            uint16_t ui16Data);
Nextern void LCDIDDIndexedWrite(uint32_t ui32Base, uint32_t ui32CS,
N                               uint16_t ui16Addr, uint16_t ui16Data);
Nextern uint16_t LCDIDDStatusRead(uint32_t ui32Base, uint32_t ui32CS);
Nextern uint16_t LCDIDDDataRead(uint32_t ui32Base, uint32_t ui32CS);
Nextern uint16_t LCDIDDIndexedRead(uint32_t ui32Base, uint32_t ui32CS,
N                                  uint16_t ui16Addr);
Nextern void LCDIDDDMAWrite(uint32_t ui32Base, uint32_t ui32CS,
N                           const uint32_t *pui32Data, uint32_t ui32Count);
Nextern void LCDRasterConfigSet(uint32_t ui32Base, uint32_t ui32Config,
N                               uint8_t ui8PalLoadDelay);
Nextern void LCDRasterTimingSet(uint32_t ui32Base,
N                               const tLCDRasterTiming *pTiming);
Nextern void LCDRasterACBiasIntCountSet(uint32_t ui32Base, uint8_t ui8Count);
Nextern void LCDRasterEnable(uint32_t ui32Base);
Nextern bool LCDRasterEnabled(uint32_t ui32Base);
Xextern _Bool LCDRasterEnabled(uint32_t ui32Base);
Nextern void LCDRasterDisable(uint32_t ui32Base);
Nextern void LCDRasterSubPanelConfigSet(uint32_t ui32Base, uint32_t ui32Flags,
N                                       uint32_t ui32BottomLines,
N                                       uint32_t ui32DefaultPixel);
Nextern void LCDRasterSubPanelEnable(uint32_t ui32Base);
Nextern void LCDRasterSubPanelDisable(uint32_t ui32Base);
Nextern void LCDDMAConfigSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern void LCDRasterPaletteSet(uint32_t ui32Base, uint32_t ui32Type,
N                                uint32_t *pui32PalAddr,
N                                const uint32_t *pui32SrcColors,
N                                uint32_t ui32Start,
N                                uint32_t ui32Count);
Nextern void LCDRasterFrameBufferSet(uint32_t ui32Base, uint8_t ui8Buffer,
N                                    uint32_t *pui32Addr,
N                                    uint32_t ui32NumBytes);
Nextern void LCDIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void LCDIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t LCDIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t LCDIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void LCDIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void LCDIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void LCDIntUnregister(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_LCD_H__
L 23 "GPIO_init.h" 2
N#include "driverlib/mpu.h"
L 1 "driverlib/mpu.h" 1
N//*****************************************************************************
N//
N// mpu.h - Defines and Macros for the memory protection unit.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_MPU_H__
N#define __DRIVERLIB_MPU_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Flags that can be passed to MPUEnable.
N//
N//*****************************************************************************
N#define MPU_CONFIG_PRIV_DEFAULT     4
N#define MPU_CONFIG_HARDFLT_NMI      2
N#define MPU_CONFIG_NONE             0
N
N//*****************************************************************************
N//
N// Flags for the region size to be passed to MPURegionSet.
N//
N//*****************************************************************************
N#define MPU_RGN_SIZE_32B            (4 << 1)
N#define MPU_RGN_SIZE_64B            (5 << 1)
N#define MPU_RGN_SIZE_128B           (6 << 1)
N#define MPU_RGN_SIZE_256B           (7 << 1)
N#define MPU_RGN_SIZE_512B           (8 << 1)
N
N#define MPU_RGN_SIZE_1K             (9 << 1)
N#define MPU_RGN_SIZE_2K             (10 << 1)
N#define MPU_RGN_SIZE_4K             (11 << 1)
N#define MPU_RGN_SIZE_8K             (12 << 1)
N#define MPU_RGN_SIZE_16K            (13 << 1)
N#define MPU_RGN_SIZE_32K            (14 << 1)
N#define MPU_RGN_SIZE_64K            (15 << 1)
N#define MPU_RGN_SIZE_128K           (16 << 1)
N#define MPU_RGN_SIZE_256K           (17 << 1)
N#define MPU_RGN_SIZE_512K           (18 << 1)
N
N#define MPU_RGN_SIZE_1M             (19 << 1)
N#define MPU_RGN_SIZE_2M             (20 << 1)
N#define MPU_RGN_SIZE_4M             (21 << 1)
N#define MPU_RGN_SIZE_8M             (22 << 1)
N#define MPU_RGN_SIZE_16M            (23 << 1)
N#define MPU_RGN_SIZE_32M            (24 << 1)
N#define MPU_RGN_SIZE_64M            (25 << 1)
N#define MPU_RGN_SIZE_128M           (26 << 1)
N#define MPU_RGN_SIZE_256M           (27 << 1)
N#define MPU_RGN_SIZE_512M           (28 << 1)
N
N#define MPU_RGN_SIZE_1G             (29 << 1)
N#define MPU_RGN_SIZE_2G             (30 << 1)
N#define MPU_RGN_SIZE_4G             (31 << 1)
N
N//*****************************************************************************
N//
N// Flags for the permissions to be passed to MPURegionSet.
N//
N//*****************************************************************************
N#define MPU_RGN_PERM_EXEC           0x00000000
N#define MPU_RGN_PERM_NOEXEC         0x10000000
N#define MPU_RGN_PERM_PRV_NO_USR_NO  0x00000000
N#define MPU_RGN_PERM_PRV_RW_USR_NO  0x01000000
N#define MPU_RGN_PERM_PRV_RW_USR_RO  0x02000000
N#define MPU_RGN_PERM_PRV_RW_USR_RW  0x03000000
N#define MPU_RGN_PERM_PRV_RO_USR_NO  0x05000000
N#define MPU_RGN_PERM_PRV_RO_USR_RO  0x06000000
N
N//*****************************************************************************
N//
N// Flags for the sub-region to be passed to MPURegionSet.
N//
N//*****************************************************************************
N#define MPU_SUB_RGN_DISABLE_0       0x00000100
N#define MPU_SUB_RGN_DISABLE_1       0x00000200
N#define MPU_SUB_RGN_DISABLE_2       0x00000400
N#define MPU_SUB_RGN_DISABLE_3       0x00000800
N#define MPU_SUB_RGN_DISABLE_4       0x00001000
N#define MPU_SUB_RGN_DISABLE_5       0x00002000
N#define MPU_SUB_RGN_DISABLE_6       0x00004000
N#define MPU_SUB_RGN_DISABLE_7       0x00008000
N
N//*****************************************************************************
N//
N// Flags to enable or disable a region, to be passed to MPURegionSet.
N//
N//*****************************************************************************
N#define MPU_RGN_ENABLE              1
N#define MPU_RGN_DISABLE             0
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void MPUEnable(uint32_t ui32MPUConfig);
Nextern void MPUDisable(void);
Nextern uint32_t MPURegionCountGet(void);
Nextern void MPURegionEnable(uint32_t ui32Region);
Nextern void MPURegionDisable(uint32_t ui32Region);
Nextern void MPURegionSet(uint32_t ui32Region, uint32_t ui32Addr,
N                         uint32_t ui32Flags);
Nextern void MPURegionGet(uint32_t ui32Region, uint32_t *pui32Addr,
N                         uint32_t *pui32Flags);
Nextern void MPUIntRegister(void (*pfnHandler)(void));
Nextern void MPUIntUnregister(void);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_MPU_H__
L 24 "GPIO_init.h" 2
N#include "driverlib/onewire.h"
L 1 "driverlib/onewire.h" 1
N//*****************************************************************************
N//
N// onewire.h - Prototypes for the OneWire Driver.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_ONEWIRE_H__
N#define __DRIVERLIB_ONEWIRE_H__
N
N//*****************************************************************************
N//
N//! \addtogroup onewire_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Defines used in the OneWireInit() function call.
N//
N//*****************************************************************************
N
N//
N// This define is used in initialization to request standard speed bus
N// timings.  This is the default.
N//
N#define ONEWIRE_INIT_SPD_STD    0x00000000
N
N//
N// This define is used in initialization to request overdrive speed bus
N// timings.
N//
N#define ONEWIRE_INIT_SPD_OD     0x00000020
N
N//
N// This define is used in initialization to request standard read sampling
N// timing (2us for ONEWIRE_INIT_SPD_OD and 16us for ONEWIRE_INIT_SPD_STD).
N// This is the default.
N//
N#define ONEWIRE_INIT_READ_STD   0x00000000
N
N//
N// This define is used in initialization to request late read sampling
N// timing (7us for ONEWIRE_INIT_SPD_OD and 50us for ONEWIRE_INIT_SPD_STD).
N//
N#define ONEWIRE_INIT_READ_LATE  0x00000040
N
N//
N// This define is used in initialization to request a standard
N// Answer-to-Reset (presence detect) monitor.  This is the default.
N//
N#define ONEWIRE_INIT_ATR        0x00000000
N
N//
N// This define is used in initialization to request no Answer-to-Reset
N// (presence detect) monitor.  The module will delay operations after a bus
N// reset for the expected presence detect period in this case.
N//
N#define ONEWIRE_INIT_NO_ATR     0x00000080
N
N//
N// This define is used in initialization to request standard signal polarity
N// on the 1-Wire bus (pin is driven low to drive bus low).  This is the
N// default.
N//
N#define ONEWIRE_INIT_STD_POL    0x00000000
N
N//
N// This define is used in initialization to request alternate signal polarity
N// on the 1-Wire bus (pin is driven high to drive bus low).
N//
N#define ONEWIRE_INIT_ALT_POL    0x40000000
N
N//
N// This define is used in initialization to request normal 1-Wire operational
N// mode.  This is the default.
N//
N#define ONEWIRE_INIT_1_WIRE_CFG 0x00000000
N
N//
N// This define is used in initialization to request a 2 pin operational
N// mode where one pin is used exclusively for TX operations and the other
N// for RX.
N//
N#define ONEWIRE_INIT_2_WIRE_CFG 0x80000000
N
N//*****************************************************************************
N//
N// Defines for bus status conditions.  These values can be returned by
N// OneWireBusStatus().
N//
N//*****************************************************************************
N
N//
N// This will be set if the bus is busy handling a Read, Write or
N// Reset activity.
N//
N#define ONEWIRE_BUS_STATUS_BUSY 0x00000100
N
N//
N// This will be set if the module did not detect any slave presence pulses
N// after a bus reset.
N//
N#define ONEWIRE_BUS_STATUS_NO_SLAVE                                           \
N                                0x00000200
X#define ONEWIRE_BUS_STATUS_NO_SLAVE                                                                           0x00000200
N
N//
N// This will be set if the bus is being held low outside of a normal Read,
N// Write or Reset activity.
N//
N#define ONEWIRE_BUS_STATUS_STUCK                                              \
N                                0x00000400
X#define ONEWIRE_BUS_STATUS_STUCK                                                                              0x00000400
N
N//*****************************************************************************
N//
N// OneWire operation modes used with OneWireTransaction().
N//
N//*****************************************************************************
N
N//
N// This mode flag indicates a single reset should be issued prior to a write
N// and/or read operation.
N//
N#define ONEWIRE_OP_RESET        0x00000001
N
N//
N// This mode flag indicates a read operation.
N//
N#define ONEWIRE_OP_READ         0x00000002
N
N//
N// This mode flag indicates a write operation.
N//
N#define ONEWIRE_OP_WRITE        0x00000004
N
N//*****************************************************************************
N//
N// OneWire DMA used with OneWireDMAEnable().
N//
N//*****************************************************************************
N
N//
N// This indicates the DMA should issue a 1-Wire bus reset before starting.
N//
N#define ONEWIRE_DMA_BUS_RESET   0x00000001
N
N//
N// The DMA operation will be a single Read after each module transaction.
N//
N#define ONEWIRE_DMA_OP_READ     0x00000002
N
N//
N// The DMA will write values to the 1-Wire interface as each previous DMA
N// write operation completes.
N//
N#define ONEWIRE_DMA_OP_MULTI_WRITE                                            \
N                                0x00000004
X#define ONEWIRE_DMA_OP_MULTI_WRITE                                                                            0x00000004
N
N//
N// The DMA will read values from the 1-Wire interface as each previous DMA
N// read operation completes.
N//
N#define ONEWIRE_DMA_OP_MULTI_READ                                             \
N                                0x00000006
X#define ONEWIRE_DMA_OP_MULTI_READ                                                                             0x00000006
N
N//
N// This Scatter Gather DMA mode is paired with ONEWIRE_DMA_OP_READ to instruct
N// the 1-Wire DMA to initiate an operation at the start of and then on each
N// transition completion thereafter.
N//
N#define ONEWIRE_DMA_MODE_SG     0x00000008
N
N//
N// DMA expects a Read/Write bus operation size of 8 bits.  This should match
N// the uDMA channel setup.
N//
N#define ONEWIRE_DMA_OP_SZ_8     0x00000000
N
N//
N// DMA expects a Read/Write bus operation size of 16 bits.  This should match
N// the uDMA channel setup.
N//
N#define ONEWIRE_DMA_OP_SZ_16    0x00000800
N
N//
N// DMA expects a Read/Write bus operation size of 32 bits.  This should match
N// the uDMA channel setup.
N//
N#define ONEWIRE_DMA_OP_SZ_32    0x00001800
N
N//*****************************************************************************
N//
N// OneWire interrupt defines.  Use in calls to OneWireIntEnable(),
N// OneWireIntDisable(), OneWireIntClear() and returned by OneWireIntStatus().
N//
N//*****************************************************************************
N
N//
N// This interrupt indicates a bus reset has just completed.
N//
N#define ONEWIRE_INT_RESET_DONE  0x00000001
N
N//
N// The interrupt indicates a Read or Write master initiated operation
N// has just completed.
N//
N#define ONEWIRE_INT_OP_DONE     0x00000002
N
N//
N// This interrupt indicates that no presence detect was signaled by a slave
N// on the bus after a reset.
N//
N#define ONEWIRE_INT_NO_SLAVE    0x00000004
N
N//
N// This interrupt indicates the bus is being held low outside of normal
N// operations.
N//
N#define ONEWIRE_INT_STUCK       0x00000008
N
N//
N// This interrupt indicates a OneWire DMA operation has completed.
N//
N#define ONEWIRE_INT_DMA_DONE    0x00000010
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void OneWireBusReset(uint32_t ui32Base);
Nextern uint32_t OneWireBusStatus(uint32_t ui32Base);
Nextern void OneWireDataGet(uint32_t u3i2Base, uint32_t *pui32Data);
Nextern bool OneWireDataGetNonBlocking(uint32_t ui32Base, uint32_t *pui32Data);
Xextern _Bool OneWireDataGetNonBlocking(uint32_t ui32Base, uint32_t *pui32Data);
Nextern void OneWireDMADisable(uint32_t ui32Base, uint32_t ui32DMAFlags);
Nextern void OneWireDMAEnable(uint32_t ui32Base, uint32_t ui32DMAFlags);
Nextern void OneWireInit(uint32_t ui32Base, uint32_t ui32InitFlags);
Nextern void OneWireIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void OneWireIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void OneWireIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void OneWireIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void OneWireIntUnregister(uint32_t ui32Base);
Nextern uint32_t OneWireIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t OneWireIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void OneWireTransaction(uint32_t ui32Base, uint32_t ui32OpFlags,
N                               uint32_t ui32Data, uint32_t ui32BitCnt);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_ONEWIRE_H__
L 25 "GPIO_init.h" 2
N#include "driverlib/pin_map.h"
L 1 "driverlib/pin_map.h" 1
N//*****************************************************************************
N//
N// pin_map.h - Mapping of peripherals to pins for all parts.
N//
N// Copyright (c) 2007-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_PIN_MAP_H__
N#define __DRIVERLIB_PIN_MAP_H__
N
N//*****************************************************************************
N//
N// TM4C1230C3PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1230C3PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1230C3PM
N
N//*****************************************************************************
N//
N// TM4C1230D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1230D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1230D5PM
N
N//*****************************************************************************
N//
N// TM4C1230E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1230E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1230E6PM
N
N//*****************************************************************************
N//
N// TM4C1230H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1230H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1230H6PM
N
N//*****************************************************************************
N//
N// TM4C1231C3PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231C3PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1231C3PM
N
N//*****************************************************************************
N//
N// TM4C1231D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1231D5PM
N
N//*****************************************************************************
N//
N// TM4C1231D5PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231D5PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1231D5PZ
N
N//*****************************************************************************
N//
N// TM4C1231E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1231E6PM
N
N//*****************************************************************************
N//
N// TM4C1231E6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231E6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1231E6PZ
N
N//*****************************************************************************
N//
N// TM4C1231H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1231H6PM
N
N//*****************************************************************************
N//
N// TM4C1231H6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231H6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1231H6PZ
N
N//*****************************************************************************
N//
N// TM4C1232C3PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1232C3PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1232C3PM
N
N//*****************************************************************************
N//
N// TM4C1232D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1232D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1232D5PM
N
N//*****************************************************************************
N//
N// TM4C1232E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1232E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1232E6PM
N
N//*****************************************************************************
N//
N// TM4C1232H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1232H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C1232H6PM
N
N//*****************************************************************************
N//
N// TM4C1233C3PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233C3PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1233C3PM
N
N//*****************************************************************************
N//
N// TM4C1233D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1233D5PM
N
N//*****************************************************************************
N//
N// TM4C1233D5PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233D5PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1233D5PZ
N
N//*****************************************************************************
N//
N// TM4C1233E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1233E6PM
N
N//*****************************************************************************
N//
N// TM4C1233E6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233E6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1233E6PZ
N
N//*****************************************************************************
N//
N// TM4C1233H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C1233H6PM
N
N//*****************************************************************************
N//
N// TM4C1233H6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233H6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1233H6PZ
N
N//*****************************************************************************
N//
N// TM4C1236D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1236D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C1236D5PM
N
N//*****************************************************************************
N//
N// TM4C1236E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1236E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C1236E6PM
N
N//*****************************************************************************
N//
N// TM4C1236H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1236H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C1236H6PM
N
N//*****************************************************************************
N//
N// TM4C1237D5PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237D5PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_TM4C1237D5PM
N
N//*****************************************************************************
N//
N// TM4C1237D5PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237D5PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1237D5PZ
N
N//*****************************************************************************
N//
N// TM4C1237E6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237E6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_TM4C1237E6PM
N
N//*****************************************************************************
N//
N// TM4C1237E6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237E6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1237E6PZ
N
N//*****************************************************************************
N//
N// TM4C1237H6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237H6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_TM4C1237H6PM
N
N//*****************************************************************************
N//
N// TM4C1237H6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237H6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
N#endif // PART_TM4C1237H6PZ
N
N//*****************************************************************************
N//
N// TM4C123AE6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123AE6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C123AE6PM
N
N//*****************************************************************************
N//
N// TM4C123AH6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123AH6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
N#endif // PART_TM4C123AH6PM
N
N//*****************************************************************************
N//
N// TM4C123BE6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BE6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C123BE6PM
N
N//*****************************************************************************
N//
N// TM4C123BE6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BE6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_TM4C123BE6PZ
N
N//*****************************************************************************
N//
N// TM4C123BH6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BH6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S
N#endif // PART_TM4C123BH6PM
N
N//*****************************************************************************
N//
N// TM4C123BH6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BH6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_TM4C123BH6PZ
N
N//*****************************************************************************
N//
N// TM4C123FE6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123FE6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C123FE6PM
N
N//*****************************************************************************
N//
N// TM4C123FH6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123FH6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
N#endif // PART_TM4C123FH6PM
N
N//*****************************************************************************
N//
N// TM4C123GE6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GE6PM
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S
N#endif // PART_TM4C123GE6PM
N
N//*****************************************************************************
N//
N// TM4C123GE6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GE6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_TM4C123GE6PZ
N
N//*****************************************************************************
N//
N// TM4C123GH6PM Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GH6PM
N
N#define GPIO_PA0_U0RX           0x00000001
N#define GPIO_PA0_CAN1RX         0x00000008
N
N#define GPIO_PA1_U0TX           0x00000401
N#define GPIO_PA1_CAN1TX         0x00000408
N
N#define GPIO_PA2_SSI0CLK        0x00000802
N
N#define GPIO_PA3_SSI0FSS        0x00000C02
N
N#define GPIO_PA4_SSI0RX         0x00001002
N
N#define GPIO_PA5_SSI0TX         0x00001402
N
N#define GPIO_PA6_I2C1SCL        0x00001803
N#define GPIO_PA6_M1PWM2         0x00001805
N
N#define GPIO_PA7_I2C1SDA        0x00001C03
N#define GPIO_PA7_M1PWM3         0x00001C05
N
N#define GPIO_PB0_U1RX           0x00010001
N#define GPIO_PB0_T2CCP0         0x00010007
N
N#define GPIO_PB1_U1TX           0x00010401
N#define GPIO_PB1_T2CCP1         0x00010407
N
N#define GPIO_PB2_I2C0SCL        0x00010803
N#define GPIO_PB2_T3CCP0         0x00010807
N
N#define GPIO_PB3_I2C0SDA        0x00010C03
N#define GPIO_PB3_T3CCP1         0x00010C07
N
N#define GPIO_PB4_SSI2CLK        0x00011002
N#define GPIO_PB4_M0PWM2         0x00011004
N#define GPIO_PB4_T1CCP0         0x00011007
N#define GPIO_PB4_CAN0RX         0x00011008
N
N#define GPIO_PB5_SSI2FSS        0x00011402
N#define GPIO_PB5_M0PWM3         0x00011404
N#define GPIO_PB5_T1CCP1         0x00011407
N#define GPIO_PB5_CAN0TX         0x00011408
N
N#define GPIO_PB6_SSI2RX         0x00011802
N#define GPIO_PB6_M0PWM0         0x00011804
N#define GPIO_PB6_T0CCP0         0x00011807
N
N#define GPIO_PB7_SSI2TX         0x00011C02
N#define GPIO_PB7_M0PWM1         0x00011C04
N#define GPIO_PB7_T0CCP1         0x00011C07
N
N#define GPIO_PC0_TCK            0x00020001
N#define GPIO_PC0_SWCLK          0x00020001
N#define GPIO_PC0_T4CCP0         0x00020007
N
N#define GPIO_PC1_TMS            0x00020401
N#define GPIO_PC1_SWDIO          0x00020401
N#define GPIO_PC1_T4CCP1         0x00020407
N
N#define GPIO_PC2_TDI            0x00020801
N#define GPIO_PC2_T5CCP0         0x00020807
N
N#define GPIO_PC3_SWO            0x00020C01
N#define GPIO_PC3_TDO            0x00020C01
N#define GPIO_PC3_T5CCP1         0x00020C07
N
N#define GPIO_PC4_U4RX           0x00021001
N#define GPIO_PC4_U1RX           0x00021002
N#define GPIO_PC4_M0PWM6         0x00021004
N#define GPIO_PC4_IDX1           0x00021006
N#define GPIO_PC4_WT0CCP0        0x00021007
N#define GPIO_PC4_U1RTS          0x00021008
N
N#define GPIO_PC5_U4TX           0x00021401
N#define GPIO_PC5_U1TX           0x00021402
N#define GPIO_PC5_M0PWM7         0x00021404
N#define GPIO_PC5_PHA1           0x00021406
N#define GPIO_PC5_WT0CCP1        0x00021407
N#define GPIO_PC5_U1CTS          0x00021408
N
N#define GPIO_PC6_U3RX           0x00021801
N#define GPIO_PC6_PHB1           0x00021806
N#define GPIO_PC6_WT1CCP0        0x00021807
N#define GPIO_PC6_USB0EPEN       0x00021808
N
N#define GPIO_PC7_U3TX           0x00021C01
N#define GPIO_PC7_WT1CCP1        0x00021C07
N#define GPIO_PC7_USB0PFLT       0x00021C08
N
N#define GPIO_PD0_SSI3CLK        0x00030001
N#define GPIO_PD0_SSI1CLK        0x00030002
N#define GPIO_PD0_I2C3SCL        0x00030003
N#define GPIO_PD0_M0PWM6         0x00030004
N#define GPIO_PD0_M1PWM0         0x00030005
N#define GPIO_PD0_WT2CCP0        0x00030007
N
N#define GPIO_PD1_SSI3FSS        0x00030401
N#define GPIO_PD1_SSI1FSS        0x00030402
N#define GPIO_PD1_I2C3SDA        0x00030403
N#define GPIO_PD1_M0PWM7         0x00030404
N#define GPIO_PD1_M1PWM1         0x00030405
N#define GPIO_PD1_WT2CCP1        0x00030407
N
N#define GPIO_PD2_SSI3RX         0x00030801
N#define GPIO_PD2_SSI1RX         0x00030802
N#define GPIO_PD2_M0FAULT0       0x00030804
N#define GPIO_PD2_WT3CCP0        0x00030807
N#define GPIO_PD2_USB0EPEN       0x00030808
N
N#define GPIO_PD3_SSI3TX         0x00030C01
N#define GPIO_PD3_SSI1TX         0x00030C02
N#define GPIO_PD3_IDX0           0x00030C06
N#define GPIO_PD3_WT3CCP1        0x00030C07
N#define GPIO_PD3_USB0PFLT       0x00030C08
N
N#define GPIO_PD4_U6RX           0x00031001
N#define GPIO_PD4_WT4CCP0        0x00031007
N
N#define GPIO_PD5_U6TX           0x00031401
N#define GPIO_PD5_WT4CCP1        0x00031407
N
N#define GPIO_PD6_U2RX           0x00031801
N#define GPIO_PD6_M0FAULT0       0x00031804
N#define GPIO_PD6_PHA0           0x00031806
N#define GPIO_PD6_WT5CCP0        0x00031807
N
N#define GPIO_PD7_U2TX           0x00031C01
N#define GPIO_PD7_PHB0           0x00031C06
N#define GPIO_PD7_WT5CCP1        0x00031C07
N#define GPIO_PD7_NMI            0x00031C08
N
N#define GPIO_PE0_U7RX           0x00040001
N
N#define GPIO_PE1_U7TX           0x00040401
N
N#define GPIO_PE4_U5RX           0x00041001
N#define GPIO_PE4_I2C2SCL        0x00041003
N#define GPIO_PE4_M0PWM4         0x00041004
N#define GPIO_PE4_M1PWM2         0x00041005
N#define GPIO_PE4_CAN0RX         0x00041008
N
N#define GPIO_PE5_U5TX           0x00041401
N#define GPIO_PE5_I2C2SDA        0x00041403
N#define GPIO_PE5_M0PWM5         0x00041404
N#define GPIO_PE5_M1PWM3         0x00041405
N#define GPIO_PE5_CAN0TX         0x00041408
N
N#define GPIO_PF0_U1RTS          0x00050001
N#define GPIO_PF0_SSI1RX         0x00050002
N#define GPIO_PF0_CAN0RX         0x00050003
N#define GPIO_PF0_M1PWM4         0x00050005
N#define GPIO_PF0_PHA0           0x00050006
N#define GPIO_PF0_T0CCP0         0x00050007
N#define GPIO_PF0_NMI            0x00050008
N#define GPIO_PF0_C0O            0x00050009
N
N#define GPIO_PF1_U1CTS          0x00050401
N#define GPIO_PF1_SSI1TX         0x00050402
N#define GPIO_PF1_M1PWM5         0x00050405
N#define GPIO_PF1_PHB0           0x00050406
N#define GPIO_PF1_T0CCP1         0x00050407
N#define GPIO_PF1_C1O            0x00050409
N#define GPIO_PF1_TRD1           0x0005040E
N
N#define GPIO_PF2_SSI1CLK        0x00050802
N#define GPIO_PF2_M0FAULT0       0x00050804
N#define GPIO_PF2_M1PWM6         0x00050805
N#define GPIO_PF2_T1CCP0         0x00050807
N#define GPIO_PF2_TRD0           0x0005080E
N
N#define GPIO_PF3_SSI1FSS        0x00050C02
N#define GPIO_PF3_CAN0TX         0x00050C03
N#define GPIO_PF3_M1PWM7         0x00050C05
N#define GPIO_PF3_T1CCP1         0x00050C07
N#define GPIO_PF3_TRCLK          0x00050C0E
N
N#define GPIO_PF4_M1FAULT0       0x00051005
N#define GPIO_PF4_IDX0           0x00051006
N#define GPIO_PF4_T2CCP0         0x00051007
N#define GPIO_PF4_USB0EPEN       0x00051008
N
N#endif // PART_TM4C123GH6PM
N
N//*****************************************************************************
N//
N// TM4C123GH6PZ Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GH6PZ
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
N#endif // PART_TM4C123GH6PZ
N
N//*****************************************************************************
N//
N// TM4C1231H6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1231H6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C1231H6PGE
N
N//*****************************************************************************
N//
N// TM4C1233H6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1233H6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C1233H6PGE
N
N//*****************************************************************************
N//
N// TM4C1237H6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1237H6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S
S#define GPIO_PA1_U0TX           0x00000401
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE7_U1RI           0x00041C01
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S
S#define GPIO_PK2_SSI3RX         0x00090802
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C1237H6PGE
N
N//*****************************************************************************
N//
N// TM4C123BH6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BH6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C123BH6PGE
N
N//*****************************************************************************
N//
N// TM4C123BH6ZRB Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123BH6ZRB
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_M0PWM3         0x000D0C01
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_M0PWM4         0x000D1001
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_M0PWM5         0x000D1401
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_M0PWM6         0x000D1801
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_M0PWM7         0x000D1C01
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_M1PWM0         0x000E0001
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_M1PWM1         0x000E0401
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_M1PWM2         0x000E0801
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_M1PWM3         0x000E0C01
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_M1PWM4         0x000E1001
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_M1PWM5         0x000E1401
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_M1PWM6         0x000E1801
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_M1PWM7         0x000E1C01
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_TM4C123BH6ZRB
N
N//*****************************************************************************
N//
N// TM4C123GH6PGE Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GH6PGE
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
N#endif // PART_TM4C123GH6PGE
N
N//*****************************************************************************
N//
N// TM4C123GH6ZRB Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GH6ZRB
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_M0PWM3         0x000D0C01
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_M0PWM4         0x000D1001
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_M0PWM5         0x000D1401
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_M0PWM6         0x000D1801
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_M0PWM7         0x000D1C01
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_M1PWM0         0x000E0001
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_M1PWM1         0x000E0401
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_M1PWM2         0x000E0801
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_M1PWM3         0x000E0C01
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_M1PWM4         0x000E1001
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_M1PWM5         0x000E1401
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_M1PWM6         0x000E1801
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_M1PWM7         0x000E1C01
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_TM4C123GH6ZRB
N
N//*****************************************************************************
N//
N// TM4C123GH6ZXR Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C123GH6ZXR
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_CAN1RX         0x00000008
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_CAN1TX         0x00000408
S
S#define GPIO_PA2_SSI0CLK        0x00000802
S
S#define GPIO_PA3_SSI0FSS        0x00000C02
S
S#define GPIO_PA4_SSI0RX         0x00001002
S
S#define GPIO_PA5_SSI0TX         0x00001402
S
S#define GPIO_PA6_I2C1SCL        0x00001803
S#define GPIO_PA6_M1PWM2         0x00001805
S
S#define GPIO_PA7_I2C1SDA        0x00001C03
S#define GPIO_PA7_M1PWM3         0x00001C05
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_T2CCP0         0x00010007
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_T2CCP1         0x00010407
S
S#define GPIO_PB2_I2C0SCL        0x00010803
S#define GPIO_PB2_T3CCP0         0x00010807
S
S#define GPIO_PB3_I2C0SDA        0x00010C03
S#define GPIO_PB3_T3CCP1         0x00010C07
S
S#define GPIO_PB4_SSI2CLK        0x00011002
S#define GPIO_PB4_M0PWM2         0x00011004
S#define GPIO_PB4_T1CCP0         0x00011007
S#define GPIO_PB4_CAN0RX         0x00011008
S
S#define GPIO_PB5_SSI2FSS        0x00011402
S#define GPIO_PB5_M0PWM3         0x00011404
S#define GPIO_PB5_T1CCP1         0x00011407
S#define GPIO_PB5_CAN0TX         0x00011408
S
S#define GPIO_PB6_SSI2RX         0x00011802
S#define GPIO_PB6_I2C5SCL        0x00011803
S#define GPIO_PB6_M0PWM0         0x00011804
S#define GPIO_PB6_T0CCP0         0x00011807
S
S#define GPIO_PB7_SSI2TX         0x00011C02
S#define GPIO_PB7_I2C5SDA        0x00011C03
S#define GPIO_PB7_M0PWM1         0x00011C04
S#define GPIO_PB7_T0CCP1         0x00011C07
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S#define GPIO_PC0_T4CCP0         0x00020007
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S#define GPIO_PC1_T4CCP1         0x00020407
S
S#define GPIO_PC2_TDI            0x00020801
S#define GPIO_PC2_T5CCP0         0x00020807
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S#define GPIO_PC3_T5CCP1         0x00020C07
S
S#define GPIO_PC4_U4RX           0x00021001
S#define GPIO_PC4_U1RX           0x00021002
S#define GPIO_PC4_M0PWM6         0x00021004
S#define GPIO_PC4_IDX1           0x00021006
S#define GPIO_PC4_WT0CCP0        0x00021007
S#define GPIO_PC4_U1RTS          0x00021008
S
S#define GPIO_PC5_U4TX           0x00021401
S#define GPIO_PC5_U1TX           0x00021402
S#define GPIO_PC5_M0PWM7         0x00021404
S#define GPIO_PC5_PHA1           0x00021406
S#define GPIO_PC5_WT0CCP1        0x00021407
S#define GPIO_PC5_U1CTS          0x00021408
S
S#define GPIO_PC6_U3RX           0x00021801
S#define GPIO_PC6_PHB1           0x00021806
S#define GPIO_PC6_WT1CCP0        0x00021807
S#define GPIO_PC6_USB0EPEN       0x00021808
S
S#define GPIO_PC7_U3TX           0x00021C01
S#define GPIO_PC7_WT1CCP1        0x00021C07
S#define GPIO_PC7_USB0PFLT       0x00021C08
S
S#define GPIO_PD0_SSI3CLK        0x00030001
S#define GPIO_PD0_SSI1CLK        0x00030002
S#define GPIO_PD0_I2C3SCL        0x00030003
S#define GPIO_PD0_M0PWM6         0x00030004
S#define GPIO_PD0_M1PWM0         0x00030005
S#define GPIO_PD0_WT2CCP0        0x00030007
S
S#define GPIO_PD1_SSI3FSS        0x00030401
S#define GPIO_PD1_SSI1FSS        0x00030402
S#define GPIO_PD1_I2C3SDA        0x00030403
S#define GPIO_PD1_M0PWM7         0x00030404
S#define GPIO_PD1_M1PWM1         0x00030405
S#define GPIO_PD1_WT2CCP1        0x00030407
S
S#define GPIO_PD2_SSI3RX         0x00030801
S#define GPIO_PD2_SSI1RX         0x00030802
S#define GPIO_PD2_M0FAULT0       0x00030804
S#define GPIO_PD2_WT3CCP0        0x00030807
S#define GPIO_PD2_USB0EPEN       0x00030808
S
S#define GPIO_PD3_SSI3TX         0x00030C01
S#define GPIO_PD3_SSI1TX         0x00030C02
S#define GPIO_PD3_IDX0           0x00030C06
S#define GPIO_PD3_WT3CCP1        0x00030C07
S#define GPIO_PD3_USB0PFLT       0x00030C08
S
S#define GPIO_PD4_U6RX           0x00031001
S#define GPIO_PD4_WT4CCP0        0x00031007
S
S#define GPIO_PD5_U6TX           0x00031401
S#define GPIO_PD5_WT4CCP1        0x00031407
S
S#define GPIO_PD6_U2RX           0x00031801
S#define GPIO_PD6_M0FAULT0       0x00031804
S#define GPIO_PD6_PHA0           0x00031806
S#define GPIO_PD6_WT5CCP0        0x00031807
S
S#define GPIO_PD7_U2TX           0x00031C01
S#define GPIO_PD7_M0FAULT1       0x00031C04
S#define GPIO_PD7_PHB0           0x00031C06
S#define GPIO_PD7_WT5CCP1        0x00031C07
S#define GPIO_PD7_NMI            0x00031C08
S
S#define GPIO_PE0_U7RX           0x00040001
S
S#define GPIO_PE1_U7TX           0x00040401
S
S#define GPIO_PE4_U5RX           0x00041001
S#define GPIO_PE4_I2C2SCL        0x00041003
S#define GPIO_PE4_M0PWM4         0x00041004
S#define GPIO_PE4_M1PWM2         0x00041005
S#define GPIO_PE4_CAN0RX         0x00041008
S
S#define GPIO_PE5_U5TX           0x00041401
S#define GPIO_PE5_I2C2SDA        0x00041403
S#define GPIO_PE5_M0PWM5         0x00041404
S#define GPIO_PE5_M1PWM3         0x00041405
S#define GPIO_PE5_CAN0TX         0x00041408
S
S#define GPIO_PE6_CAN1RX         0x00041808
S
S#define GPIO_PE7_U1RI           0x00041C01
S#define GPIO_PE7_CAN1TX         0x00041C08
S
S#define GPIO_PF0_U1RTS          0x00050001
S#define GPIO_PF0_SSI1RX         0x00050002
S#define GPIO_PF0_CAN0RX         0x00050003
S#define GPIO_PF0_M1PWM4         0x00050005
S#define GPIO_PF0_PHA0           0x00050006
S#define GPIO_PF0_T0CCP0         0x00050007
S#define GPIO_PF0_NMI            0x00050008
S#define GPIO_PF0_C0O            0x00050009
S#define GPIO_PF0_TRD2           0x0005000E
S
S#define GPIO_PF1_U1CTS          0x00050401
S#define GPIO_PF1_SSI1TX         0x00050402
S#define GPIO_PF1_M1PWM5         0x00050405
S#define GPIO_PF1_PHB0           0x00050406
S#define GPIO_PF1_T0CCP1         0x00050407
S#define GPIO_PF1_C1O            0x00050409
S#define GPIO_PF1_TRD1           0x0005040E
S
S#define GPIO_PF2_U1DCD          0x00050801
S#define GPIO_PF2_SSI1CLK        0x00050802
S#define GPIO_PF2_M0FAULT0       0x00050804
S#define GPIO_PF2_M1PWM6         0x00050805
S#define GPIO_PF2_T1CCP0         0x00050807
S#define GPIO_PF2_C2O            0x00050809
S#define GPIO_PF2_TRD0           0x0005080E
S
S#define GPIO_PF3_U1DSR          0x00050C01
S#define GPIO_PF3_SSI1FSS        0x00050C02
S#define GPIO_PF3_CAN0TX         0x00050C03
S#define GPIO_PF3_M0FAULT1       0x00050C04
S#define GPIO_PF3_M1PWM7         0x00050C05
S#define GPIO_PF3_T1CCP1         0x00050C07
S#define GPIO_PF3_TRCLK          0x00050C0E
S
S#define GPIO_PF4_U1DTR          0x00051001
S#define GPIO_PF4_M0FAULT2       0x00051004
S#define GPIO_PF4_M1FAULT0       0x00051005
S#define GPIO_PF4_IDX0           0x00051006
S#define GPIO_PF4_T2CCP0         0x00051007
S#define GPIO_PF4_USB0EPEN       0x00051008
S#define GPIO_PF4_TRD3           0x0005100E
S
S#define GPIO_PF5_M0FAULT3       0x00051404
S#define GPIO_PF5_T2CCP1         0x00051407
S#define GPIO_PF5_USB0PFLT       0x00051408
S
S#define GPIO_PF6_I2C2SCL        0x00051803
S#define GPIO_PF6_T3CCP0         0x00051807
S
S#define GPIO_PF7_I2C2SDA        0x00051C03
S#define GPIO_PF7_M1FAULT0       0x00051C05
S#define GPIO_PF7_T3CCP1         0x00051C07
S
S#define GPIO_PG0_I2C3SCL        0x00060003
S#define GPIO_PG0_M1FAULT1       0x00060005
S#define GPIO_PG0_PHA1           0x00060006
S#define GPIO_PG0_T4CCP0         0x00060007
S
S#define GPIO_PG1_I2C3SDA        0x00060403
S#define GPIO_PG1_M1FAULT2       0x00060405
S#define GPIO_PG1_PHB1           0x00060406
S#define GPIO_PG1_T4CCP1         0x00060407
S
S#define GPIO_PG2_I2C4SCL        0x00060803
S#define GPIO_PG2_M0FAULT1       0x00060804
S#define GPIO_PG2_M1PWM0         0x00060805
S#define GPIO_PG2_T5CCP0         0x00060807
S
S#define GPIO_PG3_I2C4SDA        0x00060C03
S#define GPIO_PG3_M0FAULT2       0x00060C04
S#define GPIO_PG3_M1PWM1         0x00060C05
S#define GPIO_PG3_PHA1           0x00060C06
S#define GPIO_PG3_T5CCP1         0x00060C07
S
S#define GPIO_PG4_U2RX           0x00061001
S#define GPIO_PG4_I2C1SCL        0x00061003
S#define GPIO_PG4_M0PWM4         0x00061004
S#define GPIO_PG4_M1PWM2         0x00061005
S#define GPIO_PG4_PHB1           0x00061006
S#define GPIO_PG4_WT0CCP0        0x00061007
S#define GPIO_PG4_USB0EPEN       0x00061008
S
S#define GPIO_PG5_U2TX           0x00061401
S#define GPIO_PG5_I2C1SDA        0x00061403
S#define GPIO_PG5_M0PWM5         0x00061404
S#define GPIO_PG5_M1PWM3         0x00061405
S#define GPIO_PG5_IDX1           0x00061406
S#define GPIO_PG5_WT0CCP1        0x00061407
S#define GPIO_PG5_USB0PFLT       0x00061408
S
S#define GPIO_PG6_I2C5SCL        0x00061803
S#define GPIO_PG6_M0PWM6         0x00061804
S#define GPIO_PG6_WT1CCP0        0x00061807
S
S#define GPIO_PG7_I2C5SDA        0x00061C03
S#define GPIO_PG7_M0PWM7         0x00061C04
S#define GPIO_PG7_IDX1           0x00061C05
S#define GPIO_PG7_WT1CCP1        0x00061C07
S
S#define GPIO_PH0_SSI3CLK        0x00070002
S#define GPIO_PH0_M0PWM0         0x00070004
S#define GPIO_PH0_M0FAULT0       0x00070006
S#define GPIO_PH0_WT2CCP0        0x00070007
S
S#define GPIO_PH1_SSI3FSS        0x00070402
S#define GPIO_PH1_M0PWM1         0x00070404
S#define GPIO_PH1_IDX0           0x00070405
S#define GPIO_PH1_M0FAULT1       0x00070406
S#define GPIO_PH1_WT2CCP1        0x00070407
S
S#define GPIO_PH2_SSI3RX         0x00070802
S#define GPIO_PH2_M0PWM2         0x00070804
S#define GPIO_PH2_M0FAULT2       0x00070806
S#define GPIO_PH2_WT5CCP0        0x00070807
S
S#define GPIO_PH3_SSI3TX         0x00070C02
S#define GPIO_PH3_M0PWM3         0x00070C04
S#define GPIO_PH3_M0FAULT3       0x00070C06
S#define GPIO_PH3_WT5CCP1        0x00070C07
S
S#define GPIO_PH4_SSI2CLK        0x00071002
S#define GPIO_PH4_M0PWM4         0x00071004
S#define GPIO_PH4_PHA0           0x00071005
S#define GPIO_PH4_WT3CCP0        0x00071007
S
S#define GPIO_PH5_SSI2FSS        0x00071402
S#define GPIO_PH5_M0PWM5         0x00071404
S#define GPIO_PH5_PHB0           0x00071405
S#define GPIO_PH5_WT3CCP1        0x00071407
S
S#define GPIO_PH6_SSI2RX         0x00071802
S#define GPIO_PH6_M0PWM6         0x00071804
S#define GPIO_PH6_WT4CCP0        0x00071807
S
S#define GPIO_PH7_SSI2TX         0x00071C02
S#define GPIO_PH7_M0PWM7         0x00071C04
S#define GPIO_PH7_WT4CCP1        0x00071C07
S
S#define GPIO_PJ0_U4RX           0x00080001
S#define GPIO_PJ0_T1CCP0         0x00080007
S
S#define GPIO_PJ1_U4TX           0x00080401
S#define GPIO_PJ1_T1CCP1         0x00080407
S
S#define GPIO_PJ2_U5RX           0x00080801
S#define GPIO_PJ2_IDX0           0x00080805
S#define GPIO_PJ2_T2CCP0         0x00080807
S
S#define GPIO_PJ3_U5TX           0x00080C01
S#define GPIO_PJ3_T2CCP1         0x00080C07
S
S#define GPIO_PJ4_U6RX           0x00081001
S#define GPIO_PJ4_T3CCP0         0x00081007
S
S#define GPIO_PJ5_U6TX           0x00081401
S#define GPIO_PJ5_T3CCP1         0x00081407
S
S#define GPIO_PK0_SSI3CLK        0x00090002
S#define GPIO_PK0_M1FAULT0       0x00090006
S
S#define GPIO_PK1_SSI3FSS        0x00090402
S#define GPIO_PK1_M1FAULT1       0x00090406
S
S#define GPIO_PK2_SSI3RX         0x00090802
S#define GPIO_PK2_M1FAULT2       0x00090806
S
S#define GPIO_PK3_SSI3TX         0x00090C02
S#define GPIO_PK3_M1FAULT3       0x00090C06
S
S#define GPIO_PK4_U7RX           0x00091001
S#define GPIO_PK4_M0FAULT0       0x00091006
S#define GPIO_PK4_RTCCLK         0x00091007
S#define GPIO_PK4_C0O            0x00091008
S
S#define GPIO_PK5_U7TX           0x00091401
S#define GPIO_PK5_M0FAULT1       0x00091406
S#define GPIO_PK5_C1O            0x00091408
S
S#define GPIO_PK6_M0FAULT2       0x00091806
S#define GPIO_PK6_WT1CCP0        0x00091807
S#define GPIO_PK6_C2O            0x00091808
S
S#define GPIO_PK7_M0FAULT3       0x00091C06
S#define GPIO_PK7_WT1CCP1        0x00091C07
S
S#define GPIO_PL0_T0CCP0         0x000A0007
S#define GPIO_PL0_WT0CCP0        0x000A0008
S
S#define GPIO_PL1_T0CCP1         0x000A0407
S#define GPIO_PL1_WT0CCP1        0x000A0408
S
S#define GPIO_PL2_T1CCP0         0x000A0807
S#define GPIO_PL2_WT1CCP0        0x000A0808
S
S#define GPIO_PL3_T1CCP1         0x000A0C07
S#define GPIO_PL3_WT1CCP1        0x000A0C08
S
S#define GPIO_PL4_T2CCP0         0x000A1007
S#define GPIO_PL4_WT2CCP0        0x000A1008
S
S#define GPIO_PL5_T2CCP1         0x000A1407
S#define GPIO_PL5_WT2CCP1        0x000A1408
S
S#define GPIO_PL6_T3CCP0         0x000A1807
S#define GPIO_PL6_WT3CCP0        0x000A1808
S
S#define GPIO_PL7_T3CCP1         0x000A1C07
S#define GPIO_PL7_WT3CCP1        0x000A1C08
S
S#define GPIO_PM0_T4CCP0         0x000B0007
S#define GPIO_PM0_WT4CCP0        0x000B0008
S
S#define GPIO_PM1_T4CCP1         0x000B0407
S#define GPIO_PM1_WT4CCP1        0x000B0408
S
S#define GPIO_PM2_T5CCP0         0x000B0807
S#define GPIO_PM2_WT5CCP0        0x000B0808
S
S#define GPIO_PM3_T5CCP1         0x000B0C07
S#define GPIO_PM3_WT5CCP1        0x000B0C08
S
S#define GPIO_PM6_M0PWM4         0x000B1802
S#define GPIO_PM6_WT0CCP0        0x000B1807
S
S#define GPIO_PM7_M0PWM5         0x000B1C02
S#define GPIO_PM7_WT0CCP1        0x000B1C07
S
S#define GPIO_PN0_CAN0RX         0x000C0001
S
S#define GPIO_PN1_CAN0TX         0x000C0401
S
S#define GPIO_PN2_M0PWM6         0x000C0802
S#define GPIO_PN2_WT2CCP0        0x000C0807
S
S#define GPIO_PN3_M0PWM7         0x000C0C02
S#define GPIO_PN3_WT2CCP1        0x000C0C07
S
S#define GPIO_PN4_M1PWM4         0x000C1002
S#define GPIO_PN4_WT3CCP0        0x000C1007
S
S#define GPIO_PN5_M1PWM5         0x000C1402
S#define GPIO_PN5_WT3CCP1        0x000C1407
S
S#define GPIO_PN6_M1PWM6         0x000C1802
S#define GPIO_PN6_WT4CCP0        0x000C1807
S
S#define GPIO_PN7_M1PWM7         0x000C1C02
S#define GPIO_PN7_WT4CCP1        0x000C1C07
S
S#define GPIO_PP0_M0PWM0         0x000D0001
S#define GPIO_PP0_T4CCP0         0x000D0007
S
S#define GPIO_PP1_M0PWM1         0x000D0401
S#define GPIO_PP1_T4CCP1         0x000D0407
S
S#define GPIO_PP2_M0PWM2         0x000D0801
S#define GPIO_PP2_T5CCP0         0x000D0807
S
S#define GPIO_PP3_M0PWM3         0x000D0C01
S#define GPIO_PP3_T5CCP1         0x000D0C07
S
S#define GPIO_PP4_M0PWM4         0x000D1001
S#define GPIO_PP4_WT0CCP0        0x000D1007
S
S#define GPIO_PP5_M0PWM5         0x000D1401
S#define GPIO_PP5_WT0CCP1        0x000D1407
S
S#define GPIO_PP6_M0PWM6         0x000D1801
S#define GPIO_PP6_WT1CCP0        0x000D1807
S
S#define GPIO_PP7_M0PWM7         0x000D1C01
S#define GPIO_PP7_WT1CCP1        0x000D1C07
S
S#define GPIO_PQ0_M1PWM0         0x000E0001
S#define GPIO_PQ0_WT2CCP0        0x000E0007
S
S#define GPIO_PQ1_M1PWM1         0x000E0401
S#define GPIO_PQ1_WT2CCP1        0x000E0407
S
S#define GPIO_PQ2_M1PWM2         0x000E0801
S#define GPIO_PQ2_WT3CCP0        0x000E0807
S
S#define GPIO_PQ3_M1PWM3         0x000E0C01
S#define GPIO_PQ3_WT3CCP1        0x000E0C07
S
S#define GPIO_PQ4_M1PWM4         0x000E1001
S#define GPIO_PQ4_WT4CCP0        0x000E1007
S
S#define GPIO_PQ5_M1PWM5         0x000E1401
S#define GPIO_PQ5_WT4CCP1        0x000E1407
S
S#define GPIO_PQ6_M1PWM6         0x000E1801
S#define GPIO_PQ6_WT5CCP0        0x000E1807
S
S#define GPIO_PQ7_M1PWM7         0x000E1C01
S#define GPIO_PQ7_WT5CCP1        0x000E1C07
S
N#endif // PART_TM4C123GH6ZXR
N
N//*****************************************************************************
N//
N// TM4C1290NCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1290NCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
N#endif // PART_TM4C1290NCPDT
N
N//*****************************************************************************
N//
N// TM4C1290NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1290NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C1290NCZAD
N
N//*****************************************************************************
N//
N// TM4C1292NCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1292NCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
N#endif // PART_TM4C1292NCPDT
N
N//*****************************************************************************
N//
N// TM4C1292NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1292NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_EN0TXER        0x000C180E
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_EN0TXEN        0x000F1C0E
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_EN0TXD0        0x0010100E
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_EN0TXD1        0x0010140E
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_EN0RXER        0x0010180E
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_EN0RXDV        0x00101C0E
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_EN0RXD0        0x0011000E
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_EN0RXD1        0x0011040E
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C1292NCZAD
N
N//*****************************************************************************
N//
N// TM4C1294KCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1294KCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
N#endif // PART_TM4C1294KCPDT
N
N//*****************************************************************************
N//
N// TM4C1294NCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1294NCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
N#endif // PART_TM4C1294NCPDT
N
N//*****************************************************************************
N//
N// TM4C1294NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1294NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C1294NCZAD
N
N//*****************************************************************************
N//
N// TM4C1297NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1297NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C1297NCZAD
N
N//*****************************************************************************
N//
N// TM4C1299KCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1299KCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C1299KCZAD
N
N//*****************************************************************************
N//
N// TM4C1299NCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C1299NCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C1299NCZAD
N
N//*****************************************************************************
N//
N// TM4C129CNCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129CNCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
N#endif // PART_TM4C129CNCPDT
N
N//*****************************************************************************
N//
N// TM4C129CNCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129CNCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C129CNCZAD
N
N//*****************************************************************************
N//
N// TM4C129DNCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129DNCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
N#endif // PART_TM4C129DNCPDT
N
N//*****************************************************************************
N//
N// TM4C129DNCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129DNCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_EN0TXER        0x000C180E
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_EN0TXEN        0x000F1C0E
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_EN0TXD0        0x0010100E
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_EN0TXD1        0x0010140E
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_EN0RXER        0x0010180E
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_EN0RXDV        0x00101C0E
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_EN0RXD0        0x0011000E
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_EN0RXD1        0x0011040E
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C129DNCZAD
N
N//*****************************************************************************
N//
N// TM4C129EKCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129EKCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
N#endif // PART_TM4C129EKCPDT
N
N//*****************************************************************************
N//
N// TM4C129ENCPDT Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129ENCPDT
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
N#endif // PART_TM4C129ENCPDT
N
N//*****************************************************************************
N//
N// TM4C129ENCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129ENCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S
S#define GPIO_PJ4_U3RTS          0x00081001
S
S#define GPIO_PJ5_U3CTS          0x00081401
S
S#define GPIO_PJ6_U4RTS          0x00081801
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S
N#endif // PART_TM4C129ENCZAD
N
N//*****************************************************************************
N//
N// TM4C129LNCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129LNCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C129LNCZAD
N
N//*****************************************************************************
N//
N// TM4C129XKCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129XKCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S#define GPIO_PE3_OWIRE          0x00040C05
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_OWIRE          0x00061005
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_OWALT          0x00061405
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_OWIRE          0x00061805
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_OWIRE          0x00061C05
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_EN0TXER        0x000C180E
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_OWIRE          0x000D1004
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_OWALT          0x000D1404
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PP7_OWIRE          0x000D1C05
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_EN0TXEN        0x000F1C0E
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_EN0TXD0        0x0010100E
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_EN0TXD1        0x0010140E
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_EN0RXER        0x0010180E
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_EN0RXDV        0x00101C0E
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_EN0RXD0        0x0011000E
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_EN0RXD1        0x0011040E
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C129XKCZAD
N
N//*****************************************************************************
N//
N// TM4C129XNCZAD Port/Pin Mapping Definitions
N//
N//*****************************************************************************
N#ifdef PART_TM4C129XNCZAD
S
S#define GPIO_PA0_U0RX           0x00000001
S#define GPIO_PA0_I2C9SCL        0x00000002
S#define GPIO_PA0_T0CCP0         0x00000003
S#define GPIO_PA0_CAN0RX         0x00000007
S
S#define GPIO_PA1_U0TX           0x00000401
S#define GPIO_PA1_I2C9SDA        0x00000402
S#define GPIO_PA1_T0CCP1         0x00000403
S#define GPIO_PA1_CAN0TX         0x00000407
S
S#define GPIO_PA2_U4RX           0x00000801
S#define GPIO_PA2_I2C8SCL        0x00000802
S#define GPIO_PA2_T1CCP0         0x00000803
S#define GPIO_PA2_SSI0CLK        0x0000080F
S
S#define GPIO_PA3_U4TX           0x00000C01
S#define GPIO_PA3_I2C8SDA        0x00000C02
S#define GPIO_PA3_T1CCP1         0x00000C03
S#define GPIO_PA3_SSI0FSS        0x00000C0F
S
S#define GPIO_PA4_U3RX           0x00001001
S#define GPIO_PA4_T2CCP0         0x00001003
S#define GPIO_PA4_I2C7SCL        0x00001002
S#define GPIO_PA4_SSI0XDAT0      0x0000100F
S
S#define GPIO_PA5_U3TX           0x00001401
S#define GPIO_PA5_T2CCP1         0x00001403
S#define GPIO_PA5_I2C7SDA        0x00001402
S#define GPIO_PA5_SSI0XDAT1      0x0000140F
S
S#define GPIO_PA6_U2RX           0x00001801
S#define GPIO_PA6_I2C6SCL        0x00001802
S#define GPIO_PA6_T3CCP0         0x00001803
S#define GPIO_PA6_USB0EPEN       0x00001805
S#define GPIO_PA6_SSI0XDAT2      0x0000180D
S#define GPIO_PA6_EN0RXCK        0x0000180E
S#define GPIO_PA6_EPI0S8         0x0000180F
S
S#define GPIO_PA7_U2TX           0x00001C01
S#define GPIO_PA7_I2C6SDA        0x00001C02
S#define GPIO_PA7_T3CCP1         0x00001C03
S#define GPIO_PA7_USB0PFLT       0x00001C05
S#define GPIO_PA7_USB0EPEN       0x00001C0B
S#define GPIO_PA7_SSI0XDAT3      0x00001C0D
S#define GPIO_PA7_EPI0S9         0x00001C0F
S
S#define GPIO_PB0_U1RX           0x00010001
S#define GPIO_PB0_I2C5SCL        0x00010002
S#define GPIO_PB0_CAN1RX         0x00010007
S#define GPIO_PB0_T4CCP0         0x00010003
S
S#define GPIO_PB1_U1TX           0x00010401
S#define GPIO_PB1_I2C5SDA        0x00010402
S#define GPIO_PB1_CAN1TX         0x00010407
S#define GPIO_PB1_T4CCP1         0x00010403
S
S#define GPIO_PB2_T5CCP0         0x00010803
S#define GPIO_PB2_I2C0SCL        0x00010802
S#define GPIO_PB2_EN0MDC         0x00010805
S#define GPIO_PB2_USB0STP        0x0001080E
S#define GPIO_PB2_EPI0S27        0x0001080F
S
S#define GPIO_PB3_I2C0SDA        0x00010C02
S#define GPIO_PB3_T5CCP1         0x00010C03
S#define GPIO_PB3_EN0MDIO        0x00010C05
S#define GPIO_PB3_USB0CLK        0x00010C0E
S#define GPIO_PB3_EPI0S28        0x00010C0F
S
S#define GPIO_PB4_U0CTS          0x00011001
S#define GPIO_PB4_I2C5SCL        0x00011002
S#define GPIO_PB4_SSI1FSS        0x0001100F
S
S#define GPIO_PB5_U0RTS          0x00011401
S#define GPIO_PB5_I2C5SDA        0x00011402
S#define GPIO_PB5_SSI1CLK        0x0001140F
S
S#define GPIO_PB6_I2C6SCL        0x00011802
S#define GPIO_PB6_T6CCP0         0x00011803
S
S#define GPIO_PB7_I2C6SDA        0x00011C02
S#define GPIO_PB7_T6CCP1         0x00011C03
S
S#define GPIO_PC0_TCK            0x00020001
S#define GPIO_PC0_SWCLK          0x00020001
S
S#define GPIO_PC1_TMS            0x00020401
S#define GPIO_PC1_SWDIO          0x00020401
S
S#define GPIO_PC2_TDI            0x00020801
S
S#define GPIO_PC3_SWO            0x00020C01
S#define GPIO_PC3_TDO            0x00020C01
S
S#define GPIO_PC4_U7RX           0x00021001
S#define GPIO_PC4_T7CCP0         0x00021003
S#define GPIO_PC4_EPI0S7         0x0002100F
S
S#define GPIO_PC5_U7TX           0x00021401
S#define GPIO_PC5_T7CCP1         0x00021403
S#define GPIO_PC5_RTCCLK         0x00021407
S#define GPIO_PC5_EPI0S6         0x0002140F
S
S#define GPIO_PC6_U5RX           0x00021801
S#define GPIO_PC6_EPI0S5         0x0002180F
S
S#define GPIO_PC7_U5TX           0x00021C01
S#define GPIO_PC7_EPI0S4         0x00021C0F
S
S#define GPIO_PD0_I2C7SCL        0x00030002
S#define GPIO_PD0_T0CCP0         0x00030003
S#define GPIO_PD0_C0O            0x00030005
S#define GPIO_PD0_SSI2XDAT1      0x0003000F
S
S#define GPIO_PD1_I2C7SDA        0x00030402
S#define GPIO_PD1_T0CCP1         0x00030403
S#define GPIO_PD1_C1O            0x00030405
S#define GPIO_PD1_SSI2XDAT0      0x0003040F
S
S#define GPIO_PD2_I2C8SCL        0x00030802
S#define GPIO_PD2_T1CCP0         0x00030803
S#define GPIO_PD2_C2O            0x00030805
S#define GPIO_PD2_SSI2FSS        0x0003080F
S
S#define GPIO_PD3_I2C8SDA        0x00030C02
S#define GPIO_PD3_T1CCP1         0x00030C03
S#define GPIO_PD3_SSI2CLK        0x00030C0F
S
S#define GPIO_PD4_U2RX           0x00031001
S#define GPIO_PD4_T3CCP0         0x00031003
S#define GPIO_PD4_SSI1XDAT2      0x0003100F
S
S#define GPIO_PD5_U2TX           0x00031401
S#define GPIO_PD5_T3CCP1         0x00031403
S#define GPIO_PD5_SSI1XDAT3      0x0003140F
S
S#define GPIO_PD6_U2RTS          0x00031801
S#define GPIO_PD6_T4CCP0         0x00031803
S#define GPIO_PD6_USB0EPEN       0x00031805
S#define GPIO_PD6_SSI2XDAT3      0x0003180F
S
S#define GPIO_PD7_U2CTS          0x00031C01
S#define GPIO_PD7_T4CCP1         0x00031C03
S#define GPIO_PD7_USB0PFLT       0x00031C05
S#define GPIO_PD7_NMI            0x00031C08
S#define GPIO_PD7_SSI2XDAT2      0x00031C0F
S
S#define GPIO_PE0_U1RTS          0x00040001
S
S#define GPIO_PE1_U1DSR          0x00040401
S
S#define GPIO_PE2_U1DCD          0x00040801
S
S#define GPIO_PE3_U1DTR          0x00040C01
S#define GPIO_PE3_OWIRE          0x00040C05
S
S#define GPIO_PE4_U1RI           0x00041001
S#define GPIO_PE4_SSI1XDAT0      0x0004100F
S
S#define GPIO_PE5_SSI1XDAT1      0x0004140F
S
S#define GPIO_PE6_U0CTS          0x00041801
S#define GPIO_PE6_I2C9SCL        0x00041802
S
S#define GPIO_PE7_U0RTS          0x00041C01
S#define GPIO_PE7_I2C9SDA        0x00041C02
S#define GPIO_PE7_NMI            0x00041C08
S
S#define GPIO_PF0_EN0LED0        0x00050005
S#define GPIO_PF0_M0PWM0         0x00050006
S#define GPIO_PF0_SSI3XDAT1      0x0005000E
S#define GPIO_PF0_TRD2           0x0005000F
S
S#define GPIO_PF1_EN0LED2        0x00050405
S#define GPIO_PF1_M0PWM1         0x00050406
S#define GPIO_PF1_SSI3XDAT0      0x0005040E
S#define GPIO_PF1_TRD1           0x0005040F
S
S#define GPIO_PF2_EN0MDC         0x00050805
S#define GPIO_PF2_M0PWM2         0x00050806
S#define GPIO_PF2_SSI3FSS        0x0005080E
S#define GPIO_PF2_TRD0           0x0005080F
S
S#define GPIO_PF3_EN0MDIO        0x00050C05
S#define GPIO_PF3_M0PWM3         0x00050C06
S#define GPIO_PF3_SSI3CLK        0x00050C0E
S#define GPIO_PF3_TRCLK          0x00050C0F
S
S#define GPIO_PF4_EN0LED1        0x00051005
S#define GPIO_PF4_M0FAULT0       0x00051006
S#define GPIO_PF4_SSI3XDAT2      0x0005100E
S#define GPIO_PF4_TRD3           0x0005100F
S
S#define GPIO_PF5_SSI3XDAT3      0x0005140E
S
S#define GPIO_PF6_LCDMCLK        0x0005180F
S
S#define GPIO_PF7_LCDDATA02      0x00051C0F
S
S#define GPIO_PG0_I2C1SCL        0x00060002
S#define GPIO_PG0_EN0PPS         0x00060005
S#define GPIO_PG0_M0PWM4         0x00060006
S#define GPIO_PG0_EPI0S11        0x0006000F
S
S#define GPIO_PG1_I2C1SDA        0x00060402
S#define GPIO_PG1_M0PWM5         0x00060406
S#define GPIO_PG1_EPI0S10        0x0006040F
S
S#define GPIO_PG2_I2C2SCL        0x00060802
S#define GPIO_PG2_EN0TXCK        0x0006080E
S#define GPIO_PG2_SSI2XDAT3      0x0006080F
S
S#define GPIO_PG3_I2C2SDA        0x00060C02
S#define GPIO_PG3_EN0TXEN        0x00060C0E
S#define GPIO_PG3_SSI2XDAT2      0x00060C0F
S
S#define GPIO_PG4_U0CTS          0x00061001
S#define GPIO_PG4_I2C3SCL        0x00061002
S#define GPIO_PG4_OWIRE          0x00061005
S#define GPIO_PG4_EN0TXD0        0x0006100E
S#define GPIO_PG4_SSI2XDAT1      0x0006100F
S
S#define GPIO_PG5_U0RTS          0x00061401
S#define GPIO_PG5_I2C3SDA        0x00061402
S#define GPIO_PG5_OWALT          0x00061405
S#define GPIO_PG5_EN0TXD1        0x0006140E
S#define GPIO_PG5_SSI2XDAT0      0x0006140F
S
S#define GPIO_PG6_I2C4SCL        0x00061802
S#define GPIO_PG6_OWIRE          0x00061805
S#define GPIO_PG6_EN0RXER        0x0006180E
S#define GPIO_PG6_SSI2FSS        0x0006180F
S
S#define GPIO_PG7_I2C4SDA        0x00061C02
S#define GPIO_PG7_OWIRE          0x00061C05
S#define GPIO_PG7_EN0RXDV        0x00061C0E
S#define GPIO_PG7_SSI2CLK        0x00061C0F
S
S#define GPIO_PH0_U0RTS          0x00070001
S#define GPIO_PH0_EPI0S0         0x0007000F
S
S#define GPIO_PH1_U0CTS          0x00070401
S#define GPIO_PH1_EPI0S1         0x0007040F
S
S#define GPIO_PH2_U0DCD          0x00070801
S#define GPIO_PH2_EPI0S2         0x0007080F
S
S#define GPIO_PH3_U0DSR          0x00070C01
S#define GPIO_PH3_EPI0S3         0x00070C0F
S
S#define GPIO_PH4_U0DTR          0x00071001
S
S#define GPIO_PH5_U0RI           0x00071401
S#define GPIO_PH5_EN0PPS         0x00071405
S
S#define GPIO_PH6_U5RX           0x00071801
S#define GPIO_PH6_U7RX           0x00071802
S
S#define GPIO_PH7_U5TX           0x00071C01
S#define GPIO_PH7_U7TX           0x00071C02
S
S#define GPIO_PJ0_U3RX           0x00080001
S#define GPIO_PJ0_EN0PPS         0x00080005
S
S#define GPIO_PJ1_U3TX           0x00080401
S
S#define GPIO_PJ2_U2RTS          0x00080801
S#define GPIO_PJ2_LCDDATA14      0x0008080F
S
S#define GPIO_PJ3_U2CTS          0x00080C01
S#define GPIO_PJ3_LCDDATA15      0x00080C0F
S
S#define GPIO_PJ4_U3RTS          0x00081001
S#define GPIO_PJ4_LCDDATA16      0x0008100F
S
S#define GPIO_PJ5_U3CTS          0x00081401
S#define GPIO_PJ5_LCDDATA17      0x0008140F
S
S#define GPIO_PJ6_U4RTS          0x00081801
S#define GPIO_PJ6_LCDAC          0x0008180F
S
S#define GPIO_PJ7_U4CTS          0x00081C01
S
S#define GPIO_PK0_U4RX           0x00090001
S#define GPIO_PK0_EPI0S0         0x0009000F
S
S#define GPIO_PK1_U4TX           0x00090401
S#define GPIO_PK1_EPI0S1         0x0009040F
S
S#define GPIO_PK2_U4RTS          0x00090801
S#define GPIO_PK2_EPI0S2         0x0009080F
S
S#define GPIO_PK3_U4CTS          0x00090C01
S#define GPIO_PK3_EPI0S3         0x00090C0F
S
S#define GPIO_PK4_I2C3SCL        0x00091002
S#define GPIO_PK4_EN0LED0        0x00091005
S#define GPIO_PK4_M0PWM6         0x00091006
S#define GPIO_PK4_EN0INTRN       0x00091007
S#define GPIO_PK4_EN0RXD3        0x0009100E
S#define GPIO_PK4_EPI0S32        0x0009100F
S
S#define GPIO_PK5_I2C3SDA        0x00091402
S#define GPIO_PK5_EN0LED2        0x00091405
S#define GPIO_PK5_M0PWM7         0x00091406
S#define GPIO_PK5_EN0RXD2        0x0009140E
S#define GPIO_PK5_EPI0S31        0x0009140F
S
S#define GPIO_PK6_I2C4SCL        0x00091802
S#define GPIO_PK6_EN0LED1        0x00091805
S#define GPIO_PK6_M0FAULT1       0x00091806
S#define GPIO_PK6_EN0TXD2        0x0009180E
S#define GPIO_PK6_EPI0S25        0x0009180F
S
S#define GPIO_PK7_U0RI           0x00091C01
S#define GPIO_PK7_I2C4SDA        0x00091C02
S#define GPIO_PK7_RTCCLK         0x00091C05
S#define GPIO_PK7_M0FAULT2       0x00091C06
S#define GPIO_PK7_EN0TXD3        0x00091C0E
S#define GPIO_PK7_EPI0S24        0x00091C0F
S
S#define GPIO_PL0_I2C2SDA        0x000A0002
S#define GPIO_PL0_M0FAULT3       0x000A0006
S#define GPIO_PL0_USB0D0         0x000A000E
S#define GPIO_PL0_EPI0S16        0x000A000F
S
S#define GPIO_PL1_I2C2SCL        0x000A0402
S#define GPIO_PL1_PHA0           0x000A0406
S#define GPIO_PL1_USB0D1         0x000A040E
S#define GPIO_PL1_EPI0S17        0x000A040F
S
S#define GPIO_PL2_C0O            0x000A0805
S#define GPIO_PL2_PHB0           0x000A0806
S#define GPIO_PL2_USB0D2         0x000A080E
S#define GPIO_PL2_EPI0S18        0x000A080F
S
S#define GPIO_PL3_C1O            0x000A0C05
S#define GPIO_PL3_IDX0           0x000A0C06
S#define GPIO_PL3_USB0D3         0x000A0C0E
S#define GPIO_PL3_EPI0S19        0x000A0C0F
S
S#define GPIO_PL4_T0CCP0         0x000A1003
S#define GPIO_PL4_USB0D4         0x000A100E
S#define GPIO_PL4_EPI0S26        0x000A100F
S
S#define GPIO_PL5_T0CCP1         0x000A1403
S#define GPIO_PL5_EPI0S33        0x000A140F
S#define GPIO_PL5_USB0D5         0x000A140E
S
S#define GPIO_PL6_T1CCP0         0x000A1803
S
S#define GPIO_PL7_T1CCP1         0x000A1C03
S
S#define GPIO_PM0_T2CCP0         0x000B0003
S#define GPIO_PM0_EPI0S15        0x000B000F
S
S#define GPIO_PM1_T2CCP1         0x000B0403
S#define GPIO_PM1_EPI0S14        0x000B040F
S
S#define GPIO_PM2_T3CCP0         0x000B0803
S#define GPIO_PM2_EPI0S13        0x000B080F
S
S#define GPIO_PM3_T3CCP1         0x000B0C03
S#define GPIO_PM3_EPI0S12        0x000B0C0F
S
S#define GPIO_PM4_U0CTS          0x000B1001
S#define GPIO_PM4_T4CCP0         0x000B1003
S#define GPIO_PM4_EN0RREF_CLK    0x000B100E
S
S#define GPIO_PM5_U0DCD          0x000B1401
S#define GPIO_PM5_T4CCP1         0x000B1403
S
S#define GPIO_PM6_U0DSR          0x000B1801
S#define GPIO_PM6_T5CCP0         0x000B1803
S#define GPIO_PM6_EN0CRS         0x000B180E
S
S#define GPIO_PM7_U0RI           0x000B1C01
S#define GPIO_PM7_T5CCP1         0x000B1C03
S#define GPIO_PM7_EN0COL         0x000B1C0E
S
S#define GPIO_PN0_U1RTS          0x000C0001
S
S#define GPIO_PN1_U1CTS          0x000C0401
S
S#define GPIO_PN2_U1DCD          0x000C0801
S#define GPIO_PN2_U2RTS          0x000C0802
S#define GPIO_PN2_EPI0S29        0x000C080F
S
S#define GPIO_PN3_U1DSR          0x000C0C01
S#define GPIO_PN3_U2CTS          0x000C0C02
S#define GPIO_PN3_EPI0S30        0x000C0C0F
S
S#define GPIO_PN4_U1DTR          0x000C1001
S#define GPIO_PN4_U3RTS          0x000C1002
S#define GPIO_PN4_I2C2SDA        0x000C1003
S#define GPIO_PN4_EPI0S34        0x000C100F
S
S#define GPIO_PN5_U1RI           0x000C1401
S#define GPIO_PN5_U3CTS          0x000C1402
S#define GPIO_PN5_I2C2SCL        0x000C1403
S#define GPIO_PN5_EPI0S35        0x000C140F
S
S#define GPIO_PN6_U4RTS          0x000C1802
S#define GPIO_PN6_EN0TXER        0x000C180E
S#define GPIO_PN6_LCDDATA13      0x000C180F
S
S#define GPIO_PN7_U1RTS          0x000C1C01
S#define GPIO_PN7_U4CTS          0x000C1C02
S#define GPIO_PN7_LCDDATA12      0x000C1C0F
S
S#define GPIO_PP0_U6RX           0x000D0001
S#define GPIO_PP0_T6CCP0         0x000D0005
S#define GPIO_PP0_EN0INTRN       0x000D0007
S#define GPIO_PP0_SSI3XDAT2      0x000D000F
S
S#define GPIO_PP1_U6TX           0x000D0401
S#define GPIO_PP1_T6CCP1         0x000D0405
S#define GPIO_PP1_SSI3XDAT3      0x000D040F
S
S#define GPIO_PP2_U0DTR          0x000D0801
S#define GPIO_PP2_USB0NXT        0x000D080E
S#define GPIO_PP2_EPI0S29        0x000D080F
S
S#define GPIO_PP3_U1CTS          0x000D0C01
S#define GPIO_PP3_U0DCD          0x000D0C02
S#define GPIO_PP3_RTCCLK         0x000D0C07
S#define GPIO_PP3_USB0DIR        0x000D0C0E
S#define GPIO_PP3_EPI0S30        0x000D0C0F
S
S#define GPIO_PP4_U3RTS          0x000D1001
S#define GPIO_PP4_U0DSR          0x000D1002
S#define GPIO_PP4_OWIRE          0x000D1004
S#define GPIO_PP4_USB0D7         0x000D100E
S
S#define GPIO_PP5_U3CTS          0x000D1401
S#define GPIO_PP5_I2C2SCL        0x000D1402
S#define GPIO_PP5_OWALT          0x000D1404
S#define GPIO_PP5_USB0D6         0x000D140E
S
S#define GPIO_PP6_U1DCD          0x000D1801
S#define GPIO_PP6_I2C2SDA        0x000D1802
S
S#define GPIO_PP7_OWIRE          0x000D1C05
S
S#define GPIO_PQ0_T6CCP0         0x000E0003
S#define GPIO_PQ0_SSI3CLK        0x000E000E
S#define GPIO_PQ0_EPI0S20        0x000E000F
S
S#define GPIO_PQ1_T6CCP1         0x000E0403
S#define GPIO_PQ1_SSI3FSS        0x000E040E
S#define GPIO_PQ1_EPI0S21        0x000E040F
S
S#define GPIO_PQ2_T7CCP0         0x000E0803
S#define GPIO_PQ2_SSI3XDAT0      0x000E080E
S#define GPIO_PQ2_EPI0S22        0x000E080F
S
S#define GPIO_PQ3_T7CCP1         0x000E0C03
S#define GPIO_PQ3_SSI3XDAT1      0x000E0C0E
S#define GPIO_PQ3_EPI0S23        0x000E0C0F
S
S#define GPIO_PQ4_U1RX           0x000E1001
S#define GPIO_PQ4_DIVSCLK        0x000E1007
S
S#define GPIO_PQ5_U1TX           0x000E1401
S#define GPIO_PQ5_EN0RXD0        0x000E140E
S
S#define GPIO_PQ6_U1DTR          0x000E1801
S#define GPIO_PQ6_EN0RXD1        0x000E180E
S
S#define GPIO_PQ7_U1RI           0x000E1C01
S
S#define GPIO_PR0_U4TX           0x000F0001
S#define GPIO_PR0_I2C1SCL        0x000F0002
S#define GPIO_PR0_M0PWM0         0x000F0006
S#define GPIO_PR0_LCDCP          0x000F000F
S
S#define GPIO_PR1_U4RX           0x000F0401
S#define GPIO_PR1_I2C1SDA        0x000F0402
S#define GPIO_PR1_M0PWM1         0x000F0406
S#define GPIO_PR1_LCDFP          0x000F040F
S
S#define GPIO_PR2_I2C2SCL        0x000F0802
S#define GPIO_PR2_M0PWM2         0x000F0806
S#define GPIO_PR2_LCDLP          0x000F080F
S
S#define GPIO_PR3_I2C2SDA        0x000F0C02
S#define GPIO_PR3_M0PWM3         0x000F0C06
S#define GPIO_PR3_LCDDATA03      0x000F0C0F
S
S#define GPIO_PR4_I2C3SCL        0x000F1002
S#define GPIO_PR4_T0CCP0         0x000F1003
S#define GPIO_PR4_M0PWM4         0x000F1006
S#define GPIO_PR4_LCDDATA00      0x000F100F
S
S#define GPIO_PR5_U1RX           0x000F1401
S#define GPIO_PR5_I2C3SDA        0x000F1402
S#define GPIO_PR5_T0CCP1         0x000F1403
S#define GPIO_PR5_M0PWM5         0x000F1406
S#define GPIO_PR5_LCDDATA01      0x000F140F
S
S#define GPIO_PR6_U1TX           0x000F1801
S#define GPIO_PR6_I2C4SCL        0x000F1802
S#define GPIO_PR6_T1CCP0         0x000F1803
S#define GPIO_PR6_M0PWM6         0x000F1806
S#define GPIO_PR6_LCDDATA04      0x000F180F
S
S#define GPIO_PR7_I2C4SDA        0x000F1C02
S#define GPIO_PR7_T1CCP1         0x000F1C03
S#define GPIO_PR7_M0PWM7         0x000F1C06
S#define GPIO_PR7_EN0TXEN        0x000F1C0E
S#define GPIO_PR7_LCDDATA05      0x000F1C0F
S
S#define GPIO_PS0_T2CCP0         0x00100003
S#define GPIO_PS0_M0FAULT0       0x00100006
S#define GPIO_PS0_LCDDATA20      0x0010000F
S
S#define GPIO_PS1_T2CCP1         0x00100403
S#define GPIO_PS1_M0FAULT1       0x00100406
S#define GPIO_PS1_LCDDATA21      0x0010040F
S
S#define GPIO_PS2_U1DSR          0x00100801
S#define GPIO_PS2_T3CCP0         0x00100803
S#define GPIO_PS2_M0FAULT2       0x00100806
S#define GPIO_PS2_LCDDATA22      0x0010080F
S
S#define GPIO_PS3_T3CCP1         0x00100C03
S#define GPIO_PS3_M0FAULT3       0x00100C06
S#define GPIO_PS3_LCDDATA23      0x00100C0F
S
S#define GPIO_PS4_T4CCP0         0x00101003
S#define GPIO_PS4_PHA0           0x00101006
S#define GPIO_PS4_EN0TXD0        0x0010100E
S#define GPIO_PS4_LCDDATA06      0x0010100F
S
S#define GPIO_PS5_T4CCP1         0x00101403
S#define GPIO_PS5_PHB0           0x00101406
S#define GPIO_PS5_EN0TXD1        0x0010140E
S#define GPIO_PS5_LCDDATA07      0x0010140F
S
S#define GPIO_PS6_T5CCP0         0x00101803
S#define GPIO_PS6_IDX0           0x00101806
S#define GPIO_PS6_EN0RXER        0x0010180E
S#define GPIO_PS6_LCDDATA08      0x0010180F
S
S#define GPIO_PS7_T5CCP1         0x00101C03
S#define GPIO_PS7_EN0RXDV        0x00101C0E
S#define GPIO_PS7_LCDDATA09      0x00101C0F
S
S#define GPIO_PT0_T6CCP0         0x00110003
S#define GPIO_PT0_CAN0RX         0x00110007
S#define GPIO_PT0_EN0RXD0        0x0011000E
S#define GPIO_PT0_LCDDATA10      0x0011000F
S
S#define GPIO_PT1_T6CCP1         0x00110403
S#define GPIO_PT1_CAN0TX         0x00110407
S#define GPIO_PT1_EN0RXD1        0x0011040E
S#define GPIO_PT1_LCDDATA11      0x0011040F
S
S#define GPIO_PT2_T7CCP0         0x00110803
S#define GPIO_PT2_CAN1RX         0x00110807
S#define GPIO_PT2_LCDDATA18      0x0011080F
S
S#define GPIO_PT3_T7CCP1         0x00110C03
S#define GPIO_PT3_CAN1TX         0x00110C07
S#define GPIO_PT3_LCDDATA19      0x00110C0F
S
N#endif // PART_TM4C129XNCZAD
N
N#endif // __DRIVERLIB_PIN_MAP_H__
L 26 "GPIO_init.h" 2
N#include "driverlib/pwm.h"
L 1 "driverlib/pwm.h" 1
N//*****************************************************************************
N//
N// pwm.h - API function protoypes for Pulse Width Modulation (PWM) ports
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_PWM_H__
N#define __DRIVERLIB_PWM_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following defines are passed to PWMGenConfigure() as the ui32Config
N// parameter and specify the configuration of the PWM generator.
N//
N//*****************************************************************************
N#define PWM_GEN_MODE_DOWN       0x00000000  // Down count mode
N#define PWM_GEN_MODE_UP_DOWN    0x00000002  // Up/Down count mode
N#define PWM_GEN_MODE_SYNC       0x00000038  // Synchronous updates
N#define PWM_GEN_MODE_NO_SYNC    0x00000000  // Immediate updates
N#define PWM_GEN_MODE_DBG_RUN    0x00000004  // Continue running in debug mode
N#define PWM_GEN_MODE_DBG_STOP   0x00000000  // Stop running in debug mode
N#define PWM_GEN_MODE_FAULT_LATCHED \
N                                0x00040000  // Fault is latched
X#define PWM_GEN_MODE_FAULT_LATCHED                                 0x00040000  
N#define PWM_GEN_MODE_FAULT_UNLATCHED \
N                                0x00000000  // Fault is not latched
X#define PWM_GEN_MODE_FAULT_UNLATCHED                                 0x00000000  
N#define PWM_GEN_MODE_FAULT_MINPER \
N                                0x00020000  // Enable min fault period
X#define PWM_GEN_MODE_FAULT_MINPER                                 0x00020000  
N#define PWM_GEN_MODE_FAULT_NO_MINPER \
N                                0x00000000  // Disable min fault period
X#define PWM_GEN_MODE_FAULT_NO_MINPER                                 0x00000000  
N#define PWM_GEN_MODE_FAULT_EXT  0x00010000  // Enable extended fault support
N#define PWM_GEN_MODE_FAULT_LEGACY \
N                                0x00000000  // Disable extended fault support
X#define PWM_GEN_MODE_FAULT_LEGACY                                 0x00000000  
N#define PWM_GEN_MODE_DB_NO_SYNC 0x00000000  // Deadband updates occur
N                                            // immediately
N#define PWM_GEN_MODE_DB_SYNC_LOCAL \
N                                0x0000A800  // Deadband updates locally
X#define PWM_GEN_MODE_DB_SYNC_LOCAL                                 0x0000A800  
N                                            // synchronized
N#define PWM_GEN_MODE_DB_SYNC_GLOBAL \
N                                0x0000FC00  // Deadband updates globally
X#define PWM_GEN_MODE_DB_SYNC_GLOBAL                                 0x0000FC00  
N                                            // synchronized
N#define PWM_GEN_MODE_GEN_NO_SYNC \
N                                0x00000000  // Generator mode updates occur
X#define PWM_GEN_MODE_GEN_NO_SYNC                                 0x00000000  
N                                            // immediately
N#define PWM_GEN_MODE_GEN_SYNC_LOCAL \
N                                0x00000280  // Generator mode updates locally
X#define PWM_GEN_MODE_GEN_SYNC_LOCAL                                 0x00000280  
N                                            // synchronized
N#define PWM_GEN_MODE_GEN_SYNC_GLOBAL \
N                                0x000003C0  // Generator mode updates globally
X#define PWM_GEN_MODE_GEN_SYNC_GLOBAL                                 0x000003C0  
N                                            // synchronized
N
N//*****************************************************************************
N//
N// Defines for enabling, disabling, and clearing PWM generator interrupts and
N// triggers.
N//
N//*****************************************************************************
N#define PWM_INT_CNT_ZERO        0x00000001  // Int if COUNT = 0
N#define PWM_INT_CNT_LOAD        0x00000002  // Int if COUNT = LOAD
N#define PWM_INT_CNT_AU          0x00000004  // Int if COUNT = CMPA U
N#define PWM_INT_CNT_AD          0x00000008  // Int if COUNT = CMPA D
N#define PWM_INT_CNT_BU          0x00000010  // Int if COUNT = CMPA U
N#define PWM_INT_CNT_BD          0x00000020  // Int if COUNT = CMPA D
N#define PWM_TR_CNT_ZERO         0x00000100  // Trig if COUNT = 0
N#define PWM_TR_CNT_LOAD         0x00000200  // Trig if COUNT = LOAD
N#define PWM_TR_CNT_AU           0x00000400  // Trig if COUNT = CMPA U
N#define PWM_TR_CNT_AD           0x00000800  // Trig if COUNT = CMPA D
N#define PWM_TR_CNT_BU           0x00001000  // Trig if COUNT = CMPA U
N#define PWM_TR_CNT_BD           0x00002000  // Trig if COUNT = CMPA D
N
N//*****************************************************************************
N//
N// Defines for enabling, disabling, and clearing PWM interrupts.
N//
N//*****************************************************************************
N#define PWM_INT_GEN_0           0x00000001  // Generator 0 interrupt
N#define PWM_INT_GEN_1           0x00000002  // Generator 1 interrupt
N#define PWM_INT_GEN_2           0x00000004  // Generator 2 interrupt
N#define PWM_INT_GEN_3           0x00000008  // Generator 3 interrupt
N#define PWM_INT_FAULT0          0x00010000  // Fault0 interrupt
N#define PWM_INT_FAULT1          0x00020000  // Fault1 interrupt
N#define PWM_INT_FAULT2          0x00040000  // Fault2 interrupt
N#define PWM_INT_FAULT3          0x00080000  // Fault3 interrupt
N#define PWM_INT_FAULT_M         0x000F0000  // Fault interrupt source mask
N
N//*****************************************************************************
N//
N// Defines to identify the generators within a module.
N//
N//*****************************************************************************
N#define PWM_GEN_0               0x00000040  // Offset address of Gen0
N#define PWM_GEN_1               0x00000080  // Offset address of Gen1
N#define PWM_GEN_2               0x000000C0  // Offset address of Gen2
N#define PWM_GEN_3               0x00000100  // Offset address of Gen3
N
N#define PWM_GEN_0_BIT           0x00000001  // Bit-wise ID for Gen0
N#define PWM_GEN_1_BIT           0x00000002  // Bit-wise ID for Gen1
N#define PWM_GEN_2_BIT           0x00000004  // Bit-wise ID for Gen2
N#define PWM_GEN_3_BIT           0x00000008  // Bit-wise ID for Gen3
N
N#define PWM_GEN_EXT_0           0x00000800  // Offset of Gen0 ext address range
N#define PWM_GEN_EXT_1           0x00000880  // Offset of Gen1 ext address range
N#define PWM_GEN_EXT_2           0x00000900  // Offset of Gen2 ext address range
N#define PWM_GEN_EXT_3           0x00000980  // Offset of Gen3 ext address range
N
N//*****************************************************************************
N//
N// Defines to identify the outputs within a module.
N//
N//*****************************************************************************
N#define PWM_OUT_0               0x00000040  // Encoded offset address of PWM0
N#define PWM_OUT_1               0x00000041  // Encoded offset address of PWM1
N#define PWM_OUT_2               0x00000082  // Encoded offset address of PWM2
N#define PWM_OUT_3               0x00000083  // Encoded offset address of PWM3
N#define PWM_OUT_4               0x000000C4  // Encoded offset address of PWM4
N#define PWM_OUT_5               0x000000C5  // Encoded offset address of PWM5
N#define PWM_OUT_6               0x00000106  // Encoded offset address of PWM6
N#define PWM_OUT_7               0x00000107  // Encoded offset address of PWM7
N
N#define PWM_OUT_0_BIT           0x00000001  // Bit-wise ID for PWM0
N#define PWM_OUT_1_BIT           0x00000002  // Bit-wise ID for PWM1
N#define PWM_OUT_2_BIT           0x00000004  // Bit-wise ID for PWM2
N#define PWM_OUT_3_BIT           0x00000008  // Bit-wise ID for PWM3
N#define PWM_OUT_4_BIT           0x00000010  // Bit-wise ID for PWM4
N#define PWM_OUT_5_BIT           0x00000020  // Bit-wise ID for PWM5
N#define PWM_OUT_6_BIT           0x00000040  // Bit-wise ID for PWM6
N#define PWM_OUT_7_BIT           0x00000080  // Bit-wise ID for PWM7
N
N//*****************************************************************************
N//
N// Defines to identify each of the possible fault trigger conditions in
N// PWM_FAULT_GROUP_0.
N//
N//*****************************************************************************
N#define PWM_FAULT_GROUP_0       0
N
N#define PWM_FAULT_FAULT0        0x00000001
N#define PWM_FAULT_FAULT1        0x00000002
N#define PWM_FAULT_FAULT2        0x00000004
N#define PWM_FAULT_FAULT3        0x00000008
N#define PWM_FAULT_ACMP0         0x00010000
N#define PWM_FAULT_ACMP1         0x00020000
N#define PWM_FAULT_ACMP2         0x00040000
N
N//*****************************************************************************
N//
N// Defines to identify each of the possible fault trigger conditions in
N// PWM_FAULT_GROUP_1.
N//
N//*****************************************************************************
N#define PWM_FAULT_GROUP_1       1
N
N#define PWM_FAULT_DCMP0         0x00000001
N#define PWM_FAULT_DCMP1         0x00000002
N#define PWM_FAULT_DCMP2         0x00000004
N#define PWM_FAULT_DCMP3         0x00000008
N#define PWM_FAULT_DCMP4         0x00000010
N#define PWM_FAULT_DCMP5         0x00000020
N#define PWM_FAULT_DCMP6         0x00000040
N#define PWM_FAULT_DCMP7         0x00000080
N
N//*****************************************************************************
N//
N// Defines to identify the sense of each of the external FAULTn signals
N//
N//*****************************************************************************
N#define PWM_FAULT0_SENSE_HIGH   0x00000000
N#define PWM_FAULT0_SENSE_LOW    0x00000001
N#define PWM_FAULT1_SENSE_HIGH   0x00000000
N#define PWM_FAULT1_SENSE_LOW    0x00000002
N#define PWM_FAULT2_SENSE_HIGH   0x00000000
N#define PWM_FAULT2_SENSE_LOW    0x00000004
N#define PWM_FAULT3_SENSE_HIGH   0x00000000
N#define PWM_FAULT3_SENSE_LOW    0x00000008
N
N//*****************************************************************************
N//
N// Defines that can be passed to the PWMClockSet() API as the ui32Config
N// parameter, and can be returned by the PWMClockGet() API.
N//
N//*****************************************************************************
N#define PWM_SYSCLK_DIV_1        0x00000000  // PWM clock is system clock
N#define PWM_SYSCLK_DIV_2        0x00000100  // PWM clock is system clock /2
N#define PWM_SYSCLK_DIV_4        0x00000101  // PWM clock is system clock /4
N#define PWM_SYSCLK_DIV_8        0x00000102  // PWM clock is system clock /8
N#define PWM_SYSCLK_DIV_16       0x00000103  // PWM clock is system clock /16
N#define PWM_SYSCLK_DIV_32       0x00000104  // PWM clock is system clock /32
N#define PWM_SYSCLK_DIV_64       0x00000105  // PWM clock is system clock /64
N
N//*****************************************************************************
N//
N// Defines passed to PWMOutputUpdateMode() to identify the synchronization mode
N// to use when enabling or disabling outputs using PWMOutputState().
N//
N//*****************************************************************************
N#define PWM_OUTPUT_MODE_NO_SYNC 0x00000000 // Updates to occur immediately
N#define PWM_OUTPUT_MODE_SYNC_LOCAL \
N                                0x00000002 // Updates are locally synchronized
X#define PWM_OUTPUT_MODE_SYNC_LOCAL                                 0x00000002 
N#define PWM_OUTPUT_MODE_SYNC_GLOBAL \
N                                0x00000003 // Updates are globally synchronized
X#define PWM_OUTPUT_MODE_SYNC_GLOBAL                                 0x00000003 
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void PWMGenConfigure(uint32_t ui32Base, uint32_t ui32Gen,
N                            uint32_t ui32Config);
Nextern void PWMGenPeriodSet(uint32_t ui32Base, uint32_t ui32Gen,
N                            uint32_t ui32Period);
Nextern uint32_t PWMGenPeriodGet(uint32_t ui32Base,
N                                uint32_t ui32Gen);
Nextern void PWMGenEnable(uint32_t ui32Base, uint32_t ui32Gen);
Nextern void PWMGenDisable(uint32_t ui32Base, uint32_t ui32Gen);
Nextern void PWMPulseWidthSet(uint32_t ui32Base, uint32_t ui32PWMOut,
N                             uint32_t ui32Width);
Nextern uint32_t PWMPulseWidthGet(uint32_t ui32Base,
N                                 uint32_t ui32PWMOut);
Nextern void PWMDeadBandEnable(uint32_t ui32Base, uint32_t ui32Gen,
N                              uint16_t ui16Rise, uint16_t ui16Fall);
Nextern void PWMDeadBandDisable(uint32_t ui32Base, uint32_t ui32Gen);
Nextern void PWMSyncUpdate(uint32_t ui32Base, uint32_t ui32GenBits);
Nextern void PWMSyncTimeBase(uint32_t ui32Base, uint32_t ui32GenBits);
Nextern void PWMOutputState(uint32_t ui32Base, uint32_t ui32PWMOutBits,
N                           bool bEnable);
X                           _Bool bEnable);
Nextern void PWMOutputInvert(uint32_t ui32Base, uint32_t ui32PWMOutBits,
N                            bool bInvert);
X                            _Bool bInvert);
Nextern void PWMOutputFaultLevel(uint32_t ui32Base,
N                                uint32_t ui32PWMOutBits,
N                                bool bDriveHigh);
X                                _Bool bDriveHigh);
Nextern void PWMOutputFault(uint32_t ui32Base, uint32_t ui32PWMOutBits,
N                           bool bFaultSuppress);
X                           _Bool bFaultSuppress);
Nextern void PWMGenIntRegister(uint32_t ui32Base, uint32_t ui32Gen,
N                              void (*pfnIntHandler)(void));
Nextern void PWMGenIntUnregister(uint32_t ui32Base, uint32_t ui32Gen);
Nextern void PWMFaultIntRegister(uint32_t ui32Base,
N                                void (*pfnIntHandler)(void));
Nextern void PWMFaultIntUnregister(uint32_t ui32Base);
Nextern void PWMGenIntTrigEnable(uint32_t ui32Base, uint32_t ui32Gen,
N                                uint32_t ui32IntTrig);
Nextern void PWMGenIntTrigDisable(uint32_t ui32Base, uint32_t ui32Gen,
N                                 uint32_t ui32IntTrig);
Nextern uint32_t PWMGenIntStatus(uint32_t ui32Base, uint32_t ui32Gen,
N                                bool bMasked);
X                                _Bool bMasked);
Nextern void PWMGenIntClear(uint32_t ui32Base, uint32_t ui32Gen,
N                           uint32_t ui32Ints);
Nextern void PWMIntEnable(uint32_t ui32Base, uint32_t ui32GenFault);
Nextern void PWMIntDisable(uint32_t ui32Base, uint32_t ui32GenFault);
Nextern void PWMFaultIntClear(uint32_t ui32Base);
Nextern uint32_t PWMIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t PWMIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void PWMFaultIntClearExt(uint32_t ui32Base,
N                                uint32_t ui32FaultInts);
Nextern void PWMGenFaultConfigure(uint32_t ui32Base, uint32_t ui32Gen,
N                                 uint32_t ui32MinFaultPeriod,
N                                 uint32_t ui32FaultSenses);
Nextern void PWMGenFaultTriggerSet(uint32_t ui32Base, uint32_t ui32Gen,
N                                  uint32_t ui32Group,
N                                  uint32_t ui32FaultTriggers);
Nextern uint32_t PWMGenFaultTriggerGet(uint32_t ui32Base,
N                                      uint32_t ui32Gen,
N                                      uint32_t ui32Group);
Nextern uint32_t PWMGenFaultStatus(uint32_t ui32Base,
N                                  uint32_t ui32Gen,
N                                  uint32_t ui32Group);
Nextern void PWMGenFaultClear(uint32_t ui32Base, uint32_t ui32Gen,
N                             uint32_t ui32Group,
N                             uint32_t ui32FaultTriggers);
Nextern void PWMClockSet(uint32_t ui32Base, uint32_t ui32Config);
Nextern uint32_t PWMClockGet(uint32_t ui32Base);
Nextern void PWMOutputUpdateMode(uint32_t ui32Base,
N                                uint32_t ui32PWMOutBits,
N                                uint32_t ui32Mode);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_PWM_H__
L 27 "GPIO_init.h" 2
N#include "driverlib/qei.h"
L 1 "driverlib/qei.h" 1
N//*****************************************************************************
N//
N// qei.h - Prototypes for the Quadrature Encoder Driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_QEI_H__
N#define __DRIVERLIB_QEI_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to QEIConfigure as the ui32Config paramater.
N//
N//*****************************************************************************
N#define QEI_CONFIG_CAPTURE_A    0x00000000  // Count on ChA edges only
N#define QEI_CONFIG_CAPTURE_A_B  0x00000008  // Count on ChA and ChB edges
N#define QEI_CONFIG_NO_RESET     0x00000000  // Do not reset on index pulse
N#define QEI_CONFIG_RESET_IDX    0x00000010  // Reset position on index pulse
N#define QEI_CONFIG_QUADRATURE   0x00000000  // ChA and ChB are quadrature
N#define QEI_CONFIG_CLOCK_DIR    0x00000004  // ChA and ChB are clock and dir
N#define QEI_CONFIG_NO_SWAP      0x00000000  // Do not swap ChA and ChB
N#define QEI_CONFIG_SWAP         0x00000002  // Swap ChA and ChB
N
N//*****************************************************************************
N//
N// Values that can be passed to QEIFilterConfigure as the ui32PreDiv
N// parameter.
N//
N//*****************************************************************************
N#define QEI_FILTCNT_2           0x00000000  // Filter Count of 2 System Clocks
N#define QEI_FILTCNT_3           0x00010000  // Filter Count of 3 System Clocks
N#define QEI_FILTCNT_4           0x00020000  // Filter Count of 4 System Clocks
N#define QEI_FILTCNT_5           0x00030000  // Filter Count of 5 System Clocks
N#define QEI_FILTCNT_6           0x00040000  // Filter Count of 6 System Clocks
N#define QEI_FILTCNT_7           0x00050000  // Filter Count of 7 System Clocks
N#define QEI_FILTCNT_8           0x00060000  // Filter Count of 8 System Clocks
N#define QEI_FILTCNT_9           0x00070000  // Filter Count of 9 System Clocks
N#define QEI_FILTCNT_10          0x00080000  // Filter Count of 10 System Clocks
N#define QEI_FILTCNT_11          0x00090000  // Filter Count of 11 System Clocks
N#define QEI_FILTCNT_12          0x000A0000  // Filter Count of 12 System Clocks
N#define QEI_FILTCNT_13          0x000B0000  // Filter Count of 13 System Clocks
N#define QEI_FILTCNT_14          0x000C0000  // Filter Count of 14 System Clocks
N#define QEI_FILTCNT_15          0x000D0000  // Filter Count of 15 System Clocks
N#define QEI_FILTCNT_16          0x000E0000  // Filter Count of 16 System Clocks
N#define QEI_FILTCNT_17          0x000F0000  // Filter Count of 17 System Clocks
N
N//*****************************************************************************
N//
N// Values that can be passed to QEIVelocityConfigure as the ui32PreDiv
N// parameter.
N//
N//*****************************************************************************
N#define QEI_VELDIV_1            0x00000000  // Predivide by 1
N#define QEI_VELDIV_2            0x00000040  // Predivide by 2
N#define QEI_VELDIV_4            0x00000080  // Predivide by 4
N#define QEI_VELDIV_8            0x000000C0  // Predivide by 8
N#define QEI_VELDIV_16           0x00000100  // Predivide by 16
N#define QEI_VELDIV_32           0x00000140  // Predivide by 32
N#define QEI_VELDIV_64           0x00000180  // Predivide by 64
N#define QEI_VELDIV_128          0x000001C0  // Predivide by 128
N
N//*****************************************************************************
N//
N// Values that can be passed to QEIEnableInts, QEIDisableInts, and QEIClearInts
N// as the ui32IntFlags parameter, and returned by QEIGetIntStatus.
N//
N//*****************************************************************************
N#define QEI_INTERROR            0x00000008  // Phase error detected
N#define QEI_INTDIR              0x00000004  // Direction change
N#define QEI_INTTIMER            0x00000002  // Velocity timer expired
N#define QEI_INTINDEX            0x00000001  // Index pulse detected
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void QEIEnable(uint32_t ui32Base);
Nextern void QEIDisable(uint32_t ui32Base);
Nextern void QEIConfigure(uint32_t ui32Base, uint32_t ui32Config,
N                         uint32_t ui32MaxPosition);
Nextern uint32_t QEIPositionGet(uint32_t ui32Base);
Nextern void QEIPositionSet(uint32_t ui32Base, uint32_t ui32Position);
Nextern int32_t QEIDirectionGet(uint32_t ui32Base);
Nextern bool QEIErrorGet(uint32_t ui32Base);
Xextern _Bool QEIErrorGet(uint32_t ui32Base);
Nextern void QEIFilterEnable(uint32_t ui32Base);
Nextern void QEIFilterDisable(uint32_t ui32Base);
Nextern void QEIFilterConfigure(uint32_t ui32Base, uint32_t ui32FiltCnt);
Nextern void QEIVelocityEnable(uint32_t ui32Base);
Nextern void QEIVelocityDisable(uint32_t ui32Base);
Nextern void QEIVelocityConfigure(uint32_t ui32Base, uint32_t ui32PreDiv,
N                                 uint32_t ui32Period);
Nextern uint32_t QEIVelocityGet(uint32_t ui32Base);
Nextern void QEIIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void QEIIntUnregister(uint32_t ui32Base);
Nextern void QEIIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void QEIIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t QEIIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t QEIIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void QEIIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_QEI_H__
L 28 "GPIO_init.h" 2
N#include "driverlib/rom.h"
L 1 "driverlib/rom.h" 1
N//*****************************************************************************
N//
N// rom.h - Macros to facilitate calling functions in the ROM.
N//
N// Copyright (c) 2007-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_ROM_H__
N#define __DRIVERLIB_ROM_H__
N
N#ifndef DEPRECATED
N//*****************************************************************************
N//
N// ROM selection labels changed between TivaWare 2.0.1 and 2.1.  The following
N// labels are intended to ensure backwards compatibility for applications
N// which have not yet been updated to use the replacement labels.
N//
N//*****************************************************************************
N#ifdef TARGET_IS_SNOWFLAKE_RA0
S#define TARGET_IS_TM4C129_RA0
N#endif
N#ifdef TARGET_IS_SNOWFLAKE_RA1
S#define TARGET_IS_TM4C129_RA1
N#endif
N#ifdef TARGET_IS_SNOWFLAKE_RA2
S#define TARGET_IS_TM4C129_RA2
N#endif
N#ifdef TARGET_IS_BLIZZARD_RA1
S#define TARGET_IS_TM4C123_RA1
N#endif
N#ifdef TARGET_IS_BLIZZARD_RA2
S#define TARGET_IS_TM4C123_RA2
N#endif
N#ifdef TARGET_IS_BLIZZARD_RA3
S#define TARGET_IS_TM4C123_RA3
N#endif
N#ifdef TARGET_IS_BLIZZARD_RB0
S#define TARGET_IS_TM4C123_RB0
N#endif
N#ifdef TARGET_IS_BLIZZARD_RB1
S#define TARGET_IS_TM4C123_RB1
N#endif
N#endif
N
N//*****************************************************************************
N//
N// Pointers to the main API tables.
N//
N//*****************************************************************************
N#define ROM_APITABLE            ((uint32_t *)0x01000010)
N#define ROM_VERSION             (ROM_APITABLE[0])
N#define ROM_UARTTABLE           ((uint32_t *)(ROM_APITABLE[1]))
N#define ROM_SSITABLE            ((uint32_t *)(ROM_APITABLE[2]))
N#define ROM_I2CTABLE            ((uint32_t *)(ROM_APITABLE[3]))
N#define ROM_GPIOTABLE           ((uint32_t *)(ROM_APITABLE[4]))
N#define ROM_ADCTABLE            ((uint32_t *)(ROM_APITABLE[5]))
N#define ROM_COMPARATORTABLE     ((uint32_t *)(ROM_APITABLE[6]))
N#define ROM_FLASHTABLE          ((uint32_t *)(ROM_APITABLE[7]))
N#define ROM_PWMTABLE            ((uint32_t *)(ROM_APITABLE[8]))
N#define ROM_QEITABLE            ((uint32_t *)(ROM_APITABLE[9]))
N#define ROM_SYSTICKTABLE        ((uint32_t *)(ROM_APITABLE[10]))
N#define ROM_TIMERTABLE          ((uint32_t *)(ROM_APITABLE[11]))
N#define ROM_WATCHDOGTABLE       ((uint32_t *)(ROM_APITABLE[12]))
N#define ROM_SYSCTLTABLE         ((uint32_t *)(ROM_APITABLE[13]))
N#define ROM_INTERRUPTTABLE      ((uint32_t *)(ROM_APITABLE[14]))
N#define ROM_USBTABLE            ((uint32_t *)(ROM_APITABLE[16]))
N#define ROM_UDMATABLE           ((uint32_t *)(ROM_APITABLE[17]))
N#define ROM_CANTABLE            ((uint32_t *)(ROM_APITABLE[18]))
N#define ROM_HIBERNATETABLE      ((uint32_t *)(ROM_APITABLE[19]))
N#define ROM_MPUTABLE            ((uint32_t *)(ROM_APITABLE[20]))
N#define ROM_SOFTWARETABLE       ((uint32_t *)(ROM_APITABLE[21]))
N#define ROM_EPITABLE            ((uint32_t *)(ROM_APITABLE[23]))
N#define ROM_EEPROMTABLE         ((uint32_t *)(ROM_APITABLE[24]))
N#define ROM_FPUTABLE            ((uint32_t *)(ROM_APITABLE[26]))
N#define ROM_SMBUSTABLE          ((uint32_t *)(ROM_APITABLE[29]))
N#define ROM_SYSEXCTABLE         ((uint32_t *)(ROM_APITABLE[30]))
N#define ROM_ONEWIRETABLE        ((uint32_t *)(ROM_APITABLE[34]))
N#define ROM_SPIFLASHTABLE       ((uint32_t *)(ROM_APITABLE[38]))
N#define ROM_LCDTABLE            ((uint32_t *)(ROM_APITABLE[41]))
N#define ROM_EMACTABLE           ((uint32_t *)(ROM_APITABLE[42]))
N#define ROM_AESTABLE            ((uint32_t *)(ROM_APITABLE[43]))
N#define ROM_CRCTABLE            ((uint32_t *)(ROM_APITABLE[44]))
N#define ROM_DESTABLE            ((uint32_t *)(ROM_APITABLE[45]))
N#define ROM_SHAMD5TABLE         ((uint32_t *)(ROM_APITABLE[46]))
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the ADC API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceDataGet                                                \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t ui32SequenceNum,                               \
N                      uint32_t *pui32Buffer))ROM_ADCTABLE[0])
X#define ROM_ADCSequenceDataGet                                                        ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum,                                                     uint32_t *pui32Buffer))ROM_ADCTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCIntDisable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[1])
X#define ROM_ADCIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCIntEnable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[2])
X#define ROM_ADCIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCIntStatus                                                      \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32SequenceNum,                              \
N                       bool bMasked))ROM_ADCTABLE[3])
X#define ROM_ADCIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum,                                                     bool bMasked))ROM_ADCTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCIntClear                                                       \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[4])
X#define ROM_ADCIntClear                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceEnable                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[5])
X#define ROM_ADCSequenceEnable                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceDisable                                                \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[6])
X#define ROM_ADCSequenceDisable                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceConfigure                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum,                                  \
N                   uint32_t ui32Trigger,                                      \
N                   uint32_t ui32Priority))ROM_ADCTABLE[7])
X#define ROM_ADCSequenceConfigure                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum,                                                     uint32_t ui32Trigger,                                                         uint32_t ui32Priority))ROM_ADCTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceStepConfigure                                          \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum,                                  \
N                   uint32_t ui32Step,                                         \
N                   uint32_t ui32Config))ROM_ADCTABLE[8])
X#define ROM_ADCSequenceStepConfigure                                                  ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum,                                                     uint32_t ui32Step,                                                            uint32_t ui32Config))ROM_ADCTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceOverflow                                               \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t ui32SequenceNum))ROM_ADCTABLE[9])
X#define ROM_ADCSequenceOverflow                                                       ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceOverflowClear                                          \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[10])
X#define ROM_ADCSequenceOverflowClear                                                  ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceUnderflow                                              \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t ui32SequenceNum))ROM_ADCTABLE[11])
X#define ROM_ADCSequenceUnderflow                                                      ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCSequenceUnderflowClear                                         \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[12])
X#define ROM_ADCSequenceUnderflowClear                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCProcessorTrigger                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[13])
X#define ROM_ADCProcessorTrigger                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCHardwareOversampleConfigure                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Factor))ROM_ADCTABLE[14])
X#define ROM_ADCHardwareOversampleConfigure                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Factor))ROM_ADCTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCComparatorConfigure                                            \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp,                                         \
N                   uint32_t ui32Config))ROM_ADCTABLE[15])
X#define ROM_ADCComparatorConfigure                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp,                                                            uint32_t ui32Config))ROM_ADCTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCComparatorRegionSet                                            \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp,                                         \
N                   uint32_t ui32LowRef,                                       \
N                   uint32_t ui32HighRef))ROM_ADCTABLE[16])
X#define ROM_ADCComparatorRegionSet                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp,                                                            uint32_t ui32LowRef,                                                          uint32_t ui32HighRef))ROM_ADCTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCComparatorReset                                                \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp,                                         \
N                   bool bTrigger,                                             \
N                   bool bInterrupt))ROM_ADCTABLE[17])
X#define ROM_ADCComparatorReset                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp,                                                            bool bTrigger,                                                                bool bInterrupt))ROM_ADCTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCComparatorIntDisable                                           \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[18])
X#define ROM_ADCComparatorIntDisable                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCComparatorIntEnable                                            \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SequenceNum))ROM_ADCTABLE[19])
X#define ROM_ADCComparatorIntEnable                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCComparatorIntStatus                                            \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[20])
X#define ROM_ADCComparatorIntStatus                                                    ((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCComparatorIntClear                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Status))ROM_ADCTABLE[21])
X#define ROM_ADCComparatorIntClear                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Status))ROM_ADCTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCReferenceSet                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Ref))ROM_ADCTABLE[22])
X#define ROM_ADCReferenceSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Ref))ROM_ADCTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCReferenceGet                                                   \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[23])
X#define ROM_ADCReferenceGet                                                           ((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCPhaseDelaySet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Phase))ROM_ADCTABLE[24])
X#define ROM_ADCPhaseDelaySet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Phase))ROM_ADCTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ADCPhaseDelayGet                                                  \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[25])
X#define ROM_ADCPhaseDelayGet                                                          ((uint32_t (*)(uint32_t ui32Base))ROM_ADCTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_ADCIntDisableEx                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_ADCTABLE[29])
X#define ROM_ADCIntDisableEx                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_ADCTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_ADCIntEnableEx                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_ADCTABLE[30])
X#define ROM_ADCIntEnableEx                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_ADCTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_ADCIntStatusEx                                                    \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_ADCTABLE[31])
X#define ROM_ADCIntStatusEx                                                            ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_ADCTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_ADCSequenceDMAEnable                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32SequenceNum))ROM_ADCTABLE[32])
X#define ROM_ADCSequenceDMAEnable                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_ADCSequenceDMADisable                                             \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32SequenceNum))ROM_ADCTABLE[33])
X#define ROM_ADCSequenceDMADisable                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SequenceNum))ROM_ADCTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_ADCBusy                                                           \
S        ((bool (*)(uint32_t ui32Base))ROM_ADCTABLE[34])
X#define ROM_ADCBusy                                                                   ((bool (*)(uint32_t ui32Base))ROM_ADCTABLE[34])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the AES API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESIntStatus                                                      \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_AESTABLE[0])
X#define ROM_AESIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_AESTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESAuthLengthSet                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Length))ROM_AESTABLE[1])
X#define ROM_AESAuthLengthSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Length))ROM_AESTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESConfigSet                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_AESTABLE[2])
X#define ROM_AESConfigSet                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_AESTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDataAuth                                                       \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src,                                        \
S                   uint32_t ui32Length,                                       \
S                   uint32_t *pui32Tag))ROM_AESTABLE[3])
X#define ROM_AESDataAuth                                                               ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src,                                                           uint32_t ui32Length,                                                          uint32_t *pui32Tag))ROM_AESTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDataProcess                                                    \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src,                                        \
S                   uint32_t *pui32Dest,                                       \
S                   uint32_t ui32Length))ROM_AESTABLE[4])
X#define ROM_AESDataProcess                                                            ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src,                                                           uint32_t *pui32Dest,                                                          uint32_t ui32Length))ROM_AESTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDataProcessAuth                                                \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src,                                        \
S                   uint32_t *pui32Dest,                                       \
S                   uint32_t ui32Length,                                       \
S                   uint32_t *pui32AuthSrc,                                    \
S                   uint32_t ui32AuthLength,                                   \
S                   uint32_t *pui32Tag))ROM_AESTABLE[5])
X#define ROM_AESDataProcessAuth                                                        ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src,                                                           uint32_t *pui32Dest,                                                          uint32_t ui32Length,                                                          uint32_t *pui32AuthSrc,                                                       uint32_t ui32AuthLength,                                                      uint32_t *pui32Tag))ROM_AESTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDataRead                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Dest))ROM_AESTABLE[6])
X#define ROM_AESDataRead                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Dest))ROM_AESTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDataReadNonBlocking                                            \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Dest))ROM_AESTABLE[7])
X#define ROM_AESDataReadNonBlocking                                                    ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Dest))ROM_AESTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDataWrite                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_AESTABLE[8])
X#define ROM_AESDataWrite                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_AESTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDataWriteNonBlocking                                           \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_AESTABLE[9])
X#define ROM_AESDataWriteNonBlocking                                                   ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_AESTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDMADisable                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Flags))ROM_AESTABLE[10])
X#define ROM_AESDMADisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Flags))ROM_AESTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESDMAEnable                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Flags))ROM_AESTABLE[11])
X#define ROM_AESDMAEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Flags))ROM_AESTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESIntClear                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_AESTABLE[12])
X#define ROM_AESIntClear                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_AESTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESIntDisable                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_AESTABLE[13])
X#define ROM_AESIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_AESTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESIntEnable                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_AESTABLE[14])
X#define ROM_AESIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_AESTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESIVSet                                                          \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32IVdata))ROM_AESTABLE[15])
X#define ROM_AESIVSet                                                                  ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32IVdata))ROM_AESTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESKey1Set                                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Key,                                        \
S                   uint32_t ui32Keysize))ROM_AESTABLE[16])
X#define ROM_AESKey1Set                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Key,                                                           uint32_t ui32Keysize))ROM_AESTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESKey2Set                                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Key,                                        \
S                   uint32_t ui32Keysize))ROM_AESTABLE[17])
X#define ROM_AESKey2Set                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Key,                                                           uint32_t ui32Keysize))ROM_AESTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESKey3Set                                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Key))ROM_AESTABLE[18])
X#define ROM_AESKey3Set                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Key))ROM_AESTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESLengthSet                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint64_t ui64Length))ROM_AESTABLE[19])
X#define ROM_AESLengthSet                                                              ((void (*)(uint32_t ui32Base,                                                            uint64_t ui64Length))ROM_AESTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESReset                                                          \
S        ((void (*)(uint32_t ui32Base))ROM_AESTABLE[20])
X#define ROM_AESReset                                                                  ((void (*)(uint32_t ui32Base))ROM_AESTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_AESTagRead                                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32TagData))ROM_AESTABLE[21])
X#define ROM_AESTagRead                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32TagData))ROM_AESTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_AESIVRead                                                         \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32IVdata))ROM_AESTABLE[22])
X#define ROM_AESIVRead                                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32IVdata))ROM_AESTABLE[22])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the CAN API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANIntClear                                                       \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntClr))ROM_CANTABLE[0])
X#define ROM_CANIntClear                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntClr))ROM_CANTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANInit                                                           \
N        ((void (*)(uint32_t ui32Base))ROM_CANTABLE[1])
X#define ROM_CANInit                                                                   ((void (*)(uint32_t ui32Base))ROM_CANTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANEnable                                                         \
N        ((void (*)(uint32_t ui32Base))ROM_CANTABLE[2])
X#define ROM_CANEnable                                                                 ((void (*)(uint32_t ui32Base))ROM_CANTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANDisable                                                        \
N        ((void (*)(uint32_t ui32Base))ROM_CANTABLE[3])
X#define ROM_CANDisable                                                                ((void (*)(uint32_t ui32Base))ROM_CANTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANBitTimingSet                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   tCANBitClkParms *psClkParms))ROM_CANTABLE[4])
X#define ROM_CANBitTimingSet                                                           ((void (*)(uint32_t ui32Base,                                                            tCANBitClkParms *psClkParms))ROM_CANTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANBitTimingGet                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   tCANBitClkParms *psClkParms))ROM_CANTABLE[5])
X#define ROM_CANBitTimingGet                                                           ((void (*)(uint32_t ui32Base,                                                            tCANBitClkParms *psClkParms))ROM_CANTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANMessageSet                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32ObjID,                                        \
N                   tCANMsgObject *psMsgObject,                                \
N                   tMsgObjType eMsgType))ROM_CANTABLE[6])
X#define ROM_CANMessageSet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32ObjID,                                                           tCANMsgObject *psMsgObject,                                                   tMsgObjType eMsgType))ROM_CANTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANMessageGet                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32ObjID,                                        \
N                   tCANMsgObject *psMsgObject,                                \
N                   bool bClrPendingInt))ROM_CANTABLE[7])
X#define ROM_CANMessageGet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32ObjID,                                                           tCANMsgObject *psMsgObject,                                                   bool bClrPendingInt))ROM_CANTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANStatusGet                                                      \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       tCANStsReg eStatusReg))ROM_CANTABLE[8])
X#define ROM_CANStatusGet                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            tCANStsReg eStatusReg))ROM_CANTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANMessageClear                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32ObjID))ROM_CANTABLE[9])
X#define ROM_CANMessageClear                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32ObjID))ROM_CANTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANIntEnable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_CANTABLE[10])
X#define ROM_CANIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_CANTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANIntDisable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_CANTABLE[11])
X#define ROM_CANIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_CANTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANIntStatus                                                      \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       tCANIntStsReg eIntStsReg))ROM_CANTABLE[12])
X#define ROM_CANIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            tCANIntStsReg eIntStsReg))ROM_CANTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANRetryGet                                                       \
N        ((bool (*)(uint32_t ui32Base))ROM_CANTABLE[13])
X#define ROM_CANRetryGet                                                               ((bool (*)(uint32_t ui32Base))ROM_CANTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANRetrySet                                                       \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   bool bAutoRetry))ROM_CANTABLE[14])
X#define ROM_CANRetrySet                                                               ((void (*)(uint32_t ui32Base,                                                            bool bAutoRetry))ROM_CANTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANErrCntrGet                                                     \
N        ((bool (*)(uint32_t ui32Base,                                         \
N                   uint32_t *pui32RxCount,                                    \
N                   uint32_t *pui32TxCount))ROM_CANTABLE[15])
X#define ROM_CANErrCntrGet                                                             ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32RxCount,                                                       uint32_t *pui32TxCount))ROM_CANTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_CANBitRateSet                                                     \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32SourceClock,                              \
N                       uint32_t ui32BitRate))ROM_CANTABLE[16])
X#define ROM_CANBitRateSet                                                             ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32SourceClock,                                                     uint32_t ui32BitRate))ROM_CANTABLE[16])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Comparator API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ComparatorIntClear                                                \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp))ROM_COMPARATORTABLE[0])
X#define ROM_ComparatorIntClear                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp))ROM_COMPARATORTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ComparatorConfigure                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp,                                         \
N                   uint32_t ui32Config))ROM_COMPARATORTABLE[1])
X#define ROM_ComparatorConfigure                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp,                                                            uint32_t ui32Config))ROM_COMPARATORTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ComparatorRefSet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Ref))ROM_COMPARATORTABLE[2])
X#define ROM_ComparatorRefSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Ref))ROM_COMPARATORTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ComparatorValueGet                                                \
N        ((bool (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp))ROM_COMPARATORTABLE[3])
X#define ROM_ComparatorValueGet                                                        ((bool (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp))ROM_COMPARATORTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ComparatorIntEnable                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp))ROM_COMPARATORTABLE[4])
X#define ROM_ComparatorIntEnable                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp))ROM_COMPARATORTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ComparatorIntDisable                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp))ROM_COMPARATORTABLE[5])
X#define ROM_ComparatorIntDisable                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp))ROM_COMPARATORTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_ComparatorIntStatus                                               \
N        ((bool (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Comp,                                         \
N                   bool bMasked))ROM_COMPARATORTABLE[6])
X#define ROM_ComparatorIntStatus                                                       ((bool (*)(uint32_t ui32Base,                                                            uint32_t ui32Comp,                                                            bool bMasked))ROM_COMPARATORTABLE[6])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the CRC API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_CRCConfigSet                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CRCConfig))ROM_CRCTABLE[0])
X#define ROM_CRCConfigSet                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CRCConfig))ROM_CRCTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_CRCDataProcess                                                    \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t *pui32DataIn,                                 \
S                       uint32_t ui32DataLength,                               \
S                       bool bPPResult))ROM_CRCTABLE[1])
X#define ROM_CRCDataProcess                                                            ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t *pui32DataIn,                                                        uint32_t ui32DataLength,                                                      bool bPPResult))ROM_CRCTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_CRCDataWrite                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Data))ROM_CRCTABLE[2])
X#define ROM_CRCDataWrite                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Data))ROM_CRCTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_CRCResultRead                                                     \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bPPResult))ROM_CRCTABLE[3])
X#define ROM_CRCResultRead                                                             ((uint32_t (*)(uint32_t ui32Base,                                                            bool bPPResult))ROM_CRCTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_CRCSeedSet                                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Seed))ROM_CRCTABLE[4])
X#define ROM_CRCSeedSet                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Seed))ROM_CRCTABLE[4])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the DES API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESIntStatus                                                      \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_DESTABLE[0])
X#define ROM_DESIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_DESTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESConfigSet                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_DESTABLE[1])
X#define ROM_DESConfigSet                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_DESTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESDataRead                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Dest))ROM_DESTABLE[2])
X#define ROM_DESDataRead                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Dest))ROM_DESTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESDataReadNonBlocking                                            \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Dest))ROM_DESTABLE[3])
X#define ROM_DESDataReadNonBlocking                                                    ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Dest))ROM_DESTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESDataProcess                                                    \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src,                                        \
S                   uint32_t *pui32Dest,                                       \
S                   uint32_t ui32Length))ROM_DESTABLE[4])
X#define ROM_DESDataProcess                                                            ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src,                                                           uint32_t *pui32Dest,                                                          uint32_t ui32Length))ROM_DESTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESDataWrite                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_DESTABLE[5])
X#define ROM_DESDataWrite                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_DESTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESDataWriteNonBlocking                                           \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_DESTABLE[6])
X#define ROM_DESDataWriteNonBlocking                                                   ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_DESTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESDMADisable                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Flags))ROM_DESTABLE[7])
X#define ROM_DESDMADisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Flags))ROM_DESTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESDMAEnable                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Flags))ROM_DESTABLE[8])
X#define ROM_DESDMAEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Flags))ROM_DESTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESIntClear                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_DESTABLE[9])
X#define ROM_DESIntClear                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_DESTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESIntDisable                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_DESTABLE[10])
X#define ROM_DESIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_DESTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESIntEnable                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_DESTABLE[11])
X#define ROM_DESIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_DESTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESIVSet                                                          \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32IVdata))ROM_DESTABLE[12])
X#define ROM_DESIVSet                                                                  ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32IVdata))ROM_DESTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESKeySet                                                         \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Key))ROM_DESTABLE[13])
X#define ROM_DESKeySet                                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Key))ROM_DESTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESLengthSet                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Length))ROM_DESTABLE[14])
X#define ROM_DESLengthSet                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Length))ROM_DESTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_DESReset                                                          \
S        ((void (*)(uint32_t ui32Base))ROM_DESTABLE[15])
X#define ROM_DESReset                                                                  ((void (*)(uint32_t ui32Base))ROM_DESTABLE[15])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the EEPROM API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMRead                                                        \
N        ((void (*)(uint32_t *pui32Data,                                       \
N                   uint32_t ui32Address,                                      \
N                   uint32_t ui32Count))ROM_EEPROMTABLE[0])
X#define ROM_EEPROMRead                                                                ((void (*)(uint32_t *pui32Data,                                                          uint32_t ui32Address,                                                         uint32_t ui32Count))ROM_EEPROMTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMBlockCountGet                                               \
N        ((uint32_t (*)(void))ROM_EEPROMTABLE[1])
X#define ROM_EEPROMBlockCountGet                                                       ((uint32_t (*)(void))ROM_EEPROMTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMBlockHide                                                   \
N        ((void (*)(uint32_t ui32Block))ROM_EEPROMTABLE[2])
X#define ROM_EEPROMBlockHide                                                           ((void (*)(uint32_t ui32Block))ROM_EEPROMTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMBlockLock                                                   \
N        ((uint32_t (*)(uint32_t ui32Block))ROM_EEPROMTABLE[3])
X#define ROM_EEPROMBlockLock                                                           ((uint32_t (*)(uint32_t ui32Block))ROM_EEPROMTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMBlockPasswordSet                                            \
N        ((uint32_t (*)(uint32_t ui32Block,                                    \
N                       uint32_t *pui32Password,                               \
N                       uint32_t ui32Count))ROM_EEPROMTABLE[4])
X#define ROM_EEPROMBlockPasswordSet                                                    ((uint32_t (*)(uint32_t ui32Block,                                                           uint32_t *pui32Password,                                                      uint32_t ui32Count))ROM_EEPROMTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMBlockProtectGet                                             \
N        ((uint32_t (*)(uint32_t ui32Block))ROM_EEPROMTABLE[5])
X#define ROM_EEPROMBlockProtectGet                                                     ((uint32_t (*)(uint32_t ui32Block))ROM_EEPROMTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMBlockProtectSet                                             \
N        ((uint32_t (*)(uint32_t ui32Block,                                    \
N                       uint32_t ui32Protect))ROM_EEPROMTABLE[6])
X#define ROM_EEPROMBlockProtectSet                                                     ((uint32_t (*)(uint32_t ui32Block,                                                           uint32_t ui32Protect))ROM_EEPROMTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMBlockUnlock                                                 \
N        ((uint32_t (*)(uint32_t ui32Block,                                    \
N                       uint32_t *pui32Password,                               \
N                       uint32_t ui32Count))ROM_EEPROMTABLE[7])
X#define ROM_EEPROMBlockUnlock                                                         ((uint32_t (*)(uint32_t ui32Block,                                                           uint32_t *pui32Password,                                                      uint32_t ui32Count))ROM_EEPROMTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMIntClear                                                    \
N        ((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[8])
X#define ROM_EEPROMIntClear                                                            ((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMIntDisable                                                  \
N        ((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[9])
X#define ROM_EEPROMIntDisable                                                          ((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMIntEnable                                                   \
N        ((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[10])
X#define ROM_EEPROMIntEnable                                                           ((void (*)(uint32_t ui32IntFlags))ROM_EEPROMTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMIntStatus                                                   \
N        ((uint32_t (*)(bool bMasked))ROM_EEPROMTABLE[11])
X#define ROM_EEPROMIntStatus                                                           ((uint32_t (*)(bool bMasked))ROM_EEPROMTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1)
X#if 0L ||                                             1L
N#define ROM_EEPROMMassErase                                                   \
N        ((uint32_t (*)(void))ROM_EEPROMTABLE[12])
X#define ROM_EEPROMMassErase                                                           ((uint32_t (*)(void))ROM_EEPROMTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMProgram                                                     \
N        ((uint32_t (*)(uint32_t *pui32Data,                                   \
N                       uint32_t ui32Address,                                  \
N                       uint32_t ui32Count))ROM_EEPROMTABLE[13])
X#define ROM_EEPROMProgram                                                             ((uint32_t (*)(uint32_t *pui32Data,                                                          uint32_t ui32Address,                                                         uint32_t ui32Count))ROM_EEPROMTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMProgramNonBlocking                                          \
N        ((uint32_t (*)(uint32_t ui32Data,                                     \
N                       uint32_t ui32Address))ROM_EEPROMTABLE[14])
X#define ROM_EEPROMProgramNonBlocking                                                  ((uint32_t (*)(uint32_t ui32Data,                                                            uint32_t ui32Address))ROM_EEPROMTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMSizeGet                                                     \
N        ((uint32_t (*)(void))ROM_EEPROMTABLE[15])
X#define ROM_EEPROMSizeGet                                                             ((uint32_t (*)(void))ROM_EEPROMTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMStatusGet                                                   \
N        ((uint32_t (*)(void))ROM_EEPROMTABLE[16])
X#define ROM_EEPROMStatusGet                                                           ((uint32_t (*)(void))ROM_EEPROMTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_EEPROMInit                                                        \
N        ((uint32_t (*)(void))ROM_EEPROMTABLE[17])
X#define ROM_EEPROMInit                                                                ((uint32_t (*)(void))ROM_EEPROMTABLE[17])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the EPI API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIIntStatus                                                      \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_EPITABLE[0])
X#define ROM_EPIIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_EPITABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIModeSet                                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Mode))ROM_EPITABLE[1])
X#define ROM_EPIModeSet                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Mode))ROM_EPITABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIDividerSet                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Divider))ROM_EPITABLE[2])
X#define ROM_EPIDividerSet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Divider))ROM_EPITABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigSDRAMSet                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config,                                       \
S                   uint32_t ui32Refresh))ROM_EPITABLE[3])
X#define ROM_EPIConfigSDRAMSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint32_t ui32Refresh))ROM_EPITABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigGPModeSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config,                                       \
S                   uint32_t ui32FrameCount,                                   \
S                   uint32_t ui32MaxWait))ROM_EPITABLE[4])
X#define ROM_EPIConfigGPModeSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint32_t ui32FrameCount,                                                      uint32_t ui32MaxWait))ROM_EPITABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigHB8Set                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config,                                       \
S                   uint32_t ui32MaxWait))ROM_EPITABLE[5])
X#define ROM_EPIConfigHB8Set                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint32_t ui32MaxWait))ROM_EPITABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigHB16Set                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config,                                       \
S                   uint32_t ui32MaxWait))ROM_EPITABLE[6])
X#define ROM_EPIConfigHB16Set                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint32_t ui32MaxWait))ROM_EPITABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIAddressMapSet                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Map))ROM_EPITABLE[7])
X#define ROM_EPIAddressMapSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Map))ROM_EPITABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadConfigure                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel,                                      \
S                   uint32_t ui32DataSize,                                     \
S                   uint32_t ui32Address))ROM_EPITABLE[8])
X#define ROM_EPINonBlockingReadConfigure                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel,                                                         uint32_t ui32DataSize,                                                        uint32_t ui32Address))ROM_EPITABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadStart                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel,                                      \
S                   uint32_t ui32Count))ROM_EPITABLE[9])
X#define ROM_EPINonBlockingReadStart                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel,                                                         uint32_t ui32Count))ROM_EPITABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadStop                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel))ROM_EPITABLE[10])
X#define ROM_EPINonBlockingReadStop                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_EPITABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadCount                                           \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32Channel))ROM_EPITABLE[11])
X#define ROM_EPINonBlockingReadCount                                                   ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_EPITABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadAvail                                           \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[12])
X#define ROM_EPINonBlockingReadAvail                                                   ((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadGet32                                           \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32Count,                                    \
S                       uint32_t *pui32Buf))ROM_EPITABLE[13])
X#define ROM_EPINonBlockingReadGet32                                                   ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Count,                                                           uint32_t *pui32Buf))ROM_EPITABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadGet16                                           \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32Count,                                    \
S                       uint16_t *pui16Buf))ROM_EPITABLE[14])
X#define ROM_EPINonBlockingReadGet16                                                   ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Count,                                                           uint16_t *pui16Buf))ROM_EPITABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPINonBlockingReadGet8                                            \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32Count,                                    \
S                       uint8_t *pui8Buf))ROM_EPITABLE[15])
X#define ROM_EPINonBlockingReadGet8                                                    ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Count,                                                           uint8_t *pui8Buf))ROM_EPITABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIFIFOConfig                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_EPITABLE[16])
X#define ROM_EPIFIFOConfig                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_EPITABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIWriteFIFOCountGet                                              \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[17])
X#define ROM_EPIWriteFIFOCountGet                                                      ((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIIntEnable                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_EPITABLE[18])
X#define ROM_EPIIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_EPITABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIIntDisable                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_EPITABLE[19])
X#define ROM_EPIIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_EPITABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIIntErrorStatus                                                 \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[20])
X#define ROM_EPIIntErrorStatus                                                         ((uint32_t (*)(uint32_t ui32Base))ROM_EPITABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIIntErrorClear                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32ErrFlags))ROM_EPITABLE[21])
X#define ROM_EPIIntErrorClear                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32ErrFlags))ROM_EPITABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIDividerCSSet                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint32_t ui32Divider))ROM_EPITABLE[22])
X#define ROM_EPIDividerCSSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint32_t ui32Divider))ROM_EPITABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIDMATxCount                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Count))ROM_EPITABLE[23])
X#define ROM_EPIDMATxCount                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Count))ROM_EPITABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigHB8CSSet                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint32_t ui32Config))ROM_EPITABLE[24])
X#define ROM_EPIConfigHB8CSSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint32_t ui32Config))ROM_EPITABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigHB16CSSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint32_t ui32Config))ROM_EPITABLE[25])
X#define ROM_EPIConfigHB16CSSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint32_t ui32Config))ROM_EPITABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigHB8TimingSet                                             \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint32_t ui32Config))ROM_EPITABLE[26])
X#define ROM_EPIConfigHB8TimingSet                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint32_t ui32Config))ROM_EPITABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIConfigHB16TimingSet                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint32_t ui32Config))ROM_EPITABLE[27])
X#define ROM_EPIConfigHB16TimingSet                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint32_t ui32Config))ROM_EPITABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIPSRAMConfigRegSet                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint32_t ui32CR))ROM_EPITABLE[28])
X#define ROM_EPIPSRAMConfigRegSet                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint32_t ui32CR))ROM_EPITABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIPSRAMConfigRegRead                                             \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS))ROM_EPITABLE[29])
X#define ROM_EPIPSRAMConfigRegRead                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS))ROM_EPITABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIPSRAMConfigRegGetNonBlocking                                   \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint32_t *pui32CR))ROM_EPITABLE[30])
X#define ROM_EPIPSRAMConfigRegGetNonBlocking                                           ((bool (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint32_t *pui32CR))ROM_EPITABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EPIPSRAMConfigRegGet                                              \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32CS))ROM_EPITABLE[31])
X#define ROM_EPIPSRAMConfigRegGet                                                      ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32CS))ROM_EPITABLE[31])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the EMAC API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACIntStatus                                                     \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_EMACTABLE[0])
X#define ROM_EMACIntStatus                                                             ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_EMACTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACAddrGet                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Index,                                        \
S                   uint8_t *pui8MACAddr))ROM_EMACTABLE[1])
X#define ROM_EMACAddrGet                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Index,                                                           uint8_t *pui8MACAddr))ROM_EMACTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACAddrSet                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Index,                                        \
S                   const uint8_t *pui8MACAddr))ROM_EMACTABLE[2])
X#define ROM_EMACAddrSet                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Index,                                                           const uint8_t *pui8MACAddr))ROM_EMACTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACConfigGet                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Config,                                     \
S                   uint32_t *pui32Mode,                                       \
S                   uint32_t *pui32RxMaxFrameSize))ROM_EMACTABLE[3])
X#define ROM_EMACConfigGet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Config,                                                        uint32_t *pui32Mode,                                                          uint32_t *pui32RxMaxFrameSize))ROM_EMACTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACConfigSet                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config,                                       \
S                   uint32_t ui32ModeFlags,                                    \
S                   uint32_t ui32RxMaxFrameSize))ROM_EMACTABLE[4])
X#define ROM_EMACConfigSet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint32_t ui32ModeFlags,                                                       uint32_t ui32RxMaxFrameSize))ROM_EMACTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACDMAStateGet                                                   \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[5])
X#define ROM_EMACDMAStateGet                                                           ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACFrameFilterGet                                                \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[6])
X#define ROM_EMACFrameFilterGet                                                        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACFrameFilterSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32FilterOpts))ROM_EMACTABLE[7])
X#define ROM_EMACFrameFilterSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32FilterOpts))ROM_EMACTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACInit                                                          \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32SysClk,                                       \
S                   uint32_t ui32BusConfig,                                    \
S                   uint32_t ui32RxBurst,                                      \
S                   uint32_t ui32TxBurst,                                      \
S                   uint32_t ui32DescSkipSize))ROM_EMACTABLE[8])
X#define ROM_EMACInit                                                                  ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SysClk,                                                          uint32_t ui32BusConfig,                                                       uint32_t ui32RxBurst,                                                         uint32_t ui32TxBurst,                                                         uint32_t ui32DescSkipSize))ROM_EMACTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACIntClear                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_EMACTABLE[9])
X#define ROM_EMACIntClear                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_EMACTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACIntDisable                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_EMACTABLE[10])
X#define ROM_EMACIntDisable                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_EMACTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACIntEnable                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_EMACTABLE[11])
X#define ROM_EMACIntEnable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_EMACTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACPHYConfigSet                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_EMACTABLE[12])
X#define ROM_EMACPHYConfigSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_EMACTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACPHYPowerOff                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8PhyAddr))ROM_EMACTABLE[13])
X#define ROM_EMACPHYPowerOff                                                           ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8PhyAddr))ROM_EMACTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACPHYPowerOn                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8PhyAddr))ROM_EMACTABLE[14])
X#define ROM_EMACPHYPowerOn                                                            ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8PhyAddr))ROM_EMACTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACPHYRead                                                       \
S        ((uint16_t (*)(uint32_t ui32Base,                                     \
S                        uint8_t ui8PhyAddr,                                   \
S                       uint8_t ui8RegAddr))ROM_EMACTABLE[15])
X#define ROM_EMACPHYRead                                                               ((uint16_t (*)(uint32_t ui32Base,                                                             uint8_t ui8PhyAddr,                                                          uint8_t ui8RegAddr))ROM_EMACTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACPHYWrite                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8PhyAddr,                                        \
S                   uint8_t ui8RegAddr,                                        \
S                   uint16_t ui16Data))ROM_EMACTABLE[16])
X#define ROM_EMACPHYWrite                                                              ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8PhyAddr,                                                           uint8_t ui8RegAddr,                                                           uint16_t ui16Data))ROM_EMACTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACReset                                                         \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[17])
X#define ROM_EMACReset                                                                 ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxDisable                                                     \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[18])
X#define ROM_EMACRxDisable                                                             ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxDMACurrentBufferGet                                         \
S        ((uint8_t * (*)(uint32_t ui32Base))ROM_EMACTABLE[19])
X#define ROM_EMACRxDMACurrentBufferGet                                                 ((uint8_t * (*)(uint32_t ui32Base))ROM_EMACTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxDMACurrentDescriptorGet                                     \
S        ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[20])
X#define ROM_EMACRxDMACurrentDescriptorGet                                             ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxDMADescriptorListGet                                        \
S        ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[21])
X#define ROM_EMACRxDMADescriptorListGet                                                ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxDMADescriptorListSet                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   tEMACDMADescriptor *pDescriptor))ROM_EMACTABLE[22])
X#define ROM_EMACRxDMADescriptorListSet                                                ((void (*)(uint32_t ui32Base,                                                            tEMACDMADescriptor *pDescriptor))ROM_EMACTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxDMAPollDemand                                               \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[23])
X#define ROM_EMACRxDMAPollDemand                                                       ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxEnable                                                      \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[24])
X#define ROM_EMACRxEnable                                                              ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACRxWatchdogTimerSet                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Timeout))ROM_EMACTABLE[25])
X#define ROM_EMACRxWatchdogTimerSet                                                    ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Timeout))ROM_EMACTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACStatusGet                                                     \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[26])
X#define ROM_EMACStatusGet                                                             ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxDisable                                                     \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[27])
X#define ROM_EMACTxDisable                                                             ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxDMACurrentBufferGet                                         \
S        ((uint8_t * (*)(uint32_t ui32Base))ROM_EMACTABLE[28])
X#define ROM_EMACTxDMACurrentBufferGet                                                 ((uint8_t * (*)(uint32_t ui32Base))ROM_EMACTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxDMACurrentDescriptorGet                                     \
S        ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[29])
X#define ROM_EMACTxDMACurrentDescriptorGet                                             ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxDMADescriptorListGet                                        \
S        ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[30])
X#define ROM_EMACTxDMADescriptorListGet                                                ((tEMACDMADescriptor * (*)(uint32_t ui32Base))ROM_EMACTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxDMADescriptorListSet                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   tEMACDMADescriptor *pDescriptor))ROM_EMACTABLE[31])
X#define ROM_EMACTxDMADescriptorListSet                                                ((void (*)(uint32_t ui32Base,                                                            tEMACDMADescriptor *pDescriptor))ROM_EMACTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxDMAPollDemand                                               \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[32])
X#define ROM_EMACTxDMAPollDemand                                                       ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxEnable                                                      \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[33])
X#define ROM_EMACTxEnable                                                              ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACTxFlush                                                       \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[34])
X#define ROM_EMACTxFlush                                                               ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACAddrFilterGet                                                 \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32Index))ROM_EMACTABLE[35])
X#define ROM_EMACAddrFilterGet                                                         ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Index))ROM_EMACTABLE[35])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACAddrFilterSet                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Index,                                        \
S                   uint32_t ui32Config))ROM_EMACTABLE[36])
X#define ROM_EMACAddrFilterSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Index,                                                           uint32_t ui32Config))ROM_EMACTABLE[36])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACHashFilterBitCalculate                                        \
S        ((uint32_t (*)(uint8_t *pui8MACAddr))ROM_EMACTABLE[37])
X#define ROM_EMACHashFilterBitCalculate                                                ((uint32_t (*)(uint8_t *pui8MACAddr))ROM_EMACTABLE[37])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACHashFilterGet                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32HashHi,                                     \
S                   uint32_t *pui32HashLo))ROM_EMACTABLE[38])
X#define ROM_EMACHashFilterGet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32HashHi,                                                        uint32_t *pui32HashLo))ROM_EMACTABLE[38])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_EMACHashFilterSet                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32HashHi,                                       \
S                   uint32_t ui32HashLo))ROM_EMACTABLE[39])
X#define ROM_EMACHashFilterSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32HashHi,                                                          uint32_t ui32HashLo))ROM_EMACTABLE[39])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACNumAddrGet                                                    \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[40])
X#define ROM_EMACNumAddrGet                                                            ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[40])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACPHYExtendedRead                                               \
S        ((uint16_t (*)(uint32_t ui32Base,                                     \
S                       uint8_t ui8PhyAddr,                                    \
S                       uint16_t ui16RegAddr))ROM_EMACTABLE[41])
X#define ROM_EMACPHYExtendedRead                                                       ((uint16_t (*)(uint32_t ui32Base,                                                            uint8_t ui8PhyAddr,                                                           uint16_t ui16RegAddr))ROM_EMACTABLE[41])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACPHYExtendedWrite                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8PhyAddr,                                        \
S                   uint16_t ui16RegAddr,                                      \
S                   uint16_t ui16Data))ROM_EMACTABLE[42])
X#define ROM_EMACPHYExtendedWrite                                                      ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8PhyAddr,                                                           uint16_t ui16RegAddr,                                                         uint16_t ui16Data))ROM_EMACTABLE[42])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACPowerManagementControlGet                                     \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[43])
X#define ROM_EMACPowerManagementControlGet                                             ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[43])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACPowerManagementControlSet                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Flags))ROM_EMACTABLE[44])
X#define ROM_EMACPowerManagementControlSet                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Flags))ROM_EMACTABLE[44])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACPowerManagementStatusGet                                      \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[45])
X#define ROM_EMACPowerManagementStatusGet                                              ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[45])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACRemoteWakeUpFrameFilterGet                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   tEMACWakeUpFrameFilter *pFilter))ROM_EMACTABLE[46])
X#define ROM_EMACRemoteWakeUpFrameFilterGet                                            ((void (*)(uint32_t ui32Base,                                                            tEMACWakeUpFrameFilter *pFilter))ROM_EMACTABLE[46])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACRemoteWakeUpFrameFilterSet                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   const tEMACWakeUpFrameFilter *pFilter))ROM_EMACTABLE[47])
X#define ROM_EMACRemoteWakeUpFrameFilterSet                                            ((void (*)(uint32_t ui32Base,                                                            const tEMACWakeUpFrameFilter *pFilter))ROM_EMACTABLE[47])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampAddendSet                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Seconds))ROM_EMACTABLE[48])
X#define ROM_EMACTimestampAddendSet                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Seconds))ROM_EMACTABLE[48])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampConfigGet                                            \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t *pui32SubSecondInc))ROM_EMACTABLE[49])
X#define ROM_EMACTimestampConfigGet                                                    ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t *pui32SubSecondInc))ROM_EMACTABLE[49])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampConfigSet                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config,                                       \
S                   uint32_t ui32SubSecondInc))ROM_EMACTABLE[50])
X#define ROM_EMACTimestampConfigSet                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint32_t ui32SubSecondInc))ROM_EMACTABLE[50])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampDisable                                              \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[51])
X#define ROM_EMACTimestampDisable                                                      ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[51])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampEnable                                               \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[52])
X#define ROM_EMACTimestampEnable                                                       ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[52])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampIntStatus                                            \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[53])
X#define ROM_EMACTimestampIntStatus                                                    ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[53])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampPPSCommand                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Cmd))ROM_EMACTABLE[54])
X#define ROM_EMACTimestampPPSCommand                                                   ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Cmd))ROM_EMACTABLE[54])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampPPSCommandModeSet                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_EMACTABLE[55])
X#define ROM_EMACTimestampPPSCommandModeSet                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_EMACTABLE[55])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampPPSPeriodSet                                         \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Period,                                       \
S                   uint32_t ui32Width))ROM_EMACTABLE[56])
X#define ROM_EMACTimestampPPSPeriodSet                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Period,                                                          uint32_t ui32Width))ROM_EMACTABLE[56])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampPPSSimpleModeSet                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32FreqConfig))ROM_EMACTABLE[57])
X#define ROM_EMACTimestampPPSSimpleModeSet                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32FreqConfig))ROM_EMACTABLE[57])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampSysTimeGet                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Seconds,                                    \
S                   uint32_t *pui32SubSeconds))ROM_EMACTABLE[58])
X#define ROM_EMACTimestampSysTimeGet                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Seconds,                                                       uint32_t *pui32SubSeconds))ROM_EMACTABLE[58])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampSysTimeSet                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Seconds,                                      \
S                   uint32_t ui32SubSeconds))ROM_EMACTABLE[59])
X#define ROM_EMACTimestampSysTimeSet                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Seconds,                                                         uint32_t ui32SubSeconds))ROM_EMACTABLE[59])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampSysTimeUpdate                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Seconds,                                      \
S                   uint32_t ui32SubSeconds,                                   \
S                   bool bInc))ROM_EMACTABLE[60])
X#define ROM_EMACTimestampSysTimeUpdate                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Seconds,                                                         uint32_t ui32SubSeconds,                                                      bool bInc))ROM_EMACTABLE[60])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampTargetIntDisable                                     \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[61])
X#define ROM_EMACTimestampTargetIntDisable                                             ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[61])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampTargetIntEnable                                      \
S        ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[62])
X#define ROM_EMACTimestampTargetIntEnable                                              ((void (*)(uint32_t ui32Base))ROM_EMACTABLE[62])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACTimestampTargetSet                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Seconds,                                      \
S                   uint32_t ui32Nanoseconds))ROM_EMACTABLE[63])
X#define ROM_EMACTimestampTargetSet                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Seconds,                                                         uint32_t ui32Nanoseconds))ROM_EMACTABLE[63])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACVLANHashFilterBitCalculate                                    \
S        ((uint32_t (*)(uint16_t ui16Tag))ROM_EMACTABLE[64])
X#define ROM_EMACVLANHashFilterBitCalculate                                            ((uint32_t (*)(uint16_t ui16Tag))ROM_EMACTABLE[64])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACVLANHashFilterGet                                             \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[65])
X#define ROM_EMACVLANHashFilterGet                                                     ((uint32_t (*)(uint32_t ui32Base))ROM_EMACTABLE[65])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACVLANHashFilterSet                                             \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Hash))ROM_EMACTABLE[66])
X#define ROM_EMACVLANHashFilterSet                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Hash))ROM_EMACTABLE[66])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACVLANRxConfigGet                                               \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint16_t *pui16Tag))ROM_EMACTABLE[67])
X#define ROM_EMACVLANRxConfigGet                                                       ((uint32_t (*)(uint32_t ui32Base,                                                            uint16_t *pui16Tag))ROM_EMACTABLE[67])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACVLANRxConfigSet                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint16_t ui16Tag,                                          \
S                   uint32_t ui32Config))ROM_EMACTABLE[68])
X#define ROM_EMACVLANRxConfigSet                                                       ((void (*)(uint32_t ui32Base,                                                            uint16_t ui16Tag,                                                             uint32_t ui32Config))ROM_EMACTABLE[68])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACVLANTxConfigGet                                               \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint16_t *pui16Tag))ROM_EMACTABLE[69])
X#define ROM_EMACVLANTxConfigGet                                                       ((uint32_t (*)(uint32_t ui32Base,                                                            uint16_t *pui16Tag))ROM_EMACTABLE[69])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_EMACVLANTxConfigSet                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint16_t ui16Tag,                                          \
S                   uint32_t ui32Config))ROM_EMACTABLE[70])
X#define ROM_EMACVLANTxConfigSet                                                       ((void (*)(uint32_t ui32Base,                                                            uint16_t ui16Tag,                                                             uint32_t ui32Config))ROM_EMACTABLE[70])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_UpdateEMAC                                                        \
S        ((void (*)(uint32_t ui32Clock))ROM_EMACTABLE[71])
X#define ROM_UpdateEMAC                                                                ((void (*)(uint32_t ui32Clock))ROM_EMACTABLE[71])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Flash API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashProgram                                                      \
N        ((int32_t (*)(uint32_t *pui32Data,                                    \
N                      uint32_t ui32Address,                                   \
N                      uint32_t ui32Count))ROM_FLASHTABLE[0])
X#define ROM_FlashProgram                                                              ((int32_t (*)(uint32_t *pui32Data,                                                          uint32_t ui32Address,                                                         uint32_t ui32Count))ROM_FLASHTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashErase                                                        \
N        ((int32_t (*)(uint32_t ui32Address))ROM_FLASHTABLE[3])
X#define ROM_FlashErase                                                                ((int32_t (*)(uint32_t ui32Address))ROM_FLASHTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashProtectGet                                                   \
N        ((tFlashProtection (*)(uint32_t ui32Address))ROM_FLASHTABLE[4])
X#define ROM_FlashProtectGet                                                           ((tFlashProtection (*)(uint32_t ui32Address))ROM_FLASHTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashProtectSet                                                   \
N        ((int32_t (*)(uint32_t ui32Address,                                   \
N                      tFlashProtection eProtect))ROM_FLASHTABLE[5])
X#define ROM_FlashProtectSet                                                           ((int32_t (*)(uint32_t ui32Address,                                                         tFlashProtection eProtect))ROM_FLASHTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashProtectSave                                                  \
N        ((int32_t (*)(void))ROM_FLASHTABLE[6])
X#define ROM_FlashProtectSave                                                          ((int32_t (*)(void))ROM_FLASHTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashUserGet                                                      \
N        ((int32_t (*)(uint32_t *pui32User0,                                   \
N                      uint32_t *pui32User1))ROM_FLASHTABLE[7])
X#define ROM_FlashUserGet                                                              ((int32_t (*)(uint32_t *pui32User0,                                                         uint32_t *pui32User1))ROM_FLASHTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashUserSet                                                      \
N        ((int32_t (*)(uint32_t ui32User0,                                     \
N                      uint32_t ui32User1))ROM_FLASHTABLE[8])
X#define ROM_FlashUserSet                                                              ((int32_t (*)(uint32_t ui32User0,                                                           uint32_t ui32User1))ROM_FLASHTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashUserSave                                                     \
N        ((int32_t (*)(void))ROM_FLASHTABLE[9])
X#define ROM_FlashUserSave                                                             ((int32_t (*)(void))ROM_FLASHTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashIntEnable                                                    \
N        ((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[10])
X#define ROM_FlashIntEnable                                                            ((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashIntDisable                                                   \
N        ((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[11])
X#define ROM_FlashIntDisable                                                           ((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashIntStatus                                                    \
N        ((uint32_t (*)(bool bMasked))ROM_FLASHTABLE[12])
X#define ROM_FlashIntStatus                                                            ((uint32_t (*)(bool bMasked))ROM_FLASHTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FlashIntClear                                                     \
N        ((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[13])
X#define ROM_FlashIntClear                                                             ((void (*)(uint32_t ui32IntFlags))ROM_FLASHTABLE[13])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the FPU API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPUEnable                                                         \
N        ((void (*)(void))ROM_FPUTABLE[0])
X#define ROM_FPUEnable                                                                 ((void (*)(void))ROM_FPUTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPUDisable                                                        \
N        ((void (*)(void))ROM_FPUTABLE[1])
X#define ROM_FPUDisable                                                                ((void (*)(void))ROM_FPUTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPUFlushToZeroModeSet                                             \
N        ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[2])
X#define ROM_FPUFlushToZeroModeSet                                                     ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPUHalfPrecisionModeSet                                           \
N        ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[3])
X#define ROM_FPUHalfPrecisionModeSet                                                   ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPULazyStackingEnable                                             \
N        ((void (*)(void))ROM_FPUTABLE[4])
X#define ROM_FPULazyStackingEnable                                                     ((void (*)(void))ROM_FPUTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPUNaNModeSet                                                     \
N        ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[5])
X#define ROM_FPUNaNModeSet                                                             ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPURoundingModeSet                                                \
N        ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[6])
X#define ROM_FPURoundingModeSet                                                        ((void (*)(uint32_t ui32Mode))ROM_FPUTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPUStackingDisable                                                \
N        ((void (*)(void))ROM_FPUTABLE[7])
X#define ROM_FPUStackingDisable                                                        ((void (*)(void))ROM_FPUTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_FPUStackingEnable                                                 \
N        ((void (*)(void))ROM_FPUTABLE[8])
X#define ROM_FPUStackingEnable                                                         ((void (*)(void))ROM_FPUTABLE[8])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the GPIO API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinWrite                                                      \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins,                                           \
N                   uint8_t ui8Val))ROM_GPIOTABLE[0])
X#define ROM_GPIOPinWrite                                                              ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins,                                                              uint8_t ui8Val))ROM_GPIOTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIODirModeSet                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins,                                           \
N                   uint32_t ui32PinIO))ROM_GPIOTABLE[1])
X#define ROM_GPIODirModeSet                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins,                                                              uint32_t ui32PinIO))ROM_GPIOTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIODirModeGet                                                    \
N        ((uint32_t (*)(uint32_t ui32Port,                                     \
N                       uint8_t ui8Pin))ROM_GPIOTABLE[2])
X#define ROM_GPIODirModeGet                                                            ((uint32_t (*)(uint32_t ui32Port,                                                            uint8_t ui8Pin))ROM_GPIOTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOIntTypeSet                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins,                                           \
N                   uint32_t ui32IntType))ROM_GPIOTABLE[3])
X#define ROM_GPIOIntTypeSet                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins,                                                              uint32_t ui32IntType))ROM_GPIOTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOIntTypeGet                                                    \
N        ((uint32_t (*)(uint32_t ui32Port,                                     \
N                       uint8_t ui8Pin))ROM_GPIOTABLE[4])
X#define ROM_GPIOIntTypeGet                                                            ((uint32_t (*)(uint32_t ui32Port,                                                            uint8_t ui8Pin))ROM_GPIOTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_GPIOPadConfigSet                                                  \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins,                                           \
N                   uint32_t ui32Strength,                                     \
N                   uint32_t ui32PadType))ROM_GPIOTABLE[5])
X#define ROM_GPIOPadConfigSet                                                          ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins,                                                              uint32_t ui32Strength,                                                        uint32_t ui32PadType))ROM_GPIOTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPadConfigGet                                                  \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pin,                                            \
N                   uint32_t *pui32Strength,                                   \
N                   uint32_t *pui32PadType))ROM_GPIOTABLE[6])
X#define ROM_GPIOPadConfigGet                                                          ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pin,                                                               uint32_t *pui32Strength,                                                      uint32_t *pui32PadType))ROM_GPIOTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinRead                                                       \
N        ((int32_t (*)(uint32_t ui32Port,                                      \
N                      uint8_t ui8Pins))ROM_GPIOTABLE[11])
X#define ROM_GPIOPinRead                                                               ((int32_t (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_GPIOPinTypeCAN                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[12])
X#define ROM_GPIOPinTypeCAN                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeComparator                                             \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[13])
X#define ROM_GPIOPinTypeComparator                                                     ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeGPIOInput                                              \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[14])
X#define ROM_GPIOPinTypeGPIOInput                                                      ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeGPIOOutput                                             \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[15])
X#define ROM_GPIOPinTypeGPIOOutput                                                     ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeI2C                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[16])
X#define ROM_GPIOPinTypeI2C                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypePWM                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[17])
X#define ROM_GPIOPinTypePWM                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeQEI                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[18])
X#define ROM_GPIOPinTypeQEI                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeSSI                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[19])
X#define ROM_GPIOPinTypeSSI                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeTimer                                                  \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[20])
X#define ROM_GPIOPinTypeTimer                                                          ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeUART                                                   \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[21])
X#define ROM_GPIOPinTypeUART                                                           ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeGPIOOutputOD                                           \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[22])
X#define ROM_GPIOPinTypeGPIOOutputOD                                                   ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeADC                                                    \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[23])
X#define ROM_GPIOPinTypeADC                                                            ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeUSBDigital                                             \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[24])
X#define ROM_GPIOPinTypeUSBDigital                                                     ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinConfigure                                                  \
N        ((void (*)(uint32_t ui32PinConfig))ROM_GPIOTABLE[26])
X#define ROM_GPIOPinConfigure                                                          ((void (*)(uint32_t ui32PinConfig))ROM_GPIOTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeUSBAnalog                                              \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[28])
X#define ROM_GPIOPinTypeUSBAnalog                                                      ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIODMATriggerEnable                                              \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[31])
X#define ROM_GPIODMATriggerEnable                                                      ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIODMATriggerDisable                                             \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[32])
X#define ROM_GPIODMATriggerDisable                                                     ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOADCTriggerEnable                                              \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[33])
X#define ROM_GPIOADCTriggerEnable                                                      ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOADCTriggerDisable                                             \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[34])
X#define ROM_GPIOADCTriggerDisable                                                     ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_GPIOPinTypeI2CSCL                                                 \
N        ((void (*)(uint32_t ui32Port,                                         \
N                   uint8_t ui8Pins))ROM_GPIOTABLE[39])
X#define ROM_GPIOPinTypeI2CSCL                                                         ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[39])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_GPIOPinTypeOneWire                                                \
S        ((void (*)(uint32_t ui32Port,                                         \
S                   uint8_t ui8Pins))ROM_GPIOTABLE[44])
X#define ROM_GPIOPinTypeOneWire                                                        ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[44])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_GPIOPinTypeWakeHigh                                               \
S        ((void (*)(uint32_t ui32Port,                                         \
S                   uint8_t ui8Pins))ROM_GPIOTABLE[48])
X#define ROM_GPIOPinTypeWakeHigh                                                       ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[48])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_GPIOPinTypeWakeLow                                                \
S        ((void (*)(uint32_t ui32Port,                                         \
S                   uint8_t ui8Pins))ROM_GPIOTABLE[49])
X#define ROM_GPIOPinTypeWakeLow                                                        ((void (*)(uint32_t ui32Port,                                                            uint8_t ui8Pins))ROM_GPIOTABLE[49])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_GPIOIntClear                                                      \
S        ((void (*)(uint32_t ui32Port,                                         \
S                   uint32_t ui32IntFlags))ROM_GPIOTABLE[51])
X#define ROM_GPIOIntClear                                                              ((void (*)(uint32_t ui32Port,                                                            uint32_t ui32IntFlags))ROM_GPIOTABLE[51])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_GPIOIntDisable                                                    \
S        ((void (*)(uint32_t ui32Port,                                         \
S                   uint32_t ui32IntFlags))ROM_GPIOTABLE[52])
X#define ROM_GPIOIntDisable                                                            ((void (*)(uint32_t ui32Port,                                                            uint32_t ui32IntFlags))ROM_GPIOTABLE[52])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_GPIOIntEnable                                                     \
S        ((void (*)(uint32_t ui32Port,                                         \
S                   uint32_t ui32IntFlags))ROM_GPIOTABLE[53])
X#define ROM_GPIOIntEnable                                                             ((void (*)(uint32_t ui32Port,                                                            uint32_t ui32IntFlags))ROM_GPIOTABLE[53])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_GPIOIntStatus                                                     \
S        ((uint32_t (*)(uint32_t ui32Port,                                     \
S                       bool bMasked))ROM_GPIOTABLE[54])
X#define ROM_GPIOIntStatus                                                             ((uint32_t (*)(uint32_t ui32Port,                                                            bool bMasked))ROM_GPIOTABLE[54])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Hibernate API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateIntClear                                                 \
N        ((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[0])
X#define ROM_HibernateIntClear                                                         ((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateEnableExpClk                                             \
N        ((void (*)(uint32_t ui32HibClk))ROM_HIBERNATETABLE[1])
X#define ROM_HibernateEnableExpClk                                                     ((void (*)(uint32_t ui32HibClk))ROM_HIBERNATETABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateDisable                                                  \
N        ((void (*)(void))ROM_HIBERNATETABLE[2])
X#define ROM_HibernateDisable                                                          ((void (*)(void))ROM_HIBERNATETABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRTCEnable                                                \
N        ((void (*)(void))ROM_HIBERNATETABLE[4])
X#define ROM_HibernateRTCEnable                                                        ((void (*)(void))ROM_HIBERNATETABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRTCDisable                                               \
N        ((void (*)(void))ROM_HIBERNATETABLE[5])
X#define ROM_HibernateRTCDisable                                                       ((void (*)(void))ROM_HIBERNATETABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateWakeSet                                                  \
N        ((void (*)(uint32_t ui32WakeFlags))ROM_HIBERNATETABLE[6])
X#define ROM_HibernateWakeSet                                                          ((void (*)(uint32_t ui32WakeFlags))ROM_HIBERNATETABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateWakeGet                                                  \
N        ((uint32_t (*)(void))ROM_HIBERNATETABLE[7])
X#define ROM_HibernateWakeGet                                                          ((uint32_t (*)(void))ROM_HIBERNATETABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateLowBatSet                                                \
N        ((void (*)(uint32_t ui32LowBatFlags))ROM_HIBERNATETABLE[8])
X#define ROM_HibernateLowBatSet                                                        ((void (*)(uint32_t ui32LowBatFlags))ROM_HIBERNATETABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateLowBatGet                                                \
N        ((uint32_t (*)(void))ROM_HIBERNATETABLE[9])
X#define ROM_HibernateLowBatGet                                                        ((uint32_t (*)(void))ROM_HIBERNATETABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRTCSet                                                   \
N        ((void (*)(uint32_t ui32RTCValue))ROM_HIBERNATETABLE[10])
X#define ROM_HibernateRTCSet                                                           ((void (*)(uint32_t ui32RTCValue))ROM_HIBERNATETABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRTCGet                                                   \
N        ((uint32_t (*)(void))ROM_HIBERNATETABLE[11])
X#define ROM_HibernateRTCGet                                                           ((uint32_t (*)(void))ROM_HIBERNATETABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRTCTrimSet                                               \
N        ((void (*)(uint32_t ui32Trim))ROM_HIBERNATETABLE[16])
X#define ROM_HibernateRTCTrimSet                                                       ((void (*)(uint32_t ui32Trim))ROM_HIBERNATETABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRTCTrimGet                                               \
N        ((uint32_t (*)(void))ROM_HIBERNATETABLE[17])
X#define ROM_HibernateRTCTrimGet                                                       ((uint32_t (*)(void))ROM_HIBERNATETABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateDataSet                                                  \
N        ((void (*)(uint32_t *pui32Data,                                       \
N                   uint32_t ui32Count))ROM_HIBERNATETABLE[18])
X#define ROM_HibernateDataSet                                                          ((void (*)(uint32_t *pui32Data,                                                          uint32_t ui32Count))ROM_HIBERNATETABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateDataGet                                                  \
N        ((void (*)(uint32_t *pui32Data,                                       \
N                   uint32_t ui32Count))ROM_HIBERNATETABLE[19])
X#define ROM_HibernateDataGet                                                          ((void (*)(uint32_t *pui32Data,                                                          uint32_t ui32Count))ROM_HIBERNATETABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRequest                                                  \
N        ((void (*)(void))ROM_HIBERNATETABLE[20])
X#define ROM_HibernateRequest                                                          ((void (*)(void))ROM_HIBERNATETABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateIntEnable                                                \
N        ((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[21])
X#define ROM_HibernateIntEnable                                                        ((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateIntDisable                                               \
N        ((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[22])
X#define ROM_HibernateIntDisable                                                       ((void (*)(uint32_t ui32IntFlags))ROM_HIBERNATETABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateIntStatus                                                \
N        ((uint32_t (*)(bool bMasked))ROM_HIBERNATETABLE[23])
X#define ROM_HibernateIntStatus                                                        ((uint32_t (*)(bool bMasked))ROM_HIBERNATETABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateIsActive                                                 \
N        ((uint32_t (*)(void))ROM_HIBERNATETABLE[24])
X#define ROM_HibernateIsActive                                                         ((uint32_t (*)(void))ROM_HIBERNATETABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateRTCSSGet                                                 \
N        ((uint32_t (*)(void))ROM_HIBERNATETABLE[27])
X#define ROM_HibernateRTCSSGet                                                         ((uint32_t (*)(void))ROM_HIBERNATETABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateClockConfig                                              \
N        ((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[28])
X#define ROM_HibernateClockConfig                                                      ((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateBatCheckStart                                            \
N        ((void (*)(void))ROM_HIBERNATETABLE[29])
X#define ROM_HibernateBatCheckStart                                                    ((void (*)(void))ROM_HIBERNATETABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateBatCheckDone                                             \
N        ((uint32_t (*)(void))ROM_HIBERNATETABLE[30])
X#define ROM_HibernateBatCheckDone                                                     ((uint32_t (*)(void))ROM_HIBERNATETABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateGPIORetentionEnable                                      \
S        ((void (*)(void))ROM_HIBERNATETABLE[31])
X#define ROM_HibernateGPIORetentionEnable                                              ((void (*)(void))ROM_HIBERNATETABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateGPIORetentionDisable                                     \
S        ((void (*)(void))ROM_HIBERNATETABLE[32])
X#define ROM_HibernateGPIORetentionDisable                                             ((void (*)(void))ROM_HIBERNATETABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateGPIORetentionGet                                         \
S        ((bool (*)(void))ROM_HIBERNATETABLE[33])
X#define ROM_HibernateGPIORetentionGet                                                 ((bool (*)(void))ROM_HIBERNATETABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateCounterMode                                              \
S        ((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[34])
X#define ROM_HibernateCounterMode                                                      ((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_HibernateCalendarSet                                              \
N        ((void (*)(struct tm *psTime))ROM_HIBERNATETABLE[35])
X#define ROM_HibernateCalendarSet                                                      ((void (*)(struct tm *psTime))ROM_HIBERNATETABLE[35])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateCalendarGet                                              \
S        ((int (*)(struct tm *psTime))ROM_HIBERNATETABLE[36])
X#define ROM_HibernateCalendarGet                                                      ((int (*)(struct tm *psTime))ROM_HIBERNATETABLE[36])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateCalendarMatchSet                                         \
S        ((void (*)(uint32_t ui32Index,                                        \
S                   struct tm *psTime))ROM_HIBERNATETABLE[37])
X#define ROM_HibernateCalendarMatchSet                                                 ((void (*)(uint32_t ui32Index,                                                           struct tm *psTime))ROM_HIBERNATETABLE[37])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateCalendarMatchGet                                         \
S        ((void (*)(uint32_t ui32Index,                                        \
S                   struct tm *psTime))ROM_HIBERNATETABLE[38])
X#define ROM_HibernateCalendarMatchGet                                                 ((void (*)(uint32_t ui32Index,                                                           struct tm *psTime))ROM_HIBERNATETABLE[38])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperDisable                                            \
S        ((void (*)(void))ROM_HIBERNATETABLE[39])
X#define ROM_HibernateTamperDisable                                                    ((void (*)(void))ROM_HIBERNATETABLE[39])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperEnable                                             \
S        ((void (*)(void))ROM_HIBERNATETABLE[40])
X#define ROM_HibernateTamperEnable                                                     ((void (*)(void))ROM_HIBERNATETABLE[40])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperEventsClear                                        \
S        ((void (*)(void))ROM_HIBERNATETABLE[41])
X#define ROM_HibernateTamperEventsClear                                                ((void (*)(void))ROM_HIBERNATETABLE[41])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperEventsConfig                                       \
S        ((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[42])
X#define ROM_HibernateTamperEventsConfig                                               ((void (*)(uint32_t ui32Config))ROM_HIBERNATETABLE[42])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperEventsGet                                          \
S        ((bool (*)(uint32_t ui32Index,                                        \
S                   uint32_t *pui32RTC,                                        \
S                   uint32_t *pui32Event))ROM_HIBERNATETABLE[43])
X#define ROM_HibernateTamperEventsGet                                                  ((bool (*)(uint32_t ui32Index,                                                           uint32_t *pui32RTC,                                                           uint32_t *pui32Event))ROM_HIBERNATETABLE[43])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperExtOscValid                                        \
S        ((bool (*)(void))ROM_HIBERNATETABLE[44])
X#define ROM_HibernateTamperExtOscValid                                                ((bool (*)(void))ROM_HIBERNATETABLE[44])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperExtOscRecover                                      \
S        ((void (*)(void))ROM_HIBERNATETABLE[45])
X#define ROM_HibernateTamperExtOscRecover                                              ((void (*)(void))ROM_HIBERNATETABLE[45])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperIODisable                                          \
S        ((void (*)(uint32_t ui32Input))ROM_HIBERNATETABLE[46])
X#define ROM_HibernateTamperIODisable                                                  ((void (*)(uint32_t ui32Input))ROM_HIBERNATETABLE[46])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperIOEnable                                           \
S        ((void (*)(uint32_t ui32Input,                                        \
S                   uint32_t ui32Config))ROM_HIBERNATETABLE[47])
X#define ROM_HibernateTamperIOEnable                                                   ((void (*)(uint32_t ui32Input,                                                           uint32_t ui32Config))ROM_HIBERNATETABLE[47])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateTamperStatusGet                                          \
S        ((uint32_t (*)(void))ROM_HIBERNATETABLE[48])
X#define ROM_HibernateTamperStatusGet                                                  ((uint32_t (*)(void))ROM_HIBERNATETABLE[48])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_HibernateRTCMatchGet                                              \
S        ((uint32_t (*)(uint32_t ui32Match))ROM_HIBERNATETABLE[49])
X#define ROM_HibernateRTCMatchGet                                                      ((uint32_t (*)(uint32_t ui32Match))ROM_HIBERNATETABLE[49])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_HibernateRTCMatchSet                                              \
S        ((void (*)(uint32_t ui32Match,                                        \
S                   uint32_t ui32Value))ROM_HIBERNATETABLE[50])
X#define ROM_HibernateRTCMatchSet                                                      ((void (*)(uint32_t ui32Match,                                                           uint32_t ui32Value))ROM_HIBERNATETABLE[50])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_HibernateRTCSSMatchGet                                            \
S        ((uint32_t (*)(uint32_t ui32Match))ROM_HIBERNATETABLE[51])
X#define ROM_HibernateRTCSSMatchGet                                                    ((uint32_t (*)(uint32_t ui32Match))ROM_HIBERNATETABLE[51])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_HibernateRTCSSMatchSet                                            \
S        ((void (*)(uint32_t ui32Match,                                        \
S                   uint32_t ui32Value))ROM_HIBERNATETABLE[52])
X#define ROM_HibernateRTCSSMatchSet                                                    ((void (*)(uint32_t ui32Match,                                                           uint32_t ui32Value))ROM_HIBERNATETABLE[52])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the I2C API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterDataPut                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint8_t ui8Data))ROM_I2CTABLE[0])
X#define ROM_I2CMasterDataPut                                                          ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Data))ROM_I2CTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterInitExpClk                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32I2CClk,                                       \
N                   bool bFast))ROM_I2CTABLE[1])
X#define ROM_I2CMasterInitExpClk                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32I2CClk,                                                          bool bFast))ROM_I2CTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveInit                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8SlaveAddr))ROM_I2CTABLE[2])
X#define ROM_I2CSlaveInit                                                              ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8SlaveAddr))ROM_I2CTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterEnable                                                   \
N        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[3])
X#define ROM_I2CMasterEnable                                                           ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveEnable                                                    \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[4])
X#define ROM_I2CSlaveEnable                                                            ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterDisable                                                  \
N        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[5])
X#define ROM_I2CMasterDisable                                                          ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveDisable                                                   \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[6])
X#define ROM_I2CSlaveDisable                                                           ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntEnable                                                \
N        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[7])
X#define ROM_I2CMasterIntEnable                                                        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntEnable                                                 \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[8])
X#define ROM_I2CSlaveIntEnable                                                         ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntDisable                                               \
N        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[9])
X#define ROM_I2CMasterIntDisable                                                       ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntDisable                                                \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[10])
X#define ROM_I2CSlaveIntDisable                                                        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntStatus                                                \
N        ((bool (*)(uint32_t ui32Base,                                         \
N                   bool bMasked))ROM_I2CTABLE[11])
X#define ROM_I2CMasterIntStatus                                                        ((bool (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_I2CTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntStatus                                                 \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   bool bMasked))ROM_I2CTABLE[12])
X#define ROM_I2CSlaveIntStatus                                                         ((bool (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_I2CTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntClear                                                 \
N        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[13])
X#define ROM_I2CMasterIntClear                                                         ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntClear                                                  \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[14])
X#define ROM_I2CSlaveIntClear                                                          ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterSlaveAddrSet                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint8_t ui8SlaveAddr,                                      \
N                   bool bReceive))ROM_I2CTABLE[15])
X#define ROM_I2CMasterSlaveAddrSet                                                     ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8SlaveAddr,                                                         bool bReceive))ROM_I2CTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterBusy                                                     \
N        ((bool (*)(uint32_t ui32Base))ROM_I2CTABLE[16])
X#define ROM_I2CMasterBusy                                                             ((bool (*)(uint32_t ui32Base))ROM_I2CTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterBusBusy                                                  \
N        ((bool (*)(uint32_t ui32Base))ROM_I2CTABLE[17])
X#define ROM_I2CMasterBusBusy                                                          ((bool (*)(uint32_t ui32Base))ROM_I2CTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterControl                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Cmd))ROM_I2CTABLE[18])
X#define ROM_I2CMasterControl                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Cmd))ROM_I2CTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterErr                                                      \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[19])
X#define ROM_I2CMasterErr                                                              ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterDataGet                                                  \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[20])
X#define ROM_I2CMasterDataGet                                                          ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveStatus                                                    \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[21])
X#define ROM_I2CSlaveStatus                                                            ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveDataPut                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Data))ROM_I2CTABLE[22])
X#define ROM_I2CSlaveDataPut                                                           ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Data))ROM_I2CTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveDataGet                                                   \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[23])
X#define ROM_I2CSlaveDataGet                                                           ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UpdateI2C                                                         \
N        ((void (*)(void))ROM_I2CTABLE[24])
X#define ROM_UpdateI2C                                                                 ((void (*)(void))ROM_I2CTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntEnableEx                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_I2CTABLE[25])
X#define ROM_I2CSlaveIntEnableEx                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_I2CTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntDisableEx                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_I2CTABLE[26])
X#define ROM_I2CSlaveIntDisableEx                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_I2CTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntStatusEx                                               \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_I2CTABLE[27])
X#define ROM_I2CSlaveIntStatusEx                                                       ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_I2CTABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveIntClearEx                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_I2CTABLE[28])
X#define ROM_I2CSlaveIntClearEx                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_I2CTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntEnableEx                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_I2CTABLE[29])
X#define ROM_I2CMasterIntEnableEx                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_I2CTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntDisableEx                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_I2CTABLE[30])
X#define ROM_I2CMasterIntDisableEx                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_I2CTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntStatusEx                                              \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       bool bMasked))ROM_I2CTABLE[31])
X#define ROM_I2CMasterIntStatusEx                                                      ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_I2CTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterIntClearEx                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_I2CTABLE[32])
X#define ROM_I2CMasterIntClearEx                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_I2CTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterTimeoutSet                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Value))ROM_I2CTABLE[33])
X#define ROM_I2CMasterTimeoutSet                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Value))ROM_I2CTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveACKOverride                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   bool bEnable))ROM_I2CTABLE[34])
X#define ROM_I2CSlaveACKOverride                                                       ((void (*)(uint32_t ui32Base,                                                            bool bEnable))ROM_I2CTABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveACKValueSet                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   bool bACK))ROM_I2CTABLE[35])
X#define ROM_I2CSlaveACKValueSet                                                       ((void (*)(uint32_t ui32Base,                                                            bool bACK))ROM_I2CTABLE[35])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveAddressSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8AddrNum,                                        \
S                   uint8_t ui8SlaveAddr))ROM_I2CTABLE[37])
X#define ROM_I2CSlaveAddressSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8AddrNum,                                                           uint8_t ui8SlaveAddr))ROM_I2CTABLE[37])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_I2CMasterLineStateGet                                             \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[38])
X#define ROM_I2CMasterLineStateGet                                                     ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[38])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CTxFIFOConfigSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_I2CTABLE[39])
X#define ROM_I2CTxFIFOConfigSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_I2CTABLE[39])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CTxFIFOFlush                                                    \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[40])
X#define ROM_I2CTxFIFOFlush                                                            ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[40])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CRxFIFOConfigSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_I2CTABLE[41])
X#define ROM_I2CRxFIFOConfigSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_I2CTABLE[41])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CRxFIFOFlush                                                    \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[42])
X#define ROM_I2CRxFIFOFlush                                                            ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[42])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CFIFOStatus                                                     \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[43])
X#define ROM_I2CFIFOStatus                                                             ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[43])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CFIFODataPut                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Data))ROM_I2CTABLE[44])
X#define ROM_I2CFIFODataPut                                                            ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Data))ROM_I2CTABLE[44])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CFIFODataPutNonBlocking                                         \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint8_t ui8Data))ROM_I2CTABLE[45])
X#define ROM_I2CFIFODataPutNonBlocking                                                 ((uint32_t (*)(uint32_t ui32Base,                                                            uint8_t ui8Data))ROM_I2CTABLE[45])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CFIFODataGet                                                    \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[46])
X#define ROM_I2CFIFODataGet                                                            ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[46])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CFIFODataGetNonBlocking                                         \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint8_t *pui8Data))ROM_I2CTABLE[47])
X#define ROM_I2CFIFODataGetNonBlocking                                                 ((uint32_t (*)(uint32_t ui32Base,                                                            uint8_t *pui8Data))ROM_I2CTABLE[47])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CMasterBurstLengthSet                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Length))ROM_I2CTABLE[48])
X#define ROM_I2CMasterBurstLengthSet                                                   ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Length))ROM_I2CTABLE[48])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CMasterBurstCountGet                                            \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[49])
X#define ROM_I2CMasterBurstCountGet                                                    ((uint32_t (*)(uint32_t ui32Base))ROM_I2CTABLE[49])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveFIFODisable                                               \
S        ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[50])
X#define ROM_I2CSlaveFIFODisable                                                       ((void (*)(uint32_t ui32Base))ROM_I2CTABLE[50])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_I2CSlaveFIFOEnable                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_I2CTABLE[51])
X#define ROM_I2CSlaveFIFOEnable                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_I2CTABLE[51])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_I2CMasterGlitchFilterConfigSet                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_I2CTABLE[54])
X#define ROM_I2CMasterGlitchFilterConfigSet                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_I2CTABLE[54])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Interrupt API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntEnable                                                         \
N        ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[0])
X#define ROM_IntEnable                                                                 ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntMasterEnable                                                   \
N        ((bool (*)(void))ROM_INTERRUPTTABLE[1])
X#define ROM_IntMasterEnable                                                           ((bool (*)(void))ROM_INTERRUPTTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntMasterDisable                                                  \
N        ((bool (*)(void))ROM_INTERRUPTTABLE[2])
X#define ROM_IntMasterDisable                                                          ((bool (*)(void))ROM_INTERRUPTTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntDisable                                                        \
N        ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[3])
X#define ROM_IntDisable                                                                ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPriorityGroupingSet                                            \
N        ((void (*)(uint32_t ui32Bits))ROM_INTERRUPTTABLE[4])
X#define ROM_IntPriorityGroupingSet                                                    ((void (*)(uint32_t ui32Bits))ROM_INTERRUPTTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPriorityGroupingGet                                            \
N        ((uint32_t (*)(void))ROM_INTERRUPTTABLE[5])
X#define ROM_IntPriorityGroupingGet                                                    ((uint32_t (*)(void))ROM_INTERRUPTTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPrioritySet                                                    \
N        ((void (*)(uint32_t ui32Interrupt,                                    \
N                   uint8_t ui8Priority))ROM_INTERRUPTTABLE[6])
X#define ROM_IntPrioritySet                                                            ((void (*)(uint32_t ui32Interrupt,                                                       uint8_t ui8Priority))ROM_INTERRUPTTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPriorityGet                                                    \
N        ((int32_t (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[7])
X#define ROM_IntPriorityGet                                                            ((int32_t (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPendSet                                                        \
N        ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[8])
X#define ROM_IntPendSet                                                                ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPendClear                                                      \
N        ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[9])
X#define ROM_IntPendClear                                                              ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPriorityMaskSet                                                \
N        ((void (*)(uint32_t ui32PriorityMask))ROM_INTERRUPTTABLE[10])
X#define ROM_IntPriorityMaskSet                                                        ((void (*)(uint32_t ui32PriorityMask))ROM_INTERRUPTTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntPriorityMaskGet                                                \
N        ((uint32_t (*)(void))ROM_INTERRUPTTABLE[11])
X#define ROM_IntPriorityMaskGet                                                        ((uint32_t (*)(void))ROM_INTERRUPTTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_IntIsEnabled                                                      \
N        ((uint32_t (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[12])
X#define ROM_IntIsEnabled                                                              ((uint32_t (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_IntTrigger                                                        \
S        ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[13])
X#define ROM_IntTrigger                                                                ((void (*)(uint32_t ui32Interrupt))ROM_INTERRUPTTABLE[13])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the LCD API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIntStatus                                                      \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_LCDTABLE[0])
X#define ROM_LCDIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_LCDTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDClockReset                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Clocks))ROM_LCDTABLE[1])
X#define ROM_LCDClockReset                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Clocks))ROM_LCDTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDDMAConfigSet                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_LCDTABLE[2])
X#define ROM_LCDDMAConfigSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_LCDTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDCommandWrite                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint16_t ui16Cmd))ROM_LCDTABLE[3])
X#define ROM_LCDIDDCommandWrite                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint16_t ui16Cmd))ROM_LCDTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDConfigSet                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_LCDTABLE[4])
X#define ROM_LCDIDDConfigSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_LCDTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDDataRead                                                    \
S        ((uint16_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32CS))ROM_LCDTABLE[5])
X#define ROM_LCDIDDDataRead                                                            ((uint16_t (*)(uint32_t ui32Base,                                                            uint32_t ui32CS))ROM_LCDTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDDataWrite                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint16_t ui16Data))ROM_LCDTABLE[6])
X#define ROM_LCDIDDDataWrite                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint16_t ui16Data))ROM_LCDTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDDMADisable                                                  \
S        ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[7])
X#define ROM_LCDIDDDMADisable                                                          ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDDMAWrite                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   const uint32_t *pui32Data,                                 \
S                   uint32_t ui32Count))ROM_LCDTABLE[8])
X#define ROM_LCDIDDDMAWrite                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              const uint32_t *pui32Data,                                                    uint32_t ui32Count))ROM_LCDTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDIndexedRead                                                 \
S        ((uint16_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32CS,                                       \
S                       uint16_t ui16Addr))ROM_LCDTABLE[9])
X#define ROM_LCDIDDIndexedRead                                                         ((uint16_t (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint16_t ui16Addr))ROM_LCDTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDIndexedWrite                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   uint16_t ui16Addr,                                         \
S                   uint16_t ui16Data))ROM_LCDTABLE[10])
X#define ROM_LCDIDDIndexedWrite                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              uint16_t ui16Addr,                                                            uint16_t ui16Data))ROM_LCDTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDStatusRead                                                  \
S        ((uint16_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32CS))ROM_LCDTABLE[11])
X#define ROM_LCDIDDStatusRead                                                          ((uint16_t (*)(uint32_t ui32Base,                                                            uint32_t ui32CS))ROM_LCDTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIDDTimingSet                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32CS,                                           \
S                   const tLCDIDDTiming *pTiming))ROM_LCDTABLE[12])
X#define ROM_LCDIDDTimingSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32CS,                                                              const tLCDIDDTiming *pTiming))ROM_LCDTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIntClear                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_LCDTABLE[13])
X#define ROM_LCDIntClear                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_LCDTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIntDisable                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_LCDTABLE[14])
X#define ROM_LCDIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_LCDTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDIntEnable                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_LCDTABLE[15])
X#define ROM_LCDIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_LCDTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDModeSet                                                        \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint8_t ui8Mode,                                       \
S                       uint32_t ui32PixClk,                                   \
S                       uint32_t ui32SysClk))ROM_LCDTABLE[16])
X#define ROM_LCDModeSet                                                                ((uint32_t (*)(uint32_t ui32Base,                                                            uint8_t ui8Mode,                                                              uint32_t ui32PixClk,                                                          uint32_t ui32SysClk))ROM_LCDTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterACBiasIntCountSet                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Count))ROM_LCDTABLE[17])
X#define ROM_LCDRasterACBiasIntCountSet                                                ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Count))ROM_LCDTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterConfigSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config,                                       \
S                   uint8_t ui8PalLoadDelay))ROM_LCDTABLE[18])
X#define ROM_LCDRasterConfigSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint8_t ui8PalLoadDelay))ROM_LCDTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterDisable                                                  \
S        ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[19])
X#define ROM_LCDRasterDisable                                                          ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterEnable                                                   \
S        ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[20])
X#define ROM_LCDRasterEnable                                                           ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterFrameBufferSet                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Buffer,                                         \
S                   uint32_t *pui32Addr,                                       \
S                   uint32_t ui32NumBytes))ROM_LCDTABLE[21])
X#define ROM_LCDRasterFrameBufferSet                                                   ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Buffer,                                                            uint32_t *pui32Addr,                                                          uint32_t ui32NumBytes))ROM_LCDTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterPaletteSet                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Type,                                         \
S                   uint32_t *pui32PalAddr,                                    \
S                   const uint32_t *pui32SrcColors,                            \
S                   uint32_t ui32Start,                                        \
S                   uint32_t ui32Count))ROM_LCDTABLE[22])
X#define ROM_LCDRasterPaletteSet                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Type,                                                            uint32_t *pui32PalAddr,                                                       const uint32_t *pui32SrcColors,                                               uint32_t ui32Start,                                                           uint32_t ui32Count))ROM_LCDTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterSubPanelConfigSet                                        \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Flags,                                        \
S                   uint32_t ui32BottomLines,                                  \
S                   uint32_t ui32DefaultPixel))ROM_LCDTABLE[23])
X#define ROM_LCDRasterSubPanelConfigSet                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Flags,                                                           uint32_t ui32BottomLines,                                                     uint32_t ui32DefaultPixel))ROM_LCDTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterSubPanelDisable                                          \
S        ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[24])
X#define ROM_LCDRasterSubPanelDisable                                                  ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterSubPanelEnable                                           \
S        ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[25])
X#define ROM_LCDRasterSubPanelEnable                                                   ((void (*)(uint32_t ui32Base))ROM_LCDTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_LCDRasterTimingSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   const tLCDRasterTiming *pTiming))ROM_LCDTABLE[26])
X#define ROM_LCDRasterTimingSet                                                        ((void (*)(uint32_t ui32Base,                                                            const tLCDRasterTiming *pTiming))ROM_LCDTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_LCDRasterEnabled                                                  \
S        ((bool (*)(uint32_t ui32Base))ROM_LCDTABLE[27])
X#define ROM_LCDRasterEnabled                                                          ((bool (*)(uint32_t ui32Base))ROM_LCDTABLE[27])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the MPU API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_MPUEnable                                                         \
N        ((void (*)(uint32_t ui32MPUConfig))ROM_MPUTABLE[0])
X#define ROM_MPUEnable                                                                 ((void (*)(uint32_t ui32MPUConfig))ROM_MPUTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_MPUDisable                                                        \
N        ((void (*)(void))ROM_MPUTABLE[1])
X#define ROM_MPUDisable                                                                ((void (*)(void))ROM_MPUTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_MPURegionCountGet                                                 \
N        ((uint32_t (*)(void))ROM_MPUTABLE[2])
X#define ROM_MPURegionCountGet                                                         ((uint32_t (*)(void))ROM_MPUTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_MPURegionEnable                                                   \
N        ((void (*)(uint32_t ui32Region))ROM_MPUTABLE[3])
X#define ROM_MPURegionEnable                                                           ((void (*)(uint32_t ui32Region))ROM_MPUTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_MPURegionDisable                                                  \
N        ((void (*)(uint32_t ui32Region))ROM_MPUTABLE[4])
X#define ROM_MPURegionDisable                                                          ((void (*)(uint32_t ui32Region))ROM_MPUTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_MPURegionSet                                                      \
N        ((void (*)(uint32_t ui32Region,                                       \
N                   uint32_t ui32Addr,                                         \
N                   uint32_t ui32Flags))ROM_MPUTABLE[5])
X#define ROM_MPURegionSet                                                              ((void (*)(uint32_t ui32Region,                                                          uint32_t ui32Addr,                                                            uint32_t ui32Flags))ROM_MPUTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_MPURegionGet                                                      \
N        ((void (*)(uint32_t ui32Region,                                       \
N                   uint32_t *pui32Addr,                                       \
N                   uint32_t *pui32Flags))ROM_MPUTABLE[6])
X#define ROM_MPURegionGet                                                              ((void (*)(uint32_t ui32Region,                                                          uint32_t *pui32Addr,                                                          uint32_t *pui32Flags))ROM_MPUTABLE[6])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the OneWire API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireIntStatus                                                  \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_ONEWIRETABLE[0])
X#define ROM_OneWireIntStatus                                                          ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_ONEWIRETABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireBusReset                                                   \
S        ((void (*)(uint32_t ui32Base))ROM_ONEWIRETABLE[1])
X#define ROM_OneWireBusReset                                                           ((void (*)(uint32_t ui32Base))ROM_ONEWIRETABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireBusStatus                                                  \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_ONEWIRETABLE[2])
X#define ROM_OneWireBusStatus                                                          ((uint32_t (*)(uint32_t ui32Base))ROM_ONEWIRETABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireDataGet                                                    \
S        ((void (*)(uint32_t u3i2Base,                                         \
S                   uint32_t *pui32Data))ROM_ONEWIRETABLE[3])
X#define ROM_OneWireDataGet                                                            ((void (*)(uint32_t u3i2Base,                                                            uint32_t *pui32Data))ROM_ONEWIRETABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireDataGetNonBlocking                                         \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Data))ROM_ONEWIRETABLE[4])
X#define ROM_OneWireDataGetNonBlocking                                                 ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Data))ROM_ONEWIRETABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireInit                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32InitFlags))ROM_ONEWIRETABLE[5])
X#define ROM_OneWireInit                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32InitFlags))ROM_ONEWIRETABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireIntClear                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_ONEWIRETABLE[6])
X#define ROM_OneWireIntClear                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_ONEWIRETABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireIntDisable                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_ONEWIRETABLE[7])
X#define ROM_OneWireIntDisable                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_ONEWIRETABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireIntEnable                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_ONEWIRETABLE[8])
X#define ROM_OneWireIntEnable                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_ONEWIRETABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireTransaction                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32OpFlags,                                      \
S                   uint32_t ui32Data,                                         \
S                   uint32_t ui32BitCnt))ROM_ONEWIRETABLE[9])
X#define ROM_OneWireTransaction                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32OpFlags,                                                         uint32_t ui32Data,                                                            uint32_t ui32BitCnt))ROM_ONEWIRETABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireDMADisable                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32DMAFlags))ROM_ONEWIRETABLE[10])
X#define ROM_OneWireDMADisable                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32DMAFlags))ROM_ONEWIRETABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_OneWireDMAEnable                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32DMAFlags))ROM_ONEWIRETABLE[11])
X#define ROM_OneWireDMAEnable                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32DMAFlags))ROM_ONEWIRETABLE[11])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the PWM API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMPulseWidthSet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32PWMOut,                                       \
N                   uint32_t ui32Width))ROM_PWMTABLE[0])
X#define ROM_PWMPulseWidthSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32PWMOut,                                                          uint32_t ui32Width))ROM_PWMTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenConfigure                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32Config))ROM_PWMTABLE[1])
X#define ROM_PWMGenConfigure                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32Config))ROM_PWMTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenPeriodSet                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32Period))ROM_PWMTABLE[2])
X#define ROM_PWMGenPeriodSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32Period))ROM_PWMTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenPeriodGet                                                   \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Gen))ROM_PWMTABLE[3])
X#define ROM_PWMGenPeriodGet                                                           ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen))ROM_PWMTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenEnable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen))ROM_PWMTABLE[4])
X#define ROM_PWMGenEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen))ROM_PWMTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenDisable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen))ROM_PWMTABLE[5])
X#define ROM_PWMGenDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen))ROM_PWMTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMPulseWidthGet                                                  \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32PWMOut))ROM_PWMTABLE[6])
X#define ROM_PWMPulseWidthGet                                                          ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32PWMOut))ROM_PWMTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMDeadBandEnable                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint16_t ui16Rise,                                         \
N                   uint16_t ui16Fall))ROM_PWMTABLE[7])
X#define ROM_PWMDeadBandEnable                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint16_t ui16Rise,                                                            uint16_t ui16Fall))ROM_PWMTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMDeadBandDisable                                                \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen))ROM_PWMTABLE[8])
X#define ROM_PWMDeadBandDisable                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen))ROM_PWMTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMSyncUpdate                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32GenBits))ROM_PWMTABLE[9])
X#define ROM_PWMSyncUpdate                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32GenBits))ROM_PWMTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMSyncTimeBase                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32GenBits))ROM_PWMTABLE[10])
X#define ROM_PWMSyncTimeBase                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32GenBits))ROM_PWMTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMOutputState                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32PWMOutBits,                                   \
N                   bool bEnable))ROM_PWMTABLE[11])
X#define ROM_PWMOutputState                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32PWMOutBits,                                                      bool bEnable))ROM_PWMTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMOutputInvert                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32PWMOutBits,                                   \
N                   bool bInvert))ROM_PWMTABLE[12])
X#define ROM_PWMOutputInvert                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32PWMOutBits,                                                      bool bInvert))ROM_PWMTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMOutputFault                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32PWMOutBits,                                   \
N                   bool bFaultSuppress))ROM_PWMTABLE[13])
X#define ROM_PWMOutputFault                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32PWMOutBits,                                                      bool bFaultSuppress))ROM_PWMTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenIntTrigEnable                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32IntTrig))ROM_PWMTABLE[14])
X#define ROM_PWMGenIntTrigEnable                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32IntTrig))ROM_PWMTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenIntTrigDisable                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32IntTrig))ROM_PWMTABLE[15])
X#define ROM_PWMGenIntTrigDisable                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32IntTrig))ROM_PWMTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenIntStatus                                                   \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Gen,                                      \
N                       bool bMasked))ROM_PWMTABLE[16])
X#define ROM_PWMGenIntStatus                                                           ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             bool bMasked))ROM_PWMTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenIntClear                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32Ints))ROM_PWMTABLE[17])
X#define ROM_PWMGenIntClear                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32Ints))ROM_PWMTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMIntEnable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32GenFault))ROM_PWMTABLE[18])
X#define ROM_PWMIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32GenFault))ROM_PWMTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMIntDisable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32GenFault))ROM_PWMTABLE[19])
X#define ROM_PWMIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32GenFault))ROM_PWMTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMFaultIntClear                                                  \
N        ((void (*)(uint32_t ui32Base))ROM_PWMTABLE[20])
X#define ROM_PWMFaultIntClear                                                          ((void (*)(uint32_t ui32Base))ROM_PWMTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMIntStatus                                                      \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       bool bMasked))ROM_PWMTABLE[21])
X#define ROM_PWMIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_PWMTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMOutputFaultLevel                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32PWMOutBits,                                   \
N                   bool bDriveHigh))ROM_PWMTABLE[22])
X#define ROM_PWMOutputFaultLevel                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32PWMOutBits,                                                      bool bDriveHigh))ROM_PWMTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMFaultIntClearExt                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32FaultInts))ROM_PWMTABLE[23])
X#define ROM_PWMFaultIntClearExt                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32FaultInts))ROM_PWMTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenFaultConfigure                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32MinFaultPeriod,                               \
N                   uint32_t ui32FaultSenses))ROM_PWMTABLE[24])
X#define ROM_PWMGenFaultConfigure                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32MinFaultPeriod,                                                  uint32_t ui32FaultSenses))ROM_PWMTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenFaultTriggerSet                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32Group,                                        \
N                   uint32_t ui32FaultTriggers))ROM_PWMTABLE[25])
X#define ROM_PWMGenFaultTriggerSet                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32Group,                                                           uint32_t ui32FaultTriggers))ROM_PWMTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenFaultTriggerGet                                             \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Gen,                                      \
N                       uint32_t ui32Group))ROM_PWMTABLE[26])
X#define ROM_PWMGenFaultTriggerGet                                                     ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32Group))ROM_PWMTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenFaultStatus                                                 \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Gen,                                      \
N                       uint32_t ui32Group))ROM_PWMTABLE[27])
X#define ROM_PWMGenFaultStatus                                                         ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32Group))ROM_PWMTABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMGenFaultClear                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Gen,                                          \
N                   uint32_t ui32Group,                                        \
N                   uint32_t ui32FaultTriggers))ROM_PWMTABLE[28])
X#define ROM_PWMGenFaultClear                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Gen,                                                             uint32_t ui32Group,                                                           uint32_t ui32FaultTriggers))ROM_PWMTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_PWMClockSet                                                       \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_PWMTABLE[29])
X#define ROM_PWMClockSet                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_PWMTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_PWMClockGet                                                       \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_PWMTABLE[30])
X#define ROM_PWMClockGet                                                               ((uint32_t (*)(uint32_t ui32Base))ROM_PWMTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_PWMOutputUpdateMode                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32PWMOutBits,                                   \
N                   uint32_t ui32Mode))ROM_PWMTABLE[31])
X#define ROM_PWMOutputUpdateMode                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32PWMOutBits,                                                      uint32_t ui32Mode))ROM_PWMTABLE[31])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the QEI API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIPositionGet                                                    \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_QEITABLE[0])
X#define ROM_QEIPositionGet                                                            ((uint32_t (*)(uint32_t ui32Base))ROM_QEITABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIEnable                                                         \
N        ((void (*)(uint32_t ui32Base))ROM_QEITABLE[1])
X#define ROM_QEIEnable                                                                 ((void (*)(uint32_t ui32Base))ROM_QEITABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIDisable                                                        \
N        ((void (*)(uint32_t ui32Base))ROM_QEITABLE[2])
X#define ROM_QEIDisable                                                                ((void (*)(uint32_t ui32Base))ROM_QEITABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIConfigure                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Config,                                       \
N                   uint32_t ui32MaxPosition))ROM_QEITABLE[3])
X#define ROM_QEIConfigure                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config,                                                          uint32_t ui32MaxPosition))ROM_QEITABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIPositionSet                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Position))ROM_QEITABLE[4])
X#define ROM_QEIPositionSet                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Position))ROM_QEITABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIDirectionGet                                                   \
N        ((int32_t (*)(uint32_t ui32Base))ROM_QEITABLE[5])
X#define ROM_QEIDirectionGet                                                           ((int32_t (*)(uint32_t ui32Base))ROM_QEITABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIErrorGet                                                       \
N        ((bool (*)(uint32_t ui32Base))ROM_QEITABLE[6])
X#define ROM_QEIErrorGet                                                               ((bool (*)(uint32_t ui32Base))ROM_QEITABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIVelocityEnable                                                 \
N        ((void (*)(uint32_t ui32Base))ROM_QEITABLE[7])
X#define ROM_QEIVelocityEnable                                                         ((void (*)(uint32_t ui32Base))ROM_QEITABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIVelocityDisable                                                \
N        ((void (*)(uint32_t ui32Base))ROM_QEITABLE[8])
X#define ROM_QEIVelocityDisable                                                        ((void (*)(uint32_t ui32Base))ROM_QEITABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIVelocityConfigure                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32PreDiv,                                       \
N                   uint32_t ui32Period))ROM_QEITABLE[9])
X#define ROM_QEIVelocityConfigure                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32PreDiv,                                                          uint32_t ui32Period))ROM_QEITABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIVelocityGet                                                    \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_QEITABLE[10])
X#define ROM_QEIVelocityGet                                                            ((uint32_t (*)(uint32_t ui32Base))ROM_QEITABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIIntEnable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_QEITABLE[11])
X#define ROM_QEIIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_QEITABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIIntDisable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_QEITABLE[12])
X#define ROM_QEIIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_QEITABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIIntStatus                                                      \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       bool bMasked))ROM_QEITABLE[13])
X#define ROM_QEIIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_QEITABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_QEIIntClear                                                       \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_QEITABLE[14])
X#define ROM_QEIIntClear                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_QEITABLE[14])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SHAMD5 API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5IntStatus                                                   \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       bool bMasked))ROM_SHAMD5TABLE[0])
X#define ROM_SHAMD5IntStatus                                                           ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_SHAMD5TABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5ConfigSet                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Mode))ROM_SHAMD5TABLE[1])
X#define ROM_SHAMD5ConfigSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Mode))ROM_SHAMD5TABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5DataProcess                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32DataSrc,                                    \
S                   uint32_t ui32DataLength,                                   \
S                   uint32_t *pui32HashResult))ROM_SHAMD5TABLE[2])
X#define ROM_SHAMD5DataProcess                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32DataSrc,                                                       uint32_t ui32DataLength,                                                      uint32_t *pui32HashResult))ROM_SHAMD5TABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5DataWrite                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_SHAMD5TABLE[3])
X#define ROM_SHAMD5DataWrite                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_SHAMD5TABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5DataWriteNonBlocking                                        \
S        ((bool (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_SHAMD5TABLE[4])
X#define ROM_SHAMD5DataWriteNonBlocking                                                ((bool (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_SHAMD5TABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5DMADisable                                                  \
S        ((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[5])
X#define ROM_SHAMD5DMADisable                                                          ((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5DMAEnable                                                   \
S        ((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[6])
X#define ROM_SHAMD5DMAEnable                                                           ((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5HashLengthSet                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Length))ROM_SHAMD5TABLE[7])
X#define ROM_SHAMD5HashLengthSet                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Length))ROM_SHAMD5TABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5HMACKeySet                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_SHAMD5TABLE[8])
X#define ROM_SHAMD5HMACKeySet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_SHAMD5TABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5HMACPPKeyGenerate                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Key,                                        \
S                   uint32_t *pui32PPKey))ROM_SHAMD5TABLE[9])
X#define ROM_SHAMD5HMACPPKeyGenerate                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Key,                                                           uint32_t *pui32PPKey))ROM_SHAMD5TABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5HMACPPKeySet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Src))ROM_SHAMD5TABLE[10])
X#define ROM_SHAMD5HMACPPKeySet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Src))ROM_SHAMD5TABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5HMACProcess                                                 \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32DataSrc,                                    \
S                   uint32_t ui32DataLength,                                   \
S                   uint32_t *pui32HashResult))ROM_SHAMD5TABLE[11])
X#define ROM_SHAMD5HMACProcess                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32DataSrc,                                                       uint32_t ui32DataLength,                                                      uint32_t *pui32HashResult))ROM_SHAMD5TABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5IntClear                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_SHAMD5TABLE[12])
X#define ROM_SHAMD5IntClear                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_SHAMD5TABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5IntDisable                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_SHAMD5TABLE[13])
X#define ROM_SHAMD5IntDisable                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_SHAMD5TABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5IntEnable                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32IntFlags))ROM_SHAMD5TABLE[14])
X#define ROM_SHAMD5IntEnable                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_SHAMD5TABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5Reset                                                       \
S        ((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[15])
X#define ROM_SHAMD5Reset                                                               ((void (*)(uint32_t ui32Base))ROM_SHAMD5TABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SHAMD5ResultRead                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t *pui32Dest))ROM_SHAMD5TABLE[16])
X#define ROM_SHAMD5ResultRead                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Dest))ROM_SHAMD5TABLE[16])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SMBus API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterIntProcess                                             \
N        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[0])
X#define ROM_SMBusMasterIntProcess                                                     ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusARPDisable                                                   \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[1])
X#define ROM_SMBusARPDisable                                                           ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusARPEnable                                                    \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[2])
X#define ROM_SMBusARPEnable                                                            ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusARPUDIDPacketDecode                                          \
N        ((void (*)(tSMBusUDID *pUDID,                                         \
N                   uint8_t *pui8Address,                                      \
N                   uint8_t *pui8Data))ROM_SMBUSTABLE[3])
X#define ROM_SMBusARPUDIDPacketDecode                                                  ((void (*)(tSMBusUDID *pUDID,                                                            uint8_t *pui8Address,                                                         uint8_t *pui8Data))ROM_SMBUSTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusARPUDIDPacketEncode                                          \
N        ((void (*)(tSMBusUDID *pUDID,                                         \
N                   uint8_t ui8Address,                                        \
N                   uint8_t *pui8Data))ROM_SMBUSTABLE[4])
X#define ROM_SMBusARPUDIDPacketEncode                                                  ((void (*)(tSMBusUDID *pUDID,                                                            uint8_t ui8Address,                                                           uint8_t *pui8Data))ROM_SMBUSTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterARPAssignAddress                                       \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t *pui8Data))ROM_SMBUSTABLE[5])
X#define ROM_SMBusMasterARPAssignAddress                                               ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t *pui8Data))ROM_SMBUSTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterARPGetUDIDDir                                          \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t *pui8Data))ROM_SMBUSTABLE[6])
X#define ROM_SMBusMasterARPGetUDIDDir                                                  ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t *pui8Data))ROM_SMBUSTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterARPGetUDIDGen                                          \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t *pui8Data))ROM_SMBUSTABLE[7])
X#define ROM_SMBusMasterARPGetUDIDGen                                                  ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t *pui8Data))ROM_SMBUSTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterARPNotifyMaster                                        \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t *pui8Data))ROM_SMBUSTABLE[8])
X#define ROM_SMBusMasterARPNotifyMaster                                                ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t *pui8Data))ROM_SMBUSTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterARPPrepareToARP                                        \
N        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[9])
X#define ROM_SMBusMasterARPPrepareToARP                                                ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterARPResetDeviceDir                                      \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress))ROM_SMBUSTABLE[10])
X#define ROM_SMBusMasterARPResetDeviceDir                                              ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress))ROM_SMBUSTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterARPResetDeviceGen                                      \
N        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[11])
X#define ROM_SMBusMasterARPResetDeviceGen                                              ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterBlockProcessCall                                       \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t ui8Command,                                \
N                           uint8_t *pui8TxData,                               \
N                           uint8_t ui8TxSize,                                 \
N                           uint8_t *pui8RxData))ROM_SMBUSTABLE[12])
X#define ROM_SMBusMasterBlockProcessCall                                               ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t ui8Command,                                                           uint8_t *pui8TxData,                                                          uint8_t ui8TxSize,                                                            uint8_t *pui8RxData))ROM_SMBUSTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterBlockRead                                              \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t ui8Command,                                \
N                           uint8_t *pui8Data))ROM_SMBUSTABLE[13])
X#define ROM_SMBusMasterBlockRead                                                      ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t ui8Command,                                                           uint8_t *pui8Data))ROM_SMBUSTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterBlockWrite                                             \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t ui8Command,                                \
N                           uint8_t *pui8Data,                                 \
N                           uint8_t ui8Size))ROM_SMBUSTABLE[14])
X#define ROM_SMBusMasterBlockWrite                                                     ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t ui8Command,                                                           uint8_t *pui8Data,                                                            uint8_t ui8Size))ROM_SMBUSTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterByteReceive                                            \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t *pui8Data))ROM_SMBUSTABLE[15])
X#define ROM_SMBusMasterByteReceive                                                    ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t *pui8Data))ROM_SMBUSTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterByteSend                                               \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t ui8Data))ROM_SMBUSTABLE[16])
X#define ROM_SMBusMasterByteSend                                                       ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t ui8Data))ROM_SMBUSTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterByteWordRead                                           \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t ui8Command,                                \
N                           uint8_t *pui8Data,                                 \
N                           uint8_t ui8Size))ROM_SMBUSTABLE[17])
X#define ROM_SMBusMasterByteWordRead                                                   ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t ui8Command,                                                           uint8_t *pui8Data,                                                            uint8_t ui8Size))ROM_SMBUSTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterByteWordWrite                                          \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t ui8Command,                                \
N                           uint8_t *pui8Data,                                 \
N                           uint8_t ui8Size))ROM_SMBUSTABLE[18])
X#define ROM_SMBusMasterByteWordWrite                                                  ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t ui8Command,                                                           uint8_t *pui8Data,                                                            uint8_t ui8Size))ROM_SMBUSTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterHostNotify                                             \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8OwnSlaveAddress,                        \
N                           uint8_t *pui8Data))ROM_SMBUSTABLE[19])
X#define ROM_SMBusMasterHostNotify                                                     ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8OwnSlaveAddress,                                                   uint8_t *pui8Data))ROM_SMBUSTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterI2CRead                                                \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t *pui8Data,                                 \
N                           uint8_t ui8Size))ROM_SMBUSTABLE[20])
X#define ROM_SMBusMasterI2CRead                                                        ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t *pui8Data,                                                            uint8_t ui8Size))ROM_SMBUSTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterI2CWrite                                               \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t *pui8Data,                                 \
N                           uint8_t ui8Size))ROM_SMBUSTABLE[21])
X#define ROM_SMBusMasterI2CWrite                                                       ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t *pui8Data,                                                            uint8_t ui8Size))ROM_SMBUSTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterI2CWriteRead                                           \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t *pui8TxData,                               \
N                           uint8_t ui8TxSize,                                 \
N                           uint8_t *pui8RxData,                               \
N                           uint8_t ui8RxSize))ROM_SMBUSTABLE[22])
X#define ROM_SMBusMasterI2CWriteRead                                                   ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t *pui8TxData,                                                          uint8_t ui8TxSize,                                                            uint8_t *pui8RxData,                                                          uint8_t ui8RxSize))ROM_SMBUSTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterInit                                                   \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   uint32_t ui32I2CBase,                                      \
N                   uint32_t ui32SMBusClock))ROM_SMBUSTABLE[23])
X#define ROM_SMBusMasterInit                                                           ((void (*)(tSMBus *psSMBus,                                                              uint32_t ui32I2CBase,                                                         uint32_t ui32SMBusClock))ROM_SMBUSTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterIntEnable                                              \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[24])
X#define ROM_SMBusMasterIntEnable                                                      ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterProcessCall                                            \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           uint8_t ui8Command,                                \
N                           uint8_t *pui8TxData,                               \
N                           uint8_t *pui8RxData))ROM_SMBUSTABLE[25])
X#define ROM_SMBusMasterProcessCall                                                    ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     uint8_t ui8Command,                                                           uint8_t *pui8TxData,                                                          uint8_t *pui8RxData))ROM_SMBUSTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusMasterQuickCommand                                           \
N        ((tSMBusStatus (*)(tSMBus *psSMBus,                                   \
N                           uint8_t ui8TargetAddress,                          \
N                           bool bData))ROM_SMBUSTABLE[26])
X#define ROM_SMBusMasterQuickCommand                                                   ((tSMBusStatus (*)(tSMBus *psSMBus,                                                              uint8_t ui8TargetAddress,                                                     bool bData))ROM_SMBUSTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusPECDisable                                                   \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[27])
X#define ROM_SMBusPECDisable                                                           ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusPECEnable                                                    \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[28])
X#define ROM_SMBusPECEnable                                                            ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusRxPacketSizeGet                                              \
N        ((uint8_t (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[29])
X#define ROM_SMBusRxPacketSizeGet                                                      ((uint8_t (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveACKSend                                                 \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   bool bACK))ROM_SMBUSTABLE[30])
X#define ROM_SMBusSlaveACKSend                                                         ((void (*)(tSMBus *psSMBus,                                                              bool bACK))ROM_SMBUSTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveAddressSet                                              \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   uint8_t ui8AddressNum,                                     \
N                   uint8_t ui8SlaveAddress))ROM_SMBUSTABLE[31])
X#define ROM_SMBusSlaveAddressSet                                                      ((void (*)(tSMBus *psSMBus,                                                              uint8_t ui8AddressNum,                                                        uint8_t ui8SlaveAddress))ROM_SMBUSTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveARPFlagARGet                                            \
N        ((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[32])
X#define ROM_SMBusSlaveARPFlagARGet                                                    ((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveARPFlagARSet                                            \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   bool bValue))ROM_SMBUSTABLE[33])
X#define ROM_SMBusSlaveARPFlagARSet                                                    ((void (*)(tSMBus *psSMBus,                                                              bool bValue))ROM_SMBUSTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveARPFlagAVGet                                            \
N        ((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[34])
X#define ROM_SMBusSlaveARPFlagAVGet                                                    ((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveARPFlagAVSet                                            \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   bool bValue))ROM_SMBUSTABLE[35])
X#define ROM_SMBusSlaveARPFlagAVSet                                                    ((void (*)(tSMBus *psSMBus,                                                              bool bValue))ROM_SMBUSTABLE[35])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveBlockTransferDisable                                    \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[36])
X#define ROM_SMBusSlaveBlockTransferDisable                                            ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[36])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveBlockTransferEnable                                     \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[37])
X#define ROM_SMBusSlaveBlockTransferEnable                                             ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[37])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveCommandGet                                              \
N        ((uint8_t (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[38])
X#define ROM_SMBusSlaveCommandGet                                                      ((uint8_t (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[38])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveI2CDisable                                              \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[39])
X#define ROM_SMBusSlaveI2CDisable                                                      ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[39])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveI2CEnable                                               \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[40])
X#define ROM_SMBusSlaveI2CEnable                                                       ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[40])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveInit                                                    \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   uint32_t ui32I2CBase))ROM_SMBUSTABLE[41])
X#define ROM_SMBusSlaveInit                                                            ((void (*)(tSMBus *psSMBus,                                                              uint32_t ui32I2CBase))ROM_SMBUSTABLE[41])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveIntAddressGet                                           \
N        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[42])
X#define ROM_SMBusSlaveIntAddressGet                                                   ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[42])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveIntEnable                                               \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[43])
X#define ROM_SMBusSlaveIntEnable                                                       ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[43])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveIntProcess                                              \
N        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[44])
X#define ROM_SMBusSlaveIntProcess                                                      ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[44])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveManualACKDisable                                        \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[45])
X#define ROM_SMBusSlaveManualACKDisable                                                ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[45])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveManualACKEnable                                         \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[46])
X#define ROM_SMBusSlaveManualACKEnable                                                 ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[46])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveManualACKStatusGet                                      \
N        ((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[47])
X#define ROM_SMBusSlaveManualACKStatusGet                                              ((bool (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[47])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveProcessCallDisable                                      \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[48])
X#define ROM_SMBusSlaveProcessCallDisable                                              ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[48])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveProcessCallEnable                                       \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[49])
X#define ROM_SMBusSlaveProcessCallEnable                                               ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[49])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveRxBufferSet                                             \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   uint8_t *pui8Data,                                         \
N                   uint8_t ui8Size))ROM_SMBUSTABLE[50])
X#define ROM_SMBusSlaveRxBufferSet                                                     ((void (*)(tSMBus *psSMBus,                                                              uint8_t *pui8Data,                                                            uint8_t ui8Size))ROM_SMBUSTABLE[50])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveTransferInit                                            \
N        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[51])
X#define ROM_SMBusSlaveTransferInit                                                    ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[51])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveTxBufferSet                                             \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   uint8_t *pui8Data,                                         \
N                   uint8_t ui8Size))ROM_SMBUSTABLE[52])
X#define ROM_SMBusSlaveTxBufferSet                                                     ((void (*)(tSMBus *psSMBus,                                                              uint8_t *pui8Data,                                                            uint8_t ui8Size))ROM_SMBUSTABLE[52])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveUDIDSet                                                 \
N        ((void (*)(tSMBus *psSMBus,                                           \
N                   tSMBusUDID *pUDID))ROM_SMBUSTABLE[53])
X#define ROM_SMBusSlaveUDIDSet                                                         ((void (*)(tSMBus *psSMBus,                                                              tSMBusUDID *pUDID))ROM_SMBUSTABLE[53])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusStatusGet                                                    \
N        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[54])
X#define ROM_SMBusStatusGet                                                            ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[54])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SMBusSlaveDataSend                                                \
N        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[55])
X#define ROM_SMBusSlaveDataSend                                                        ((tSMBusStatus (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[55])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SMBusFIFOEnable                                                   \
S        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[56])
X#define ROM_SMBusFIFOEnable                                                           ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[56])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SMBusFIFODisable                                                  \
S        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[57])
X#define ROM_SMBusFIFODisable                                                          ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[57])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SMBusDMAEnable                                                    \
S        ((void (*)(tSMBus *psSMBus,                                           \
S                   uint8_t ui8TxChannel,                                      \
S                   uint8_t ui8RxChannel))ROM_SMBUSTABLE[58])
X#define ROM_SMBusDMAEnable                                                            ((void (*)(tSMBus *psSMBus,                                                              uint8_t ui8TxChannel,                                                         uint8_t ui8RxChannel))ROM_SMBUSTABLE[58])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SMBusDMADisable                                                   \
S        ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[59])
X#define ROM_SMBusDMADisable                                                           ((void (*)(tSMBus *psSMBus))ROM_SMBUSTABLE[59])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SPIFlash API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashIntHandler                                                \
S        ((uint32_t (*)(tSPIFlashState *pState))ROM_SPIFLASHTABLE[0])
X#define ROM_SPIFlashIntHandler                                                        ((uint32_t (*)(tSPIFlashState *pState))ROM_SPIFLASHTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashInit                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Clock,                                        \
S                   uint32_t ui32BitRate))ROM_SPIFLASHTABLE[1])
X#define ROM_SPIFlashInit                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Clock,                                                           uint32_t ui32BitRate))ROM_SPIFLASHTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashWriteStatus                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Status))ROM_SPIFLASHTABLE[2])
X#define ROM_SPIFlashWriteStatus                                                       ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Status))ROM_SPIFLASHTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashPageProgram                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   const uint8_t *pui8Data,                                   \
S                   uint32_t ui32Count))ROM_SPIFLASHTABLE[3])
X#define ROM_SPIFlashPageProgram                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            const uint8_t *pui8Data,                                                      uint32_t ui32Count))ROM_SPIFLASHTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashPageProgramNonBlocking                                    \
S        ((void (*)(tSPIFlashState *pState,                                    \
S                   uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   const uint8_t *pui8Data,                                   \
S                   uint32_t ui32Count,                                        \
S                   bool bUseDMA,                                              \
S                   uint32_t ui32TxChannel))ROM_SPIFLASHTABLE[4])
X#define ROM_SPIFlashPageProgramNonBlocking                                            ((void (*)(tSPIFlashState *pState,                                                       uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            const uint8_t *pui8Data,                                                      uint32_t ui32Count,                                                           bool bUseDMA,                                                                 uint32_t ui32TxChannel))ROM_SPIFLASHTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashRead                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count))ROM_SPIFLASHTABLE[5])
X#define ROM_SPIFlashRead                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count))ROM_SPIFLASHTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashReadNonBlocking                                           \
S        ((void (*)(tSPIFlashState *pState,                                    \
S                   uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count,                                        \
S                   bool bUseDMA,                                              \
S                   uint32_t ui32TxChannel,                                    \
S                   uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[6])
X#define ROM_SPIFlashReadNonBlocking                                                   ((void (*)(tSPIFlashState *pState,                                                       uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count,                                                           bool bUseDMA,                                                                 uint32_t ui32TxChannel,                                                       uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashWriteDisable                                              \
S        ((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[7])
X#define ROM_SPIFlashWriteDisable                                                      ((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashReadStatus                                                \
S        ((uint8_t (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[8])
X#define ROM_SPIFlashReadStatus                                                        ((uint8_t (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashWriteEnable                                               \
S        ((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[9])
X#define ROM_SPIFlashWriteEnable                                                       ((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashFastRead                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count))ROM_SPIFLASHTABLE[10])
X#define ROM_SPIFlashFastRead                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count))ROM_SPIFLASHTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashFastReadNonBlocking                                       \
S        ((void (*)(tSPIFlashState *pState,                                    \
S                   uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count,                                        \
S                   bool bUseDMA,                                              \
S                   uint32_t ui32TxChannel,                                    \
S                   uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[11])
X#define ROM_SPIFlashFastReadNonBlocking                                               ((void (*)(tSPIFlashState *pState,                                                       uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count,                                                           bool bUseDMA,                                                                 uint32_t ui32TxChannel,                                                       uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashSectorErase                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr))ROM_SPIFLASHTABLE[12])
X#define ROM_SPIFlashSectorErase                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr))ROM_SPIFLASHTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashDualRead                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count))ROM_SPIFLASHTABLE[13])
X#define ROM_SPIFlashDualRead                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count))ROM_SPIFLASHTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashDualReadNonBlocking                                       \
S        ((void (*)(tSPIFlashState *pState,                                    \
S                   uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count,                                        \
S                   bool bUseDMA,                                              \
S                   uint32_t ui32TxChannel,                                    \
S                   uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[14])
X#define ROM_SPIFlashDualReadNonBlocking                                               ((void (*)(tSPIFlashState *pState,                                                       uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count,                                                           bool bUseDMA,                                                                 uint32_t ui32TxChannel,                                                       uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashBlockErase32                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr))ROM_SPIFLASHTABLE[15])
X#define ROM_SPIFlashBlockErase32                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr))ROM_SPIFLASHTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashQuadRead                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count))ROM_SPIFLASHTABLE[16])
X#define ROM_SPIFlashQuadRead                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count))ROM_SPIFLASHTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashQuadReadNonBlocking                                       \
S        ((void (*)(tSPIFlashState *pState,                                    \
S                   uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr,                                         \
S                   uint8_t *pui8Data,                                         \
S                   uint32_t ui32Count,                                        \
S                   bool bUseDMA,                                              \
S                   uint32_t ui32TxChannel,                                    \
S                   uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[17])
X#define ROM_SPIFlashQuadReadNonBlocking                                               ((void (*)(tSPIFlashState *pState,                                                       uint32_t ui32Base,                                                            uint32_t ui32Addr,                                                            uint8_t *pui8Data,                                                            uint32_t ui32Count,                                                           bool bUseDMA,                                                                 uint32_t ui32TxChannel,                                                       uint32_t ui32RxChannel))ROM_SPIFLASHTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashReadID                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t *pui8ManufacturerID,                               \
S                   uint16_t *pui16DeviceID))ROM_SPIFLASHTABLE[18])
X#define ROM_SPIFlashReadID                                                            ((void (*)(uint32_t ui32Base,                                                            uint8_t *pui8ManufacturerID,                                                  uint16_t *pui16DeviceID))ROM_SPIFLASHTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashChipErase                                                 \
S        ((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[19])
X#define ROM_SPIFlashChipErase                                                         ((void (*)(uint32_t ui32Base))ROM_SPIFLASHTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SPIFlashBlockErase64                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Addr))ROM_SPIFLASHTABLE[20])
X#define ROM_SPIFlashBlockErase64                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Addr))ROM_SPIFLASHTABLE[20])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SSI API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIDataPut                                                        \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Data))ROM_SSITABLE[0])
X#define ROM_SSIDataPut                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Data))ROM_SSITABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIConfigSetExpClk                                                \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32SSIClk,                                       \
N                   uint32_t ui32Protocol,                                     \
N                   uint32_t ui32Mode,                                         \
N                   uint32_t ui32BitRate,                                      \
N                   uint32_t ui32DataWidth))ROM_SSITABLE[1])
X#define ROM_SSIConfigSetExpClk                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32SSIClk,                                                          uint32_t ui32Protocol,                                                        uint32_t ui32Mode,                                                            uint32_t ui32BitRate,                                                         uint32_t ui32DataWidth))ROM_SSITABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIEnable                                                         \
N        ((void (*)(uint32_t ui32Base))ROM_SSITABLE[2])
X#define ROM_SSIEnable                                                                 ((void (*)(uint32_t ui32Base))ROM_SSITABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIDisable                                                        \
N        ((void (*)(uint32_t ui32Base))ROM_SSITABLE[3])
X#define ROM_SSIDisable                                                                ((void (*)(uint32_t ui32Base))ROM_SSITABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIIntEnable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_SSITABLE[4])
X#define ROM_SSIIntEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_SSITABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIIntDisable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_SSITABLE[5])
X#define ROM_SSIIntDisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_SSITABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIIntStatus                                                      \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       bool bMasked))ROM_SSITABLE[6])
X#define ROM_SSIIntStatus                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_SSITABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIIntClear                                                       \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_SSITABLE[7])
X#define ROM_SSIIntClear                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_SSITABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIDataPutNonBlocking                                             \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t ui32Data))ROM_SSITABLE[8])
X#define ROM_SSIDataPutNonBlocking                                                     ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Data))ROM_SSITABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIDataGet                                                        \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t *pui32Data))ROM_SSITABLE[9])
X#define ROM_SSIDataGet                                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32Data))ROM_SSITABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIDataGetNonBlocking                                             \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t *pui32Data))ROM_SSITABLE[10])
X#define ROM_SSIDataGetNonBlocking                                                     ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t *pui32Data))ROM_SSITABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UpdateSSI                                                         \
N        ((void (*)(void))ROM_SSITABLE[11])
X#define ROM_UpdateSSI                                                                 ((void (*)(void))ROM_SSITABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIDMAEnable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32DMAFlags))ROM_SSITABLE[12])
X#define ROM_SSIDMAEnable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32DMAFlags))ROM_SSITABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIDMADisable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32DMAFlags))ROM_SSITABLE[13])
X#define ROM_SSIDMADisable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32DMAFlags))ROM_SSITABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIBusy                                                           \
N        ((bool (*)(uint32_t ui32Base))ROM_SSITABLE[14])
X#define ROM_SSIBusy                                                                   ((bool (*)(uint32_t ui32Base))ROM_SSITABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIClockSourceGet                                                 \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_SSITABLE[15])
X#define ROM_SSIClockSourceGet                                                         ((uint32_t (*)(uint32_t ui32Base))ROM_SSITABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SSIClockSourceSet                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Source))ROM_SSITABLE[16])
X#define ROM_SSIClockSourceSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Source))ROM_SSITABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SSIAdvModeSet                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Mode))ROM_SSITABLE[17])
X#define ROM_SSIAdvModeSet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Mode))ROM_SSITABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SSIAdvDataPutFrameEnd                                             \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Data))ROM_SSITABLE[18])
X#define ROM_SSIAdvDataPutFrameEnd                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Data))ROM_SSITABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SSIAdvDataPutFrameEndNonBlocking                                  \
S        ((int32_t (*)(uint32_t ui32Base,                                      \
S                      uint32_t ui32Data))ROM_SSITABLE[19])
X#define ROM_SSIAdvDataPutFrameEndNonBlocking                                          ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Data))ROM_SSITABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SSIAdvFrameHoldEnable                                             \
S        ((void (*)(uint32_t ui32Base))ROM_SSITABLE[20])
X#define ROM_SSIAdvFrameHoldEnable                                                     ((void (*)(uint32_t ui32Base))ROM_SSITABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SSIAdvFrameHoldDisable                                            \
S        ((void (*)(uint32_t ui32Base))ROM_SSITABLE[21])
X#define ROM_SSIAdvFrameHoldDisable                                                    ((void (*)(uint32_t ui32Base))ROM_SSITABLE[21])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SysCtl API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlSleep                                                       \
N        ((void (*)(void))ROM_SYSCTLTABLE[0])
X#define ROM_SysCtlSleep                                                               ((void (*)(void))ROM_SYSCTLTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlSRAMSizeGet                                                 \
N        ((uint32_t (*)(void))ROM_SYSCTLTABLE[1])
X#define ROM_SysCtlSRAMSizeGet                                                         ((uint32_t (*)(void))ROM_SYSCTLTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlFlashSizeGet                                                \
N        ((uint32_t (*)(void))ROM_SYSCTLTABLE[2])
X#define ROM_SysCtlFlashSizeGet                                                        ((uint32_t (*)(void))ROM_SYSCTLTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralPresent                                           \
N        ((bool (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[4])
X#define ROM_SysCtlPeripheralPresent                                                   ((bool (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralReset                                             \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[5])
X#define ROM_SysCtlPeripheralReset                                                     ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralEnable                                            \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[6])
X#define ROM_SysCtlPeripheralEnable                                                    ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralDisable                                           \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[7])
X#define ROM_SysCtlPeripheralDisable                                                   ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralSleepEnable                                       \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[8])
X#define ROM_SysCtlPeripheralSleepEnable                                               ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralSleepDisable                                      \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[9])
X#define ROM_SysCtlPeripheralSleepDisable                                              ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralDeepSleepEnable                                   \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[10])
X#define ROM_SysCtlPeripheralDeepSleepEnable                                           ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralDeepSleepDisable                                  \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[11])
X#define ROM_SysCtlPeripheralDeepSleepDisable                                          ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralClockGating                                       \
N        ((void (*)(bool bEnable))ROM_SYSCTLTABLE[12])
X#define ROM_SysCtlPeripheralClockGating                                               ((void (*)(bool bEnable))ROM_SYSCTLTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlIntEnable                                                   \
N        ((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[13])
X#define ROM_SysCtlIntEnable                                                           ((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlIntDisable                                                  \
N        ((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[14])
X#define ROM_SysCtlIntDisable                                                          ((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlIntClear                                                    \
N        ((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[15])
X#define ROM_SysCtlIntClear                                                            ((void (*)(uint32_t ui32Ints))ROM_SYSCTLTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlIntStatus                                                   \
N        ((uint32_t (*)(bool bMasked))ROM_SYSCTLTABLE[16])
X#define ROM_SysCtlIntStatus                                                           ((uint32_t (*)(bool bMasked))ROM_SYSCTLTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlReset                                                       \
N        ((void (*)(void))ROM_SYSCTLTABLE[19])
X#define ROM_SysCtlReset                                                               ((void (*)(void))ROM_SYSCTLTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlDeepSleep                                                   \
N        ((void (*)(void))ROM_SYSCTLTABLE[20])
X#define ROM_SysCtlDeepSleep                                                           ((void (*)(void))ROM_SYSCTLTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlResetCauseGet                                               \
N        ((uint32_t (*)(void))ROM_SYSCTLTABLE[21])
X#define ROM_SysCtlResetCauseGet                                                       ((uint32_t (*)(void))ROM_SYSCTLTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlResetCauseClear                                             \
N        ((void (*)(uint32_t ui32Causes))ROM_SYSCTLTABLE[22])
X#define ROM_SysCtlResetCauseClear                                                     ((void (*)(uint32_t ui32Causes))ROM_SYSCTLTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_SysCtlClockSet                                                    \
N        ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[23])
X#define ROM_SysCtlClockSet                                                            ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_SysCtlClockGet                                                    \
N        ((uint32_t (*)(void))ROM_SYSCTLTABLE[24])
X#define ROM_SysCtlClockGet                                                            ((uint32_t (*)(void))ROM_SYSCTLTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_SysCtlPWMClockSet                                                 \
N        ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[25])
X#define ROM_SysCtlPWMClockSet                                                         ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_SysCtlPWMClockGet                                                 \
N        ((uint32_t (*)(void))ROM_SYSCTLTABLE[26])
X#define ROM_SysCtlPWMClockGet                                                         ((uint32_t (*)(void))ROM_SYSCTLTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_SysCtlUSBPLLEnable                                                \
N        ((void (*)(void))ROM_SYSCTLTABLE[31])
X#define ROM_SysCtlUSBPLLEnable                                                        ((void (*)(void))ROM_SYSCTLTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_SysCtlUSBPLLDisable                                               \
N        ((void (*)(void))ROM_SYSCTLTABLE[32])
X#define ROM_SysCtlUSBPLLDisable                                                       ((void (*)(void))ROM_SYSCTLTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlDelay                                                       \
N        ((void (*)(uint32_t ui32Count))ROM_SYSCTLTABLE[34])
X#define ROM_SysCtlDelay                                                               ((void (*)(uint32_t ui32Count))ROM_SYSCTLTABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralReady                                             \
N        ((bool (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[35])
X#define ROM_SysCtlPeripheralReady                                                     ((bool (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[35])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralPowerOn                                           \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[36])
X#define ROM_SysCtlPeripheralPowerOn                                                   ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[36])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPeripheralPowerOff                                          \
N        ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[37])
X#define ROM_SysCtlPeripheralPowerOff                                                  ((void (*)(uint32_t ui32Peripheral))ROM_SYSCTLTABLE[37])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlMOSCConfigSet                                               \
N        ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[44])
X#define ROM_SysCtlMOSCConfigSet                                                       ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[44])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlPIOSCCalibrate                                              \
N        ((uint32_t (*)(uint32_t ui32Type))ROM_SYSCTLTABLE[45])
X#define ROM_SysCtlPIOSCCalibrate                                                      ((uint32_t (*)(uint32_t ui32Type))ROM_SYSCTLTABLE[45])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_SysCtlDeepSleepClockSet                                           \
N        ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[46])
X#define ROM_SysCtlDeepSleepClockSet                                                   ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[46])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlDeepSleepClockConfigSet                                     \
S        ((void (*)(uint32_t ui32Div,                                          \
S                   uint32_t ui32Config))ROM_SYSCTLTABLE[47])
X#define ROM_SysCtlDeepSleepClockConfigSet                                             ((void (*)(uint32_t ui32Div,                                                             uint32_t ui32Config))ROM_SYSCTLTABLE[47])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlResetBehaviorSet                                            \
S        ((void (*)(uint32_t ui32Behavior))ROM_SYSCTLTABLE[51])
X#define ROM_SysCtlResetBehaviorSet                                                    ((void (*)(uint32_t ui32Behavior))ROM_SYSCTLTABLE[51])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlResetBehaviorGet                                            \
S        ((uint32_t (*)(void))ROM_SYSCTLTABLE[52])
X#define ROM_SysCtlResetBehaviorGet                                                    ((uint32_t (*)(void))ROM_SYSCTLTABLE[52])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlFlashSectorSizeGet                                          \
S        ((uint32_t (*)(void))ROM_SYSCTLTABLE[54])
X#define ROM_SysCtlFlashSectorSizeGet                                                  ((uint32_t (*)(void))ROM_SYSCTLTABLE[54])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysCtlVoltageEventConfig                                          \
N        ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[55])
X#define ROM_SysCtlVoltageEventConfig                                                  ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[55])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlVoltageEventStatus                                          \
S        ((uint32_t (*)(void))ROM_SYSCTLTABLE[56])
X#define ROM_SysCtlVoltageEventStatus                                                  ((uint32_t (*)(void))ROM_SYSCTLTABLE[56])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlVoltageEventClear                                           \
S        ((void (*)(uint32_t ui32Status))ROM_SYSCTLTABLE[57])
X#define ROM_SysCtlVoltageEventClear                                                   ((void (*)(uint32_t ui32Status))ROM_SYSCTLTABLE[57])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlNMIStatus                                                   \
S        ((uint32_t (*)(void))ROM_SYSCTLTABLE[58])
X#define ROM_SysCtlNMIStatus                                                           ((uint32_t (*)(void))ROM_SYSCTLTABLE[58])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlNMIClear                                                    \
S        ((void (*)(uint32_t ui32Status))ROM_SYSCTLTABLE[59])
X#define ROM_SysCtlNMIClear                                                            ((void (*)(uint32_t ui32Status))ROM_SYSCTLTABLE[59])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlClockOutConfig                                              \
S        ((void (*)(uint32_t ui32Config,                                       \
S                   uint32_t ui32Div))ROM_SYSCTLTABLE[60])
X#define ROM_SysCtlClockOutConfig                                                      ((void (*)(uint32_t ui32Config,                                                          uint32_t ui32Div))ROM_SYSCTLTABLE[60])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_SysCtlAltClkConfig                                                \
S        ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[61])
X#define ROM_SysCtlAltClkConfig                                                        ((void (*)(uint32_t ui32Config))ROM_SYSCTLTABLE[61])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SysExc API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysExcIntStatus                                                   \
N        ((uint32_t (*)(bool bMasked))ROM_SYSEXCTABLE[0])
X#define ROM_SysExcIntStatus                                                           ((uint32_t (*)(bool bMasked))ROM_SYSEXCTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysExcIntClear                                                    \
N        ((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[1])
X#define ROM_SysExcIntClear                                                            ((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysExcIntDisable                                                  \
N        ((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[2])
X#define ROM_SysExcIntDisable                                                          ((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysExcIntEnable                                                   \
N        ((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[3])
X#define ROM_SysExcIntEnable                                                           ((void (*)(uint32_t ui32IntFlags))ROM_SYSEXCTABLE[3])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the SysTick API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysTickValueGet                                                   \
N        ((uint32_t (*)(void))ROM_SYSTICKTABLE[0])
X#define ROM_SysTickValueGet                                                           ((uint32_t (*)(void))ROM_SYSTICKTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysTickEnable                                                     \
N        ((void (*)(void))ROM_SYSTICKTABLE[1])
X#define ROM_SysTickEnable                                                             ((void (*)(void))ROM_SYSTICKTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysTickDisable                                                    \
N        ((void (*)(void))ROM_SYSTICKTABLE[2])
X#define ROM_SysTickDisable                                                            ((void (*)(void))ROM_SYSTICKTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysTickIntEnable                                                  \
N        ((void (*)(void))ROM_SYSTICKTABLE[3])
X#define ROM_SysTickIntEnable                                                          ((void (*)(void))ROM_SYSTICKTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysTickIntDisable                                                 \
N        ((void (*)(void))ROM_SYSTICKTABLE[4])
X#define ROM_SysTickIntDisable                                                         ((void (*)(void))ROM_SYSTICKTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysTickPeriodSet                                                  \
N        ((void (*)(uint32_t ui32Period))ROM_SYSTICKTABLE[5])
X#define ROM_SysTickPeriodSet                                                          ((void (*)(uint32_t ui32Period))ROM_SYSTICKTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_SysTickPeriodGet                                                  \
N        ((uint32_t (*)(void))ROM_SYSTICKTABLE[6])
X#define ROM_SysTickPeriodGet                                                          ((uint32_t (*)(void))ROM_SYSTICKTABLE[6])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Timer API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerIntClear                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_TIMERTABLE[0])
X#define ROM_TimerIntClear                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_TIMERTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerEnable                                                       \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer))ROM_TIMERTABLE[1])
X#define ROM_TimerEnable                                                               ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer))ROM_TIMERTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerDisable                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer))ROM_TIMERTABLE[2])
X#define ROM_TimerDisable                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer))ROM_TIMERTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerConfigure                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Config))ROM_TIMERTABLE[3])
X#define ROM_TimerConfigure                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_TIMERTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerControlLevel                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   bool bInvert))ROM_TIMERTABLE[4])
X#define ROM_TimerControlLevel                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           bool bInvert))ROM_TIMERTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L
N#define ROM_TimerControlTrigger                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   bool bEnable))ROM_TIMERTABLE[5])
X#define ROM_TimerControlTrigger                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           bool bEnable))ROM_TIMERTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerControlEvent                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   uint32_t ui32Event))ROM_TIMERTABLE[6])
X#define ROM_TimerControlEvent                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           uint32_t ui32Event))ROM_TIMERTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerControlStall                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   bool bStall))ROM_TIMERTABLE[7])
X#define ROM_TimerControlStall                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           bool bStall))ROM_TIMERTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerRTCEnable                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_TIMERTABLE[8])
X#define ROM_TimerRTCEnable                                                            ((void (*)(uint32_t ui32Base))ROM_TIMERTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerRTCDisable                                                   \
N        ((void (*)(uint32_t ui32Base))ROM_TIMERTABLE[9])
X#define ROM_TimerRTCDisable                                                           ((void (*)(uint32_t ui32Base))ROM_TIMERTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerPrescaleSet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   uint32_t ui32Value))ROM_TIMERTABLE[10])
X#define ROM_TimerPrescaleSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           uint32_t ui32Value))ROM_TIMERTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerPrescaleGet                                                  \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Timer))ROM_TIMERTABLE[11])
X#define ROM_TimerPrescaleGet                                                          ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer))ROM_TIMERTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerPrescaleMatchSet                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   uint32_t ui32Value))ROM_TIMERTABLE[12])
X#define ROM_TimerPrescaleMatchSet                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           uint32_t ui32Value))ROM_TIMERTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerPrescaleMatchGet                                             \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Timer))ROM_TIMERTABLE[13])
X#define ROM_TimerPrescaleMatchGet                                                     ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer))ROM_TIMERTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerLoadSet                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   uint32_t ui32Value))ROM_TIMERTABLE[14])
X#define ROM_TimerLoadSet                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           uint32_t ui32Value))ROM_TIMERTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerLoadGet                                                      \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Timer))ROM_TIMERTABLE[15])
X#define ROM_TimerLoadGet                                                              ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer))ROM_TIMERTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerValueGet                                                     \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Timer))ROM_TIMERTABLE[16])
X#define ROM_TimerValueGet                                                             ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer))ROM_TIMERTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerMatchSet                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   uint32_t ui32Value))ROM_TIMERTABLE[17])
X#define ROM_TimerMatchSet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           uint32_t ui32Value))ROM_TIMERTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerMatchGet                                                     \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Timer))ROM_TIMERTABLE[18])
X#define ROM_TimerMatchGet                                                             ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer))ROM_TIMERTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerIntEnable                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_TIMERTABLE[19])
X#define ROM_TimerIntEnable                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_TIMERTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerIntDisable                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_TIMERTABLE[20])
X#define ROM_TimerIntDisable                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_TIMERTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerIntStatus                                                    \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       bool bMasked))ROM_TIMERTABLE[21])
X#define ROM_TimerIntStatus                                                            ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_TIMERTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_TimerControlWaitOnTrigger                                         \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Timer,                                        \
N                   bool bWait))ROM_TIMERTABLE[22])
X#define ROM_TimerControlWaitOnTrigger                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timer,                                                           bool bWait))ROM_TIMERTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_TimerLoadSet64                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint64_t ui64Value))ROM_TIMERTABLE[23])
X#define ROM_TimerLoadSet64                                                            ((void (*)(uint32_t ui32Base,                                                            uint64_t ui64Value))ROM_TIMERTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_TimerLoadGet64                                                    \
N        ((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[24])
X#define ROM_TimerLoadGet64                                                            ((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_TimerValueGet64                                                   \
N        ((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[25])
X#define ROM_TimerValueGet64                                                           ((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_TimerMatchSet64                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint64_t ui64Value))ROM_TIMERTABLE[26])
X#define ROM_TimerMatchSet64                                                           ((void (*)(uint32_t ui32Base,                                                            uint64_t ui64Value))ROM_TIMERTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L
N#define ROM_TimerMatchGet64                                                   \
N        ((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[27])
X#define ROM_TimerMatchGet64                                                           ((uint64_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_TimerClockSourceGet                                               \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[28])
X#define ROM_TimerClockSourceGet                                                       ((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_TimerClockSourceSet                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Source))ROM_TIMERTABLE[29])
X#define ROM_TimerClockSourceSet                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Source))ROM_TIMERTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_TimerADCEventGet                                                  \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[30])
X#define ROM_TimerADCEventGet                                                          ((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_TimerADCEventSet                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32ADCEvent))ROM_TIMERTABLE[31])
X#define ROM_TimerADCEventSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32ADCEvent))ROM_TIMERTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_TimerDMAEventGet                                                  \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[32])
X#define ROM_TimerDMAEventGet                                                          ((uint32_t (*)(uint32_t ui32Base))ROM_TIMERTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_TimerDMAEventSet                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32DMAEvent))ROM_TIMERTABLE[33])
X#define ROM_TimerDMAEventSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32DMAEvent))ROM_TIMERTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_TimerSynchronize                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Timers))ROM_TIMERTABLE[34])
X#define ROM_TimerSynchronize                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Timers))ROM_TIMERTABLE[34])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the UART API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTCharPut                                                       \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   unsigned char ucData))ROM_UARTTABLE[0])
X#define ROM_UARTCharPut                                                               ((void (*)(uint32_t ui32Base,                                                            unsigned char ucData))ROM_UARTTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTParityModeSet                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Parity))ROM_UARTTABLE[1])
X#define ROM_UARTParityModeSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Parity))ROM_UARTTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTParityModeGet                                                 \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[2])
X#define ROM_UARTParityModeGet                                                         ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTFIFOLevelSet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32TxLevel,                                      \
N                   uint32_t ui32RxLevel))ROM_UARTTABLE[3])
X#define ROM_UARTFIFOLevelSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32TxLevel,                                                         uint32_t ui32RxLevel))ROM_UARTTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTFIFOLevelGet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t *pui32TxLevel,                                    \
N                   uint32_t *pui32RxLevel))ROM_UARTTABLE[4])
X#define ROM_UARTFIFOLevelGet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t *pui32TxLevel,                                                       uint32_t *pui32RxLevel))ROM_UARTTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTConfigSetExpClk                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32UARTClk,                                      \
N                   uint32_t ui32Baud,                                         \
N                   uint32_t ui32Config))ROM_UARTTABLE[5])
X#define ROM_UARTConfigSetExpClk                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32UARTClk,                                                         uint32_t ui32Baud,                                                            uint32_t ui32Config))ROM_UARTTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTConfigGetExpClk                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32UARTClk,                                      \
N                   uint32_t *pui32Baud,                                       \
N                   uint32_t *pui32Config))ROM_UARTTABLE[6])
X#define ROM_UARTConfigGetExpClk                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32UARTClk,                                                         uint32_t *pui32Baud,                                                          uint32_t *pui32Config))ROM_UARTTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTEnable                                                        \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[7])
X#define ROM_UARTEnable                                                                ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTDisable                                                       \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[8])
X#define ROM_UARTDisable                                                               ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTEnableSIR                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   bool bLowPower))ROM_UARTTABLE[9])
X#define ROM_UARTEnableSIR                                                             ((void (*)(uint32_t ui32Base,                                                            bool bLowPower))ROM_UARTTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTDisableSIR                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[10])
X#define ROM_UARTDisableSIR                                                            ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTCharsAvail                                                    \
N        ((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[11])
X#define ROM_UARTCharsAvail                                                            ((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTSpaceAvail                                                    \
N        ((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[12])
X#define ROM_UARTSpaceAvail                                                            ((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTCharGetNonBlocking                                            \
N        ((int32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[13])
X#define ROM_UARTCharGetNonBlocking                                                    ((int32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTCharGet                                                       \
N        ((int32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[14])
X#define ROM_UARTCharGet                                                               ((int32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTCharPutNonBlocking                                            \
N        ((bool (*)(uint32_t ui32Base,                                         \
N                   unsigned char ucData))ROM_UARTTABLE[15])
X#define ROM_UARTCharPutNonBlocking                                                    ((bool (*)(uint32_t ui32Base,                                                            unsigned char ucData))ROM_UARTTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTBreakCtl                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   bool bBreakState))ROM_UARTTABLE[16])
X#define ROM_UARTBreakCtl                                                              ((void (*)(uint32_t ui32Base,                                                            bool bBreakState))ROM_UARTTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTIntEnable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_UARTTABLE[17])
X#define ROM_UARTIntEnable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_UARTTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTIntDisable                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_UARTTABLE[18])
X#define ROM_UARTIntDisable                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_UARTTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTIntStatus                                                     \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       bool bMasked))ROM_UARTTABLE[19])
X#define ROM_UARTIntStatus                                                             ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_UARTTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTIntClear                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_UARTTABLE[20])
X#define ROM_UARTIntClear                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_UARTTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UpdateUART                                                        \
N        ((void (*)(void))ROM_UARTTABLE[21])
X#define ROM_UpdateUART                                                                ((void (*)(void))ROM_UARTTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTDMAEnable                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32DMAFlags))ROM_UARTTABLE[22])
X#define ROM_UARTDMAEnable                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32DMAFlags))ROM_UARTTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTDMADisable                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32DMAFlags))ROM_UARTTABLE[23])
X#define ROM_UARTDMADisable                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32DMAFlags))ROM_UARTTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTFIFOEnable                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[24])
X#define ROM_UARTFIFOEnable                                                            ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTFIFODisable                                                   \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[25])
X#define ROM_UARTFIFODisable                                                           ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTBusy                                                          \
N        ((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[26])
X#define ROM_UARTBusy                                                                  ((bool (*)(uint32_t ui32Base))ROM_UARTTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTTxIntModeSet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Mode))ROM_UARTTABLE[27])
X#define ROM_UARTTxIntModeSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Mode))ROM_UARTTABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTTxIntModeGet                                                  \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[28])
X#define ROM_UARTTxIntModeGet                                                          ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTRxErrorGet                                                    \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[29])
X#define ROM_UARTRxErrorGet                                                            ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTRxErrorClear                                                  \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[30])
X#define ROM_UARTRxErrorClear                                                          ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTClockSourceSet                                                \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Source))ROM_UARTTABLE[31])
X#define ROM_UARTClockSourceSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Source))ROM_UARTTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTClockSourceGet                                                \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[32])
X#define ROM_UARTClockSourceGet                                                        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UART9BitEnable                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[33])
X#define ROM_UART9BitEnable                                                            ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UART9BitDisable                                                   \
N        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[34])
X#define ROM_UART9BitDisable                                                           ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UART9BitAddrSet                                                   \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint8_t ui8Addr,                                           \
N                   uint8_t ui8Mask))ROM_UARTTABLE[35])
X#define ROM_UART9BitAddrSet                                                           ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Addr,                                                              uint8_t ui8Mask))ROM_UARTTABLE[35])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UART9BitAddrSend                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint8_t ui8Addr))ROM_UARTTABLE[36])
X#define ROM_UART9BitAddrSend                                                          ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Addr))ROM_UARTTABLE[36])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_UARTSmartCardDisable                                              \
S        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[37])
X#define ROM_UARTSmartCardDisable                                                      ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[37])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_UARTSmartCardEnable                                               \
S        ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[38])
X#define ROM_UARTSmartCardEnable                                                       ((void (*)(uint32_t ui32Base))ROM_UARTTABLE[38])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UARTModemControlClear                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Control))ROM_UARTTABLE[39])
X#define ROM_UARTModemControlClear                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Control))ROM_UARTTABLE[39])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_UARTModemControlGet                                               \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[40])
X#define ROM_UARTModemControlGet                                                       ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[40])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_UARTModemControlSet                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Control))ROM_UARTTABLE[41])
X#define ROM_UARTModemControlSet                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Control))ROM_UARTTABLE[41])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_UARTModemStatusGet                                                \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[42])
X#define ROM_UARTModemStatusGet                                                        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[42])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_UARTFlowControlGet                                                \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[43])
X#define ROM_UARTFlowControlGet                                                        ((uint32_t (*)(uint32_t ui32Base))ROM_UARTTABLE[43])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_UARTFlowControlSet                                                \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Mode))ROM_UARTTABLE[44])
X#define ROM_UARTFlowControlSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Mode))ROM_UARTTABLE[44])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the uDMA API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelTransferSet                                            \
N        ((void (*)(uint32_t ui32ChannelStructIndex,                           \
N                   uint32_t ui32Mode,                                         \
N                   void *pvSrcAddr,                                           \
N                   void *pvDstAddr,                                           \
N                   uint32_t ui32TransferSize))ROM_UDMATABLE[0])
X#define ROM_uDMAChannelTransferSet                                                    ((void (*)(uint32_t ui32ChannelStructIndex,                                              uint32_t ui32Mode,                                                            void *pvSrcAddr,                                                              void *pvDstAddr,                                                              uint32_t ui32TransferSize))ROM_UDMATABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAEnable                                                        \
N        ((void (*)(void))ROM_UDMATABLE[1])
X#define ROM_uDMAEnable                                                                ((void (*)(void))ROM_UDMATABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMADisable                                                       \
N        ((void (*)(void))ROM_UDMATABLE[2])
X#define ROM_uDMADisable                                                               ((void (*)(void))ROM_UDMATABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAErrorStatusGet                                                \
N        ((uint32_t (*)(void))ROM_UDMATABLE[3])
X#define ROM_uDMAErrorStatusGet                                                        ((uint32_t (*)(void))ROM_UDMATABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAErrorStatusClear                                              \
N        ((void (*)(void))ROM_UDMATABLE[4])
X#define ROM_uDMAErrorStatusClear                                                      ((void (*)(void))ROM_UDMATABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelEnable                                                 \
N        ((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[5])
X#define ROM_uDMAChannelEnable                                                         ((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelDisable                                                \
N        ((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[6])
X#define ROM_uDMAChannelDisable                                                        ((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelIsEnabled                                              \
N        ((bool (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[7])
X#define ROM_uDMAChannelIsEnabled                                                      ((bool (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAControlBaseSet                                                \
N        ((void (*)(void *pControlTable))ROM_UDMATABLE[8])
X#define ROM_uDMAControlBaseSet                                                        ((void (*)(void *pControlTable))ROM_UDMATABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAControlBaseGet                                                \
N        ((void * (*)(void))ROM_UDMATABLE[9])
X#define ROM_uDMAControlBaseGet                                                        ((void * (*)(void))ROM_UDMATABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelRequest                                                \
N        ((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[10])
X#define ROM_uDMAChannelRequest                                                        ((void (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelAttributeEnable                                        \
N        ((void (*)(uint32_t ui32ChannelNum,                                   \
N                   uint32_t ui32Attr))ROM_UDMATABLE[11])
X#define ROM_uDMAChannelAttributeEnable                                                ((void (*)(uint32_t ui32ChannelNum,                                                      uint32_t ui32Attr))ROM_UDMATABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelAttributeDisable                                       \
N        ((void (*)(uint32_t ui32ChannelNum,                                   \
N                   uint32_t ui32Attr))ROM_UDMATABLE[12])
X#define ROM_uDMAChannelAttributeDisable                                               ((void (*)(uint32_t ui32ChannelNum,                                                      uint32_t ui32Attr))ROM_UDMATABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelAttributeGet                                           \
N        ((uint32_t (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[13])
X#define ROM_uDMAChannelAttributeGet                                                   ((uint32_t (*)(uint32_t ui32ChannelNum))ROM_UDMATABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelControlSet                                             \
N        ((void (*)(uint32_t ui32ChannelStructIndex,                           \
N                   uint32_t ui32Control))ROM_UDMATABLE[14])
X#define ROM_uDMAChannelControlSet                                                     ((void (*)(uint32_t ui32ChannelStructIndex,                                              uint32_t ui32Control))ROM_UDMATABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelSizeGet                                                \
N        ((uint32_t (*)(uint32_t ui32ChannelStructIndex))ROM_UDMATABLE[15])
X#define ROM_uDMAChannelSizeGet                                                        ((uint32_t (*)(uint32_t ui32ChannelStructIndex))ROM_UDMATABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelModeGet                                                \
N        ((uint32_t (*)(uint32_t ui32ChannelStructIndex))ROM_UDMATABLE[16])
X#define ROM_uDMAChannelModeGet                                                        ((uint32_t (*)(uint32_t ui32ChannelStructIndex))ROM_UDMATABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelSelectSecondary                                        \
N        ((void (*)(uint32_t ui32SecPeriphs))ROM_UDMATABLE[17])
X#define ROM_uDMAChannelSelectSecondary                                                ((void (*)(uint32_t ui32SecPeriphs))ROM_UDMATABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelSelectDefault                                          \
N        ((void (*)(uint32_t ui32DefPeriphs))ROM_UDMATABLE[18])
X#define ROM_uDMAChannelSelectDefault                                                  ((void (*)(uint32_t ui32DefPeriphs))ROM_UDMATABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAIntStatus                                                     \
N        ((uint32_t (*)(void))ROM_UDMATABLE[19])
X#define ROM_uDMAIntStatus                                                             ((uint32_t (*)(void))ROM_UDMATABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAIntClear                                                      \
N        ((void (*)(uint32_t ui32ChanMask))ROM_UDMATABLE[20])
X#define ROM_uDMAIntClear                                                              ((void (*)(uint32_t ui32ChanMask))ROM_UDMATABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAControlAlternateBaseGet                                       \
N        ((void * (*)(void))ROM_UDMATABLE[21])
X#define ROM_uDMAControlAlternateBaseGet                                               ((void * (*)(void))ROM_UDMATABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelScatterGatherSet                                       \
N        ((void (*)(uint32_t ui32ChannelNum,                                   \
N                   uint32_t ui32TaskCount,                                    \
N                   void *pvTaskList,                                          \
N                   uint32_t ui32IsPeriphSG))ROM_UDMATABLE[22])
X#define ROM_uDMAChannelScatterGatherSet                                               ((void (*)(uint32_t ui32ChannelNum,                                                      uint32_t ui32TaskCount,                                                       void *pvTaskList,                                                             uint32_t ui32IsPeriphSG))ROM_UDMATABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_uDMAChannelAssign                                                 \
N        ((void (*)(uint32_t ui32Mapping))ROM_UDMATABLE[23])
X#define ROM_uDMAChannelAssign                                                         ((void (*)(uint32_t ui32Mapping))ROM_UDMATABLE[23])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the USB API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevAddrGet                                                     \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[1])
X#define ROM_USBDevAddrGet                                                             ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevAddrSet                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Address))ROM_USBTABLE[2])
X#define ROM_USBDevAddrSet                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Address))ROM_USBTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevConnect                                                     \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[3])
X#define ROM_USBDevConnect                                                             ((void (*)(uint32_t ui32Base))ROM_USBTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevDisconnect                                                  \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[4])
X#define ROM_USBDevDisconnect                                                          ((void (*)(uint32_t ui32Base))ROM_USBTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevEndpointConfigSet                                           \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32MaxPacketSize,                                \
N                   uint32_t ui32Flags))ROM_USBTABLE[5])
X#define ROM_USBDevEndpointConfigSet                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32MaxPacketSize,                                                   uint32_t ui32Flags))ROM_USBTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevEndpointDataAck                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   bool bIsLastPacket))ROM_USBTABLE[6])
X#define ROM_USBDevEndpointDataAck                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        bool bIsLastPacket))ROM_USBTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevEndpointStall                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[7])
X#define ROM_USBDevEndpointStall                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevEndpointStallClear                                          \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[8])
X#define ROM_USBDevEndpointStallClear                                                  ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevEndpointStatusClear                                         \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[9])
X#define ROM_USBDevEndpointStatusClear                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDataGet                                                \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t ui32Endpoint,                                  \
N                      uint8_t *pui8Data,                                      \
N                      uint32_t *pui32Size))ROM_USBTABLE[10])
X#define ROM_USBEndpointDataGet                                                        ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint8_t *pui8Data,                                                            uint32_t *pui32Size))ROM_USBTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDataPut                                                \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t ui32Endpoint,                                  \
N                      uint8_t *pui8Data,                                      \
N                      uint32_t ui32Size))ROM_USBTABLE[11])
X#define ROM_USBEndpointDataPut                                                        ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint8_t *pui8Data,                                                            uint32_t ui32Size))ROM_USBTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDataSend                                               \
N        ((int32_t (*)(uint32_t ui32Base,                                      \
N                      uint32_t ui32Endpoint,                                  \
N                      uint32_t ui32TransType))ROM_USBTABLE[12])
X#define ROM_USBEndpointDataSend                                                       ((int32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32TransType))ROM_USBTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDataToggleClear                                        \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[13])
X#define ROM_USBEndpointDataToggleClear                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointStatus                                                 \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Endpoint))ROM_USBTABLE[14])
X#define ROM_USBEndpointStatus                                                         ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint))ROM_USBTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBFIFOAddrGet                                                    \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Endpoint))ROM_USBTABLE[15])
X#define ROM_USBFIFOAddrGet                                                            ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint))ROM_USBTABLE[15])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBFIFOConfigGet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t *pui32FIFOAddress,                                \
N                   uint32_t *pui32FIFOSize,                                   \
N                   uint32_t ui32Flags))ROM_USBTABLE[16])
X#define ROM_USBFIFOConfigGet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t *pui32FIFOAddress,                                                   uint32_t *pui32FIFOSize,                                                      uint32_t ui32Flags))ROM_USBTABLE[16])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBFIFOConfigSet                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32FIFOAddress,                                  \
N                   uint32_t ui32FIFOSize,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[17])
X#define ROM_USBFIFOConfigSet                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32FIFOAddress,                                                     uint32_t ui32FIFOSize,                                                        uint32_t ui32Flags))ROM_USBTABLE[17])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBFIFOFlush                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[18])
X#define ROM_USBFIFOFlush                                                              ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[18])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBFrameNumberGet                                                 \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[19])
X#define ROM_USBFrameNumberGet                                                         ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[19])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostAddrGet                                                    \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Endpoint,                                 \
N                       uint32_t ui32Flags))ROM_USBTABLE[20])
X#define ROM_USBHostAddrGet                                                            ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[20])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostAddrSet                                                    \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Addr,                                         \
N                   uint32_t ui32Flags))ROM_USBTABLE[21])
X#define ROM_USBHostAddrSet                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Addr,                                                            uint32_t ui32Flags))ROM_USBTABLE[21])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostEndpointConfig                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32MaxPacketSize,                                \
N                   uint32_t ui32NAKPollInterval,                              \
N                   uint32_t ui32TargetEndpoint,                               \
N                   uint32_t ui32Flags))ROM_USBTABLE[22])
X#define ROM_USBHostEndpointConfig                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32MaxPacketSize,                                                   uint32_t ui32NAKPollInterval,                                                 uint32_t ui32TargetEndpoint,                                                  uint32_t ui32Flags))ROM_USBTABLE[22])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostEndpointDataAck                                            \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint))ROM_USBTABLE[23])
X#define ROM_USBHostEndpointDataAck                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint))ROM_USBTABLE[23])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostEndpointDataToggle                                         \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   bool bDataToggle,                                          \
N                   uint32_t ui32Flags))ROM_USBTABLE[24])
X#define ROM_USBHostEndpointDataToggle                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        bool bDataToggle,                                                             uint32_t ui32Flags))ROM_USBTABLE[24])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostEndpointStatusClear                                        \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[25])
X#define ROM_USBHostEndpointStatusClear                                                ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[25])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostHubAddrGet                                                 \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Endpoint,                                 \
N                       uint32_t ui32Flags))ROM_USBTABLE[26])
X#define ROM_USBHostHubAddrGet                                                         ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[26])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostHubAddrSet                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Addr,                                         \
N                   uint32_t ui32Flags))ROM_USBTABLE[27])
X#define ROM_USBHostHubAddrSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Addr,                                                            uint32_t ui32Flags))ROM_USBTABLE[27])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostPwrDisable                                                 \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[28])
X#define ROM_USBHostPwrDisable                                                         ((void (*)(uint32_t ui32Base))ROM_USBTABLE[28])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostPwrEnable                                                  \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[29])
X#define ROM_USBHostPwrEnable                                                          ((void (*)(uint32_t ui32Base))ROM_USBTABLE[29])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostPwrConfig                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Flags))ROM_USBTABLE[30])
X#define ROM_USBHostPwrConfig                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Flags))ROM_USBTABLE[30])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostPwrFaultDisable                                            \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[31])
X#define ROM_USBHostPwrFaultDisable                                                    ((void (*)(uint32_t ui32Base))ROM_USBTABLE[31])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostPwrFaultEnable                                             \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[32])
X#define ROM_USBHostPwrFaultEnable                                                     ((void (*)(uint32_t ui32Base))ROM_USBTABLE[32])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostRequestIN                                                  \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint))ROM_USBTABLE[33])
X#define ROM_USBHostRequestIN                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint))ROM_USBTABLE[33])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostRequestStatus                                              \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[34])
X#define ROM_USBHostRequestStatus                                                      ((void (*)(uint32_t ui32Base))ROM_USBTABLE[34])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostReset                                                      \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   bool bStart))ROM_USBTABLE[35])
X#define ROM_USBHostReset                                                              ((void (*)(uint32_t ui32Base,                                                            bool bStart))ROM_USBTABLE[35])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostResume                                                     \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   bool bStart))ROM_USBTABLE[36])
X#define ROM_USBHostResume                                                             ((void (*)(uint32_t ui32Base,                                                            bool bStart))ROM_USBTABLE[36])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostSpeedGet                                                   \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[37])
X#define ROM_USBHostSpeedGet                                                           ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[37])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostSuspend                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[38])
X#define ROM_USBHostSuspend                                                            ((void (*)(uint32_t ui32Base))ROM_USBTABLE[38])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevEndpointConfigGet                                           \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t *pui32MaxPacketSize,                              \
N                   uint32_t *pui32Flags))ROM_USBTABLE[41])
X#define ROM_USBDevEndpointConfigGet                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t *pui32MaxPacketSize,                                                 uint32_t *pui32Flags))ROM_USBTABLE[41])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDMAEnable                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[42])
X#define ROM_USBEndpointDMAEnable                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[42])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDMADisable                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Flags))ROM_USBTABLE[43])
X#define ROM_USBEndpointDMADisable                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[43])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDataAvail                                              \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       uint32_t ui32Endpoint))ROM_USBTABLE[44])
X#define ROM_USBEndpointDataAvail                                                      ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint))ROM_USBTABLE[44])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBModeGet                                                        \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[46])
X#define ROM_USBModeGet                                                                ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[46])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBEndpointDMAChannel                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint,                                     \
N                   uint32_t ui32Channel))ROM_USBTABLE[47])
X#define ROM_USBEndpointDMAChannel                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Channel))ROM_USBTABLE[47])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBIntDisableControl                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_USBTABLE[48])
X#define ROM_USBIntDisableControl                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_USBTABLE[48])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBIntEnableControl                                               \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_USBTABLE[49])
X#define ROM_USBIntEnableControl                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_USBTABLE[49])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBIntStatusControl                                               \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[50])
X#define ROM_USBIntStatusControl                                                       ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[50])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBIntDisableEndpoint                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_USBTABLE[51])
X#define ROM_USBIntDisableEndpoint                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_USBTABLE[51])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBIntEnableEndpoint                                              \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32IntFlags))ROM_USBTABLE[52])
X#define ROM_USBIntEnableEndpoint                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32IntFlags))ROM_USBTABLE[52])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBIntStatusEndpoint                                              \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[53])
X#define ROM_USBIntStatusEndpoint                                                      ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[53])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostMode                                                       \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[54])
X#define ROM_USBHostMode                                                               ((void (*)(uint32_t ui32Base))ROM_USBTABLE[54])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevMode                                                        \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[55])
X#define ROM_USBDevMode                                                                ((void (*)(uint32_t ui32Base))ROM_USBTABLE[55])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBPHYPowerOff                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[56])
X#define ROM_USBPHYPowerOff                                                            ((void (*)(uint32_t ui32Base))ROM_USBTABLE[56])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBPHYPowerOn                                                     \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[57])
X#define ROM_USBPHYPowerOn                                                             ((void (*)(uint32_t ui32Base))ROM_USBTABLE[57])
N#endif
N#if defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_UpdateUSB                                                         \
N        ((void (*)(uint8_t *pui8DescriptorInfo))ROM_USBTABLE[58])
X#define ROM_UpdateUSB                                                                 ((void (*)(uint8_t *pui8DescriptorInfo))ROM_USBTABLE[58])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBOTGMode                                                        \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[59])
X#define ROM_USBOTGMode                                                                ((void (*)(uint32_t ui32Base))ROM_USBTABLE[59])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBHostRequestINClear                                             \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Endpoint))ROM_USBTABLE[60])
X#define ROM_USBHostRequestINClear                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint))ROM_USBTABLE[60])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBNumEndpointsGet                                                \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[61])
X#define ROM_USBNumEndpointsGet                                                        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[61])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBClockDisable                                                   \
S        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[62])
X#define ROM_USBClockDisable                                                           ((void (*)(uint32_t ui32Base))ROM_USBTABLE[62])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBClockEnable                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Div,                                          \
S                   uint32_t ui32Flags))ROM_USBTABLE[63])
X#define ROM_USBClockEnable                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Div,                                                             uint32_t ui32Flags))ROM_USBTABLE[63])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBControllerVersion                                              \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[64])
X#define ROM_USBControllerVersion                                                      ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[64])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDevLPMConfig                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_USBTABLE[65])
X#define ROM_USBDevLPMConfig                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_USBTABLE[65])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDevLPMDisable                                                  \
S        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[66])
X#define ROM_USBDevLPMDisable                                                          ((void (*)(uint32_t ui32Base))ROM_USBTABLE[66])
N#endif
N#if defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 1L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_USBDevLPMEnable                                                   \
N        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[67])
X#define ROM_USBDevLPMEnable                                                           ((void (*)(uint32_t ui32Base))ROM_USBTABLE[67])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDevLPMRemoteWake                                               \
S        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[68])
X#define ROM_USBDevLPMRemoteWake                                                       ((void (*)(uint32_t ui32Base))ROM_USBTABLE[68])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDevSpeedGet                                                    \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[69])
X#define ROM_USBDevSpeedGet                                                            ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[69])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelAddressGet                                           \
S        ((void * (*)(uint32_t ui32Base,                                       \
S                     uint32_t ui32Channel))ROM_USBTABLE[70])
X#define ROM_USBDMAChannelAddressGet                                                   ((void * (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_USBTABLE[70])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelAddressSet                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel,                                      \
S                   void *pvAddress))ROM_USBTABLE[71])
X#define ROM_USBDMAChannelAddressSet                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel,                                                         void *pvAddress))ROM_USBTABLE[71])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelConfigSet                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel,                                      \
S                   uint32_t ui32Endpoint,                                     \
S                   uint32_t ui32Config))ROM_USBTABLE[72])
X#define ROM_USBDMAChannelConfigSet                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel,                                                         uint32_t ui32Endpoint,                                                        uint32_t ui32Config))ROM_USBTABLE[72])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelDisable                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel))ROM_USBTABLE[73])
X#define ROM_USBDMAChannelDisable                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_USBTABLE[73])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelEnable                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel))ROM_USBTABLE[74])
X#define ROM_USBDMAChannelEnable                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_USBTABLE[74])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelIntDisable                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel))ROM_USBTABLE[75])
X#define ROM_USBDMAChannelIntDisable                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_USBTABLE[75])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelIntEnable                                            \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel))ROM_USBTABLE[76])
X#define ROM_USBDMAChannelIntEnable                                                    ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_USBTABLE[76])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelCountGet                                             \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32Channel))ROM_USBTABLE[77])
X#define ROM_USBDMAChannelCountGet                                                     ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_USBTABLE[77])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelCountSet                                             \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Count,                                        \
S                   uint32_t ui32Channel))ROM_USBTABLE[78])
X#define ROM_USBDMAChannelCountSet                                                     ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Count,                                                           uint32_t ui32Channel))ROM_USBTABLE[78])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelIntStatus                                            \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[79])
X#define ROM_USBDMAChannelIntStatus                                                    ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[79])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelStatus                                               \
S        ((uint32_t (*)(uint32_t ui32Base,                                     \
S                       uint32_t ui32Channel))ROM_USBTABLE[80])
X#define ROM_USBDMAChannelStatus                                                       ((uint32_t (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel))ROM_USBTABLE[80])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBDMAChannelStatusClear                                          \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Channel,                                      \
S                   uint32_t ui32Status))ROM_USBTABLE[81])
X#define ROM_USBDMAChannelStatusClear                                                  ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Channel,                                                         uint32_t ui32Status))ROM_USBTABLE[81])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBHighSpeed                                                      \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   bool bEnable))ROM_USBTABLE[82])
X#define ROM_USBHighSpeed                                                              ((void (*)(uint32_t ui32Base,                                                            bool bEnable))ROM_USBTABLE[82])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBHostEndpointPing                                               \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Endpoint,                                     \
S                   bool bEnable))ROM_USBTABLE[83])
X#define ROM_USBHostEndpointPing                                                       ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        bool bEnable))ROM_USBTABLE[83])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBHostEndpointSpeed                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Endpoint,                                     \
S                   uint32_t ui32Flags))ROM_USBTABLE[84])
X#define ROM_USBHostEndpointSpeed                                                      ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Flags))ROM_USBTABLE[84])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBHostLPMConfig                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32ResumeTime,                                   \
S                   uint32_t ui32Config))ROM_USBTABLE[85])
X#define ROM_USBHostLPMConfig                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32ResumeTime,                                                      uint32_t ui32Config))ROM_USBTABLE[85])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBHostLPMResume                                                  \
S        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[86])
X#define ROM_USBHostLPMResume                                                          ((void (*)(uint32_t ui32Base))ROM_USBTABLE[86])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBHostLPMSend                                                    \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Address,                                      \
S                   uint32_t uiEndpoint))ROM_USBTABLE[87])
X#define ROM_USBHostLPMSend                                                            ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Address,                                                         uint32_t uiEndpoint))ROM_USBTABLE[87])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBLPMIntDisable                                                  \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Ints))ROM_USBTABLE[88])
X#define ROM_USBLPMIntDisable                                                          ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Ints))ROM_USBTABLE[88])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBLPMIntEnable                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Ints))ROM_USBTABLE[89])
X#define ROM_USBLPMIntEnable                                                           ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Ints))ROM_USBTABLE[89])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBLPMIntStatus                                                   \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[90])
X#define ROM_USBLPMIntStatus                                                           ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[90])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBLPMLinkStateGet                                                \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[91])
X#define ROM_USBLPMLinkStateGet                                                        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[91])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBEndpointPacketCountSet                                         \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Endpoint,                                     \
S                   uint32_t ui32Count))ROM_USBTABLE[92])
X#define ROM_USBEndpointPacketCountSet                                                 ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Count))ROM_USBTABLE[92])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBULPIConfig                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Config))ROM_USBTABLE[93])
X#define ROM_USBULPIConfig                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Config))ROM_USBTABLE[93])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBULPIDisable                                                    \
S        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[94])
X#define ROM_USBULPIDisable                                                            ((void (*)(uint32_t ui32Base))ROM_USBTABLE[94])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBULPIEnable                                                     \
S        ((void (*)(uint32_t ui32Base))ROM_USBTABLE[95])
X#define ROM_USBULPIEnable                                                             ((void (*)(uint32_t ui32Base))ROM_USBTABLE[95])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBULPIRegRead                                                    \
S        ((uint8_t (*)(uint32_t ui32Base,                                      \
S                      uint8_t ui8Reg))ROM_USBTABLE[96])
X#define ROM_USBULPIRegRead                                                            ((uint8_t (*)(uint32_t ui32Base,                                                            uint8_t ui8Reg))ROM_USBTABLE[96])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBULPIRegWrite                                                   \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint8_t ui8Reg,                                            \
S                   uint8_t ui8Data))ROM_USBTABLE[97])
X#define ROM_USBULPIRegWrite                                                           ((void (*)(uint32_t ui32Base,                                                            uint8_t ui8Reg,                                                               uint8_t ui8Data))ROM_USBTABLE[97])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBOTGSessionRequest                                              \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   bool bStart))ROM_USBTABLE[98])
X#define ROM_USBOTGSessionRequest                                                      ((void (*)(uint32_t ui32Base,                                                            bool bStart))ROM_USBTABLE[98])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_USBDMANumChannels                                                 \
S        ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[99])
X#define ROM_USBDMANumChannels                                                         ((uint32_t (*)(uint32_t ui32Base))ROM_USBTABLE[99])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_USBEndpointDMAConfigSet                                           \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Endpoint,                                     \
S                   uint32_t ui32Config))ROM_USBTABLE[100])
X#define ROM_USBEndpointDMAConfigSet                                                   ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Endpoint,                                                        uint32_t ui32Config))ROM_USBTABLE[100])
N#endif
N#if defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L
S#define ROM_USBLPMRemoteWakeEnabled                                           \
S        ((bool (*)(uint32_t ui32Base))ROM_USBTABLE[102])
X#define ROM_USBLPMRemoteWakeEnabled                                                   ((bool (*)(uint32_t ui32Base))ROM_USBTABLE[102])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_USBModeConfig                                                     \
S        ((void (*)(uint32_t ui32Base,                                         \
S                   uint32_t ui32Mode))ROM_USBTABLE[103])
X#define ROM_USBModeConfig                                                             ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Mode))ROM_USBTABLE[103])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Watchdog API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogIntClear                                                  \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[0])
X#define ROM_WatchdogIntClear                                                          ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[0])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogRunning                                                   \
N        ((bool (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[1])
X#define ROM_WatchdogRunning                                                           ((bool (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogEnable                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[2])
X#define ROM_WatchdogEnable                                                            ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogResetEnable                                               \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[3])
X#define ROM_WatchdogResetEnable                                                       ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogResetDisable                                              \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[4])
X#define ROM_WatchdogResetDisable                                                      ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogLock                                                      \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[5])
X#define ROM_WatchdogLock                                                              ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogUnlock                                                    \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[6])
X#define ROM_WatchdogUnlock                                                            ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[6])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogLockState                                                 \
N        ((bool (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[7])
X#define ROM_WatchdogLockState                                                         ((bool (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[7])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogReloadSet                                                 \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32LoadVal))ROM_WATCHDOGTABLE[8])
X#define ROM_WatchdogReloadSet                                                         ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32LoadVal))ROM_WATCHDOGTABLE[8])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogReloadGet                                                 \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[9])
X#define ROM_WatchdogReloadGet                                                         ((uint32_t (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[9])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogValueGet                                                  \
N        ((uint32_t (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[10])
X#define ROM_WatchdogValueGet                                                          ((uint32_t (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[10])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogIntEnable                                                 \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[11])
X#define ROM_WatchdogIntEnable                                                         ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[11])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogIntStatus                                                 \
N        ((uint32_t (*)(uint32_t ui32Base,                                     \
N                       bool bMasked))ROM_WATCHDOGTABLE[12])
X#define ROM_WatchdogIntStatus                                                         ((uint32_t (*)(uint32_t ui32Base,                                                            bool bMasked))ROM_WATCHDOGTABLE[12])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogStallEnable                                               \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[13])
X#define ROM_WatchdogStallEnable                                                       ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[13])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogStallDisable                                              \
N        ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[14])
X#define ROM_WatchdogStallDisable                                                      ((void (*)(uint32_t ui32Base))ROM_WATCHDOGTABLE[14])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_WatchdogIntTypeSet                                                \
N        ((void (*)(uint32_t ui32Base,                                         \
N                   uint32_t ui32Type))ROM_WATCHDOGTABLE[15])
X#define ROM_WatchdogIntTypeSet                                                        ((void (*)(uint32_t ui32Base,                                                            uint32_t ui32Type))ROM_WATCHDOGTABLE[15])
N#endif
N
N//*****************************************************************************
N//
N// Macros for calling ROM functions in the Software API.
N//
N//*****************************************************************************
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_Crc16Array                                                        \
N        ((uint16_t (*)(uint32_t ui32WordLen,                                  \
N                       const uint32_t *pui32Data))ROM_SOFTWARETABLE[1])
X#define ROM_Crc16Array                                                                ((uint16_t (*)(uint32_t ui32WordLen,                                                         const uint32_t *pui32Data))ROM_SOFTWARETABLE[1])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_Crc16Array3                                                       \
N        ((void (*)(uint32_t ui32WordLen,                                      \
N                   const uint32_t *pui32Data,                                 \
N                   uint16_t *pui16Crc3))ROM_SOFTWARETABLE[2])
X#define ROM_Crc16Array3                                                               ((void (*)(uint32_t ui32WordLen,                                                         const uint32_t *pui32Data,                                                    uint16_t *pui16Crc3))ROM_SOFTWARETABLE[2])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_Crc16                                                             \
N        ((uint16_t (*)(uint16_t ui16Crc,                                      \
N                       const uint8_t *pui8Data,                               \
N                       uint32_t ui32Count))ROM_SOFTWARETABLE[3])
X#define ROM_Crc16                                                                     ((uint16_t (*)(uint16_t ui16Crc,                                                             const uint8_t *pui8Data,                                                      uint32_t ui32Count))ROM_SOFTWARETABLE[3])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_Crc8CCITT                                                         \
N        ((uint8_t (*)(uint8_t ui8Crc,                                         \
N                      const uint8_t *pui8Data,                                \
N                      uint32_t ui32Count))ROM_SOFTWARETABLE[4])
X#define ROM_Crc8CCITT                                                                 ((uint8_t (*)(uint8_t ui8Crc,                                                               const uint8_t *pui8Data,                                                      uint32_t ui32Count))ROM_SOFTWARETABLE[4])
N#endif
N#if defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             0L
S#define ROM_Crc32                                                             \
S        ((uint32_t (*)(uint32_t ui32Crc,                                      \
S                       const uint8_t *pui8Data,                               \
S                       uint32_t ui32Count))ROM_SOFTWARETABLE[5])
X#define ROM_Crc32                                                                     ((uint32_t (*)(uint32_t ui32Crc,                                                             const uint8_t *pui8Data,                                                      uint32_t ui32Count))ROM_SOFTWARETABLE[5])
N#endif
N#if defined(TARGET_IS_TM4C123_RA1) ||                                         \
N    defined(TARGET_IS_TM4C123_RA3) ||                                         \
N    defined(TARGET_IS_TM4C123_RB1) ||                                         \
N    defined(TARGET_IS_TM4C123_RB2) ||                                         \
N    defined(TARGET_IS_TM4C129_RA0) ||                                         \
N    defined(TARGET_IS_TM4C129_RA1) ||                                         \
N    defined(TARGET_IS_TM4C129_RA2)
X#if 0L ||                                             0L ||                                             1L ||                                             0L ||                                             0L ||                                             0L ||                                             0L
N#define ROM_pvAESTable                                                        \
N        ((void *)&(ROM_SOFTWARETABLE[7]))
X#define ROM_pvAESTable                                                                ((void *)&(ROM_SOFTWARETABLE[7]))
N#endif
N
N#endif // __DRIVERLIB_ROM_H__
L 29 "GPIO_init.h" 2
N#include "driverlib/rom_map.h"
L 1 "driverlib/rom_map.h" 1
N//*****************************************************************************
N//
N// rom_map.h - Macros to facilitate calling functions in the ROM when they are
N//             available and in flash otherwise.
N//
N// Copyright (c) 2008-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_ROM_MAP_H__
N#define __DRIVERLIB_ROM_MAP_H__
N
N//*****************************************************************************
N//
N// Macros for the ADC API.
N//
N//*****************************************************************************
N#ifdef ROM_ADCSequenceDataGet
N#define MAP_ADCSequenceDataGet                                                \
N        ROM_ADCSequenceDataGet
X#define MAP_ADCSequenceDataGet                                                        ROM_ADCSequenceDataGet
N#else
S#define MAP_ADCSequenceDataGet                                                \
S        ADCSequenceDataGet
X#define MAP_ADCSequenceDataGet                                                        ADCSequenceDataGet
N#endif
N#ifdef ROM_ADCIntDisable
N#define MAP_ADCIntDisable                                                     \
N        ROM_ADCIntDisable
X#define MAP_ADCIntDisable                                                             ROM_ADCIntDisable
N#else
S#define MAP_ADCIntDisable                                                     \
S        ADCIntDisable
X#define MAP_ADCIntDisable                                                             ADCIntDisable
N#endif
N#ifdef ROM_ADCIntEnable
N#define MAP_ADCIntEnable                                                      \
N        ROM_ADCIntEnable
X#define MAP_ADCIntEnable                                                              ROM_ADCIntEnable
N#else
S#define MAP_ADCIntEnable                                                      \
S        ADCIntEnable
X#define MAP_ADCIntEnable                                                              ADCIntEnable
N#endif
N#ifdef ROM_ADCIntStatus
N#define MAP_ADCIntStatus                                                      \
N        ROM_ADCIntStatus
X#define MAP_ADCIntStatus                                                              ROM_ADCIntStatus
N#else
S#define MAP_ADCIntStatus                                                      \
S        ADCIntStatus
X#define MAP_ADCIntStatus                                                              ADCIntStatus
N#endif
N#ifdef ROM_ADCIntClear
N#define MAP_ADCIntClear                                                       \
N        ROM_ADCIntClear
X#define MAP_ADCIntClear                                                               ROM_ADCIntClear
N#else
S#define MAP_ADCIntClear                                                       \
S        ADCIntClear
X#define MAP_ADCIntClear                                                               ADCIntClear
N#endif
N#ifdef ROM_ADCSequenceEnable
N#define MAP_ADCSequenceEnable                                                 \
N        ROM_ADCSequenceEnable
X#define MAP_ADCSequenceEnable                                                         ROM_ADCSequenceEnable
N#else
S#define MAP_ADCSequenceEnable                                                 \
S        ADCSequenceEnable
X#define MAP_ADCSequenceEnable                                                         ADCSequenceEnable
N#endif
N#ifdef ROM_ADCSequenceDisable
N#define MAP_ADCSequenceDisable                                                \
N        ROM_ADCSequenceDisable
X#define MAP_ADCSequenceDisable                                                        ROM_ADCSequenceDisable
N#else
S#define MAP_ADCSequenceDisable                                                \
S        ADCSequenceDisable
X#define MAP_ADCSequenceDisable                                                        ADCSequenceDisable
N#endif
N#ifdef ROM_ADCSequenceConfigure
N#define MAP_ADCSequenceConfigure                                              \
N        ROM_ADCSequenceConfigure
X#define MAP_ADCSequenceConfigure                                                      ROM_ADCSequenceConfigure
N#else
S#define MAP_ADCSequenceConfigure                                              \
S        ADCSequenceConfigure
X#define MAP_ADCSequenceConfigure                                                      ADCSequenceConfigure
N#endif
N#ifdef ROM_ADCSequenceStepConfigure
N#define MAP_ADCSequenceStepConfigure                                          \
N        ROM_ADCSequenceStepConfigure
X#define MAP_ADCSequenceStepConfigure                                                  ROM_ADCSequenceStepConfigure
N#else
S#define MAP_ADCSequenceStepConfigure                                          \
S        ADCSequenceStepConfigure
X#define MAP_ADCSequenceStepConfigure                                                  ADCSequenceStepConfigure
N#endif
N#ifdef ROM_ADCSequenceOverflow
N#define MAP_ADCSequenceOverflow                                               \
N        ROM_ADCSequenceOverflow
X#define MAP_ADCSequenceOverflow                                                       ROM_ADCSequenceOverflow
N#else
S#define MAP_ADCSequenceOverflow                                               \
S        ADCSequenceOverflow
X#define MAP_ADCSequenceOverflow                                                       ADCSequenceOverflow
N#endif
N#ifdef ROM_ADCSequenceOverflowClear
N#define MAP_ADCSequenceOverflowClear                                          \
N        ROM_ADCSequenceOverflowClear
X#define MAP_ADCSequenceOverflowClear                                                  ROM_ADCSequenceOverflowClear
N#else
S#define MAP_ADCSequenceOverflowClear                                          \
S        ADCSequenceOverflowClear
X#define MAP_ADCSequenceOverflowClear                                                  ADCSequenceOverflowClear
N#endif
N#ifdef ROM_ADCSequenceUnderflow
N#define MAP_ADCSequenceUnderflow                                              \
N        ROM_ADCSequenceUnderflow
X#define MAP_ADCSequenceUnderflow                                                      ROM_ADCSequenceUnderflow
N#else
S#define MAP_ADCSequenceUnderflow                                              \
S        ADCSequenceUnderflow
X#define MAP_ADCSequenceUnderflow                                                      ADCSequenceUnderflow
N#endif
N#ifdef ROM_ADCSequenceUnderflowClear
N#define MAP_ADCSequenceUnderflowClear                                         \
N        ROM_ADCSequenceUnderflowClear
X#define MAP_ADCSequenceUnderflowClear                                                 ROM_ADCSequenceUnderflowClear
N#else
S#define MAP_ADCSequenceUnderflowClear                                         \
S        ADCSequenceUnderflowClear
X#define MAP_ADCSequenceUnderflowClear                                                 ADCSequenceUnderflowClear
N#endif
N#ifdef ROM_ADCProcessorTrigger
N#define MAP_ADCProcessorTrigger                                               \
N        ROM_ADCProcessorTrigger
X#define MAP_ADCProcessorTrigger                                                       ROM_ADCProcessorTrigger
N#else
S#define MAP_ADCProcessorTrigger                                               \
S        ADCProcessorTrigger
X#define MAP_ADCProcessorTrigger                                                       ADCProcessorTrigger
N#endif
N#ifdef ROM_ADCHardwareOversampleConfigure
N#define MAP_ADCHardwareOversampleConfigure                                    \
N        ROM_ADCHardwareOversampleConfigure
X#define MAP_ADCHardwareOversampleConfigure                                            ROM_ADCHardwareOversampleConfigure
N#else
S#define MAP_ADCHardwareOversampleConfigure                                    \
S        ADCHardwareOversampleConfigure
X#define MAP_ADCHardwareOversampleConfigure                                            ADCHardwareOversampleConfigure
N#endif
N#ifdef ROM_ADCComparatorConfigure
N#define MAP_ADCComparatorConfigure                                            \
N        ROM_ADCComparatorConfigure
X#define MAP_ADCComparatorConfigure                                                    ROM_ADCComparatorConfigure
N#else
S#define MAP_ADCComparatorConfigure                                            \
S        ADCComparatorConfigure
X#define MAP_ADCComparatorConfigure                                                    ADCComparatorConfigure
N#endif
N#ifdef ROM_ADCComparatorRegionSet
N#define MAP_ADCComparatorRegionSet                                            \
N        ROM_ADCComparatorRegionSet
X#define MAP_ADCComparatorRegionSet                                                    ROM_ADCComparatorRegionSet
N#else
S#define MAP_ADCComparatorRegionSet                                            \
S        ADCComparatorRegionSet
X#define MAP_ADCComparatorRegionSet                                                    ADCComparatorRegionSet
N#endif
N#ifdef ROM_ADCComparatorReset
N#define MAP_ADCComparatorReset                                                \
N        ROM_ADCComparatorReset
X#define MAP_ADCComparatorReset                                                        ROM_ADCComparatorReset
N#else
S#define MAP_ADCComparatorReset                                                \
S        ADCComparatorReset
X#define MAP_ADCComparatorReset                                                        ADCComparatorReset
N#endif
N#ifdef ROM_ADCComparatorIntDisable
N#define MAP_ADCComparatorIntDisable                                           \
N        ROM_ADCComparatorIntDisable
X#define MAP_ADCComparatorIntDisable                                                   ROM_ADCComparatorIntDisable
N#else
S#define MAP_ADCComparatorIntDisable                                           \
S        ADCComparatorIntDisable
X#define MAP_ADCComparatorIntDisable                                                   ADCComparatorIntDisable
N#endif
N#ifdef ROM_ADCComparatorIntEnable
N#define MAP_ADCComparatorIntEnable                                            \
N        ROM_ADCComparatorIntEnable
X#define MAP_ADCComparatorIntEnable                                                    ROM_ADCComparatorIntEnable
N#else
S#define MAP_ADCComparatorIntEnable                                            \
S        ADCComparatorIntEnable
X#define MAP_ADCComparatorIntEnable                                                    ADCComparatorIntEnable
N#endif
N#ifdef ROM_ADCComparatorIntStatus
N#define MAP_ADCComparatorIntStatus                                            \
N        ROM_ADCComparatorIntStatus
X#define MAP_ADCComparatorIntStatus                                                    ROM_ADCComparatorIntStatus
N#else
S#define MAP_ADCComparatorIntStatus                                            \
S        ADCComparatorIntStatus
X#define MAP_ADCComparatorIntStatus                                                    ADCComparatorIntStatus
N#endif
N#ifdef ROM_ADCComparatorIntClear
N#define MAP_ADCComparatorIntClear                                             \
N        ROM_ADCComparatorIntClear
X#define MAP_ADCComparatorIntClear                                                     ROM_ADCComparatorIntClear
N#else
S#define MAP_ADCComparatorIntClear                                             \
S        ADCComparatorIntClear
X#define MAP_ADCComparatorIntClear                                                     ADCComparatorIntClear
N#endif
N#ifdef ROM_ADCReferenceSet
N#define MAP_ADCReferenceSet                                                   \
N        ROM_ADCReferenceSet
X#define MAP_ADCReferenceSet                                                           ROM_ADCReferenceSet
N#else
S#define MAP_ADCReferenceSet                                                   \
S        ADCReferenceSet
X#define MAP_ADCReferenceSet                                                           ADCReferenceSet
N#endif
N#ifdef ROM_ADCReferenceGet
N#define MAP_ADCReferenceGet                                                   \
N        ROM_ADCReferenceGet
X#define MAP_ADCReferenceGet                                                           ROM_ADCReferenceGet
N#else
S#define MAP_ADCReferenceGet                                                   \
S        ADCReferenceGet
X#define MAP_ADCReferenceGet                                                           ADCReferenceGet
N#endif
N#ifdef ROM_ADCPhaseDelaySet
N#define MAP_ADCPhaseDelaySet                                                  \
N        ROM_ADCPhaseDelaySet
X#define MAP_ADCPhaseDelaySet                                                          ROM_ADCPhaseDelaySet
N#else
S#define MAP_ADCPhaseDelaySet                                                  \
S        ADCPhaseDelaySet
X#define MAP_ADCPhaseDelaySet                                                          ADCPhaseDelaySet
N#endif
N#ifdef ROM_ADCPhaseDelayGet
N#define MAP_ADCPhaseDelayGet                                                  \
N        ROM_ADCPhaseDelayGet
X#define MAP_ADCPhaseDelayGet                                                          ROM_ADCPhaseDelayGet
N#else
S#define MAP_ADCPhaseDelayGet                                                  \
S        ADCPhaseDelayGet
X#define MAP_ADCPhaseDelayGet                                                          ADCPhaseDelayGet
N#endif
N#ifdef ROM_ADCIntClearEx
S#define MAP_ADCIntClearEx                                                     \
S        ROM_ADCIntClearEx
X#define MAP_ADCIntClearEx                                                             ROM_ADCIntClearEx
N#else
N#define MAP_ADCIntClearEx                                                     \
N        ADCIntClearEx
X#define MAP_ADCIntClearEx                                                             ADCIntClearEx
N#endif
N#ifdef ROM_ADCIntDisableEx
S#define MAP_ADCIntDisableEx                                                   \
S        ROM_ADCIntDisableEx
X#define MAP_ADCIntDisableEx                                                           ROM_ADCIntDisableEx
N#else
N#define MAP_ADCIntDisableEx                                                   \
N        ADCIntDisableEx
X#define MAP_ADCIntDisableEx                                                           ADCIntDisableEx
N#endif
N#ifdef ROM_ADCIntEnableEx
S#define MAP_ADCIntEnableEx                                                    \
S        ROM_ADCIntEnableEx
X#define MAP_ADCIntEnableEx                                                            ROM_ADCIntEnableEx
N#else
N#define MAP_ADCIntEnableEx                                                    \
N        ADCIntEnableEx
X#define MAP_ADCIntEnableEx                                                            ADCIntEnableEx
N#endif
N#ifdef ROM_ADCIntStatusEx
S#define MAP_ADCIntStatusEx                                                    \
S        ROM_ADCIntStatusEx
X#define MAP_ADCIntStatusEx                                                            ROM_ADCIntStatusEx
N#else
N#define MAP_ADCIntStatusEx                                                    \
N        ADCIntStatusEx
X#define MAP_ADCIntStatusEx                                                            ADCIntStatusEx
N#endif
N#ifdef ROM_ADCSequenceDMAEnable
S#define MAP_ADCSequenceDMAEnable                                              \
S        ROM_ADCSequenceDMAEnable
X#define MAP_ADCSequenceDMAEnable                                                      ROM_ADCSequenceDMAEnable
N#else
N#define MAP_ADCSequenceDMAEnable                                              \
N        ADCSequenceDMAEnable
X#define MAP_ADCSequenceDMAEnable                                                      ADCSequenceDMAEnable
N#endif
N#ifdef ROM_ADCSequenceDMADisable
S#define MAP_ADCSequenceDMADisable                                             \
S        ROM_ADCSequenceDMADisable
X#define MAP_ADCSequenceDMADisable                                                     ROM_ADCSequenceDMADisable
N#else
N#define MAP_ADCSequenceDMADisable                                             \
N        ADCSequenceDMADisable
X#define MAP_ADCSequenceDMADisable                                                     ADCSequenceDMADisable
N#endif
N#ifdef ROM_ADCBusy
S#define MAP_ADCBusy                                                           \
S        ROM_ADCBusy
X#define MAP_ADCBusy                                                                   ROM_ADCBusy
N#else
N#define MAP_ADCBusy                                                           \
N        ADCBusy
X#define MAP_ADCBusy                                                                   ADCBusy
N#endif
N
N//*****************************************************************************
N//
N// Macros for the AES API.
N//
N//*****************************************************************************
N#ifdef ROM_AESIntStatus
S#define MAP_AESIntStatus                                                      \
S        ROM_AESIntStatus
X#define MAP_AESIntStatus                                                              ROM_AESIntStatus
N#else
N#define MAP_AESIntStatus                                                      \
N        AESIntStatus
X#define MAP_AESIntStatus                                                              AESIntStatus
N#endif
N#ifdef ROM_AESAuthLengthSet
S#define MAP_AESAuthLengthSet                                                  \
S        ROM_AESAuthLengthSet
X#define MAP_AESAuthLengthSet                                                          ROM_AESAuthLengthSet
N#else
N#define MAP_AESAuthLengthSet                                                  \
N        AESAuthLengthSet
X#define MAP_AESAuthLengthSet                                                          AESAuthLengthSet
N#endif
N#ifdef ROM_AESConfigSet
S#define MAP_AESConfigSet                                                      \
S        ROM_AESConfigSet
X#define MAP_AESConfigSet                                                              ROM_AESConfigSet
N#else
N#define MAP_AESConfigSet                                                      \
N        AESConfigSet
X#define MAP_AESConfigSet                                                              AESConfigSet
N#endif
N#ifdef ROM_AESDataAuth
S#define MAP_AESDataAuth                                                       \
S        ROM_AESDataAuth
X#define MAP_AESDataAuth                                                               ROM_AESDataAuth
N#else
N#define MAP_AESDataAuth                                                       \
N        AESDataAuth
X#define MAP_AESDataAuth                                                               AESDataAuth
N#endif
N#ifdef ROM_AESDataProcess
S#define MAP_AESDataProcess                                                    \
S        ROM_AESDataProcess
X#define MAP_AESDataProcess                                                            ROM_AESDataProcess
N#else
N#define MAP_AESDataProcess                                                    \
N        AESDataProcess
X#define MAP_AESDataProcess                                                            AESDataProcess
N#endif
N#ifdef ROM_AESDataProcessAuth
S#define MAP_AESDataProcessAuth                                                \
S        ROM_AESDataProcessAuth
X#define MAP_AESDataProcessAuth                                                        ROM_AESDataProcessAuth
N#else
N#define MAP_AESDataProcessAuth                                                \
N        AESDataProcessAuth
X#define MAP_AESDataProcessAuth                                                        AESDataProcessAuth
N#endif
N#ifdef ROM_AESDataRead
S#define MAP_AESDataRead                                                       \
S        ROM_AESDataRead
X#define MAP_AESDataRead                                                               ROM_AESDataRead
N#else
N#define MAP_AESDataRead                                                       \
N        AESDataRead
X#define MAP_AESDataRead                                                               AESDataRead
N#endif
N#ifdef ROM_AESDataReadNonBlocking
S#define MAP_AESDataReadNonBlocking                                            \
S        ROM_AESDataReadNonBlocking
X#define MAP_AESDataReadNonBlocking                                                    ROM_AESDataReadNonBlocking
N#else
N#define MAP_AESDataReadNonBlocking                                            \
N        AESDataReadNonBlocking
X#define MAP_AESDataReadNonBlocking                                                    AESDataReadNonBlocking
N#endif
N#ifdef ROM_AESDataWrite
S#define MAP_AESDataWrite                                                      \
S        ROM_AESDataWrite
X#define MAP_AESDataWrite                                                              ROM_AESDataWrite
N#else
N#define MAP_AESDataWrite                                                      \
N        AESDataWrite
X#define MAP_AESDataWrite                                                              AESDataWrite
N#endif
N#ifdef ROM_AESDataWriteNonBlocking
S#define MAP_AESDataWriteNonBlocking                                           \
S        ROM_AESDataWriteNonBlocking
X#define MAP_AESDataWriteNonBlocking                                                   ROM_AESDataWriteNonBlocking
N#else
N#define MAP_AESDataWriteNonBlocking                                           \
N        AESDataWriteNonBlocking
X#define MAP_AESDataWriteNonBlocking                                                   AESDataWriteNonBlocking
N#endif
N#ifdef ROM_AESDMADisable
S#define MAP_AESDMADisable                                                     \
S        ROM_AESDMADisable
X#define MAP_AESDMADisable                                                             ROM_AESDMADisable
N#else
N#define MAP_AESDMADisable                                                     \
N        AESDMADisable
X#define MAP_AESDMADisable                                                             AESDMADisable
N#endif
N#ifdef ROM_AESDMAEnable
S#define MAP_AESDMAEnable                                                      \
S        ROM_AESDMAEnable
X#define MAP_AESDMAEnable                                                              ROM_AESDMAEnable
N#else
N#define MAP_AESDMAEnable                                                      \
N        AESDMAEnable
X#define MAP_AESDMAEnable                                                              AESDMAEnable
N#endif
N#ifdef ROM_AESIntClear
S#define MAP_AESIntClear                                                       \
S        ROM_AESIntClear
X#define MAP_AESIntClear                                                               ROM_AESIntClear
N#else
N#define MAP_AESIntClear                                                       \
N        AESIntClear
X#define MAP_AESIntClear                                                               AESIntClear
N#endif
N#ifdef ROM_AESIntDisable
S#define MAP_AESIntDisable                                                     \
S        ROM_AESIntDisable
X#define MAP_AESIntDisable                                                             ROM_AESIntDisable
N#else
N#define MAP_AESIntDisable                                                     \
N        AESIntDisable
X#define MAP_AESIntDisable                                                             AESIntDisable
N#endif
N#ifdef ROM_AESIntEnable
S#define MAP_AESIntEnable                                                      \
S        ROM_AESIntEnable
X#define MAP_AESIntEnable                                                              ROM_AESIntEnable
N#else
N#define MAP_AESIntEnable                                                      \
N        AESIntEnable
X#define MAP_AESIntEnable                                                              AESIntEnable
N#endif
N#ifdef ROM_AESIVSet
S#define MAP_AESIVSet                                                          \
S        ROM_AESIVSet
X#define MAP_AESIVSet                                                                  ROM_AESIVSet
N#else
N#define MAP_AESIVSet                                                          \
N        AESIVSet
X#define MAP_AESIVSet                                                                  AESIVSet
N#endif
N#ifdef ROM_AESKey1Set
S#define MAP_AESKey1Set                                                        \
S        ROM_AESKey1Set
X#define MAP_AESKey1Set                                                                ROM_AESKey1Set
N#else
N#define MAP_AESKey1Set                                                        \
N        AESKey1Set
X#define MAP_AESKey1Set                                                                AESKey1Set
N#endif
N#ifdef ROM_AESKey2Set
S#define MAP_AESKey2Set                                                        \
S        ROM_AESKey2Set
X#define MAP_AESKey2Set                                                                ROM_AESKey2Set
N#else
N#define MAP_AESKey2Set                                                        \
N        AESKey2Set
X#define MAP_AESKey2Set                                                                AESKey2Set
N#endif
N#ifdef ROM_AESKey3Set
S#define MAP_AESKey3Set                                                        \
S        ROM_AESKey3Set
X#define MAP_AESKey3Set                                                                ROM_AESKey3Set
N#else
N#define MAP_AESKey3Set                                                        \
N        AESKey3Set
X#define MAP_AESKey3Set                                                                AESKey3Set
N#endif
N#ifdef ROM_AESLengthSet
S#define MAP_AESLengthSet                                                      \
S        ROM_AESLengthSet
X#define MAP_AESLengthSet                                                              ROM_AESLengthSet
N#else
N#define MAP_AESLengthSet                                                      \
N        AESLengthSet
X#define MAP_AESLengthSet                                                              AESLengthSet
N#endif
N#ifdef ROM_AESReset
S#define MAP_AESReset                                                          \
S        ROM_AESReset
X#define MAP_AESReset                                                                  ROM_AESReset
N#else
N#define MAP_AESReset                                                          \
N        AESReset
X#define MAP_AESReset                                                                  AESReset
N#endif
N#ifdef ROM_AESTagRead
S#define MAP_AESTagRead                                                        \
S        ROM_AESTagRead
X#define MAP_AESTagRead                                                                ROM_AESTagRead
N#else
N#define MAP_AESTagRead                                                        \
N        AESTagRead
X#define MAP_AESTagRead                                                                AESTagRead
N#endif
N#ifdef ROM_AESIVRead
S#define MAP_AESIVRead                                                         \
S        ROM_AESIVRead
X#define MAP_AESIVRead                                                                 ROM_AESIVRead
N#else
N#define MAP_AESIVRead                                                         \
N        AESIVRead
X#define MAP_AESIVRead                                                                 AESIVRead
N#endif
N
N//*****************************************************************************
N//
N// Macros for the CAN API.
N//
N//*****************************************************************************
N#ifdef ROM_CANIntClear
N#define MAP_CANIntClear                                                       \
N        ROM_CANIntClear
X#define MAP_CANIntClear                                                               ROM_CANIntClear
N#else
S#define MAP_CANIntClear                                                       \
S        CANIntClear
X#define MAP_CANIntClear                                                               CANIntClear
N#endif
N#ifdef ROM_CANInit
N#define MAP_CANInit                                                           \
N        ROM_CANInit
X#define MAP_CANInit                                                                   ROM_CANInit
N#else
S#define MAP_CANInit                                                           \
S        CANInit
X#define MAP_CANInit                                                                   CANInit
N#endif
N#ifdef ROM_CANEnable
N#define MAP_CANEnable                                                         \
N        ROM_CANEnable
X#define MAP_CANEnable                                                                 ROM_CANEnable
N#else
S#define MAP_CANEnable                                                         \
S        CANEnable
X#define MAP_CANEnable                                                                 CANEnable
N#endif
N#ifdef ROM_CANDisable
N#define MAP_CANDisable                                                        \
N        ROM_CANDisable
X#define MAP_CANDisable                                                                ROM_CANDisable
N#else
S#define MAP_CANDisable                                                        \
S        CANDisable
X#define MAP_CANDisable                                                                CANDisable
N#endif
N#ifdef ROM_CANBitTimingSet
N#define MAP_CANBitTimingSet                                                   \
N        ROM_CANBitTimingSet
X#define MAP_CANBitTimingSet                                                           ROM_CANBitTimingSet
N#else
S#define MAP_CANBitTimingSet                                                   \
S        CANBitTimingSet
X#define MAP_CANBitTimingSet                                                           CANBitTimingSet
N#endif
N#ifdef ROM_CANBitTimingGet
N#define MAP_CANBitTimingGet                                                   \
N        ROM_CANBitTimingGet
X#define MAP_CANBitTimingGet                                                           ROM_CANBitTimingGet
N#else
S#define MAP_CANBitTimingGet                                                   \
S        CANBitTimingGet
X#define MAP_CANBitTimingGet                                                           CANBitTimingGet
N#endif
N#ifdef ROM_CANMessageSet
N#define MAP_CANMessageSet                                                     \
N        ROM_CANMessageSet
X#define MAP_CANMessageSet                                                             ROM_CANMessageSet
N#else
S#define MAP_CANMessageSet                                                     \
S        CANMessageSet
X#define MAP_CANMessageSet                                                             CANMessageSet
N#endif
N#ifdef ROM_CANMessageGet
N#define MAP_CANMessageGet                                                     \
N        ROM_CANMessageGet
X#define MAP_CANMessageGet                                                             ROM_CANMessageGet
N#else
S#define MAP_CANMessageGet                                                     \
S        CANMessageGet
X#define MAP_CANMessageGet                                                             CANMessageGet
N#endif
N#ifdef ROM_CANStatusGet
N#define MAP_CANStatusGet                                                      \
N        ROM_CANStatusGet
X#define MAP_CANStatusGet                                                              ROM_CANStatusGet
N#else
S#define MAP_CANStatusGet                                                      \
S        CANStatusGet
X#define MAP_CANStatusGet                                                              CANStatusGet
N#endif
N#ifdef ROM_CANMessageClear
N#define MAP_CANMessageClear                                                   \
N        ROM_CANMessageClear
X#define MAP_CANMessageClear                                                           ROM_CANMessageClear
N#else
S#define MAP_CANMessageClear                                                   \
S        CANMessageClear
X#define MAP_CANMessageClear                                                           CANMessageClear
N#endif
N#ifdef ROM_CANIntEnable
N#define MAP_CANIntEnable                                                      \
N        ROM_CANIntEnable
X#define MAP_CANIntEnable                                                              ROM_CANIntEnable
N#else
S#define MAP_CANIntEnable                                                      \
S        CANIntEnable
X#define MAP_CANIntEnable                                                              CANIntEnable
N#endif
N#ifdef ROM_CANIntDisable
N#define MAP_CANIntDisable                                                     \
N        ROM_CANIntDisable
X#define MAP_CANIntDisable                                                             ROM_CANIntDisable
N#else
S#define MAP_CANIntDisable                                                     \
S        CANIntDisable
X#define MAP_CANIntDisable                                                             CANIntDisable
N#endif
N#ifdef ROM_CANIntStatus
N#define MAP_CANIntStatus                                                      \
N        ROM_CANIntStatus
X#define MAP_CANIntStatus                                                              ROM_CANIntStatus
N#else
S#define MAP_CANIntStatus                                                      \
S        CANIntStatus
X#define MAP_CANIntStatus                                                              CANIntStatus
N#endif
N#ifdef ROM_CANRetryGet
N#define MAP_CANRetryGet                                                       \
N        ROM_CANRetryGet
X#define MAP_CANRetryGet                                                               ROM_CANRetryGet
N#else
S#define MAP_CANRetryGet                                                       \
S        CANRetryGet
X#define MAP_CANRetryGet                                                               CANRetryGet
N#endif
N#ifdef ROM_CANRetrySet
N#define MAP_CANRetrySet                                                       \
N        ROM_CANRetrySet
X#define MAP_CANRetrySet                                                               ROM_CANRetrySet
N#else
S#define MAP_CANRetrySet                                                       \
S        CANRetrySet
X#define MAP_CANRetrySet                                                               CANRetrySet
N#endif
N#ifdef ROM_CANErrCntrGet
N#define MAP_CANErrCntrGet                                                     \
N        ROM_CANErrCntrGet
X#define MAP_CANErrCntrGet                                                             ROM_CANErrCntrGet
N#else
S#define MAP_CANErrCntrGet                                                     \
S        CANErrCntrGet
X#define MAP_CANErrCntrGet                                                             CANErrCntrGet
N#endif
N#ifdef ROM_CANBitRateSet
N#define MAP_CANBitRateSet                                                     \
N        ROM_CANBitRateSet
X#define MAP_CANBitRateSet                                                             ROM_CANBitRateSet
N#else
S#define MAP_CANBitRateSet                                                     \
S        CANBitRateSet
X#define MAP_CANBitRateSet                                                             CANBitRateSet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the Comparator API.
N//
N//*****************************************************************************
N#ifdef ROM_ComparatorIntClear
N#define MAP_ComparatorIntClear                                                \
N        ROM_ComparatorIntClear
X#define MAP_ComparatorIntClear                                                        ROM_ComparatorIntClear
N#else
S#define MAP_ComparatorIntClear                                                \
S        ComparatorIntClear
X#define MAP_ComparatorIntClear                                                        ComparatorIntClear
N#endif
N#ifdef ROM_ComparatorConfigure
N#define MAP_ComparatorConfigure                                               \
N        ROM_ComparatorConfigure
X#define MAP_ComparatorConfigure                                                       ROM_ComparatorConfigure
N#else
S#define MAP_ComparatorConfigure                                               \
S        ComparatorConfigure
X#define MAP_ComparatorConfigure                                                       ComparatorConfigure
N#endif
N#ifdef ROM_ComparatorRefSet
N#define MAP_ComparatorRefSet                                                  \
N        ROM_ComparatorRefSet
X#define MAP_ComparatorRefSet                                                          ROM_ComparatorRefSet
N#else
S#define MAP_ComparatorRefSet                                                  \
S        ComparatorRefSet
X#define MAP_ComparatorRefSet                                                          ComparatorRefSet
N#endif
N#ifdef ROM_ComparatorValueGet
N#define MAP_ComparatorValueGet                                                \
N        ROM_ComparatorValueGet
X#define MAP_ComparatorValueGet                                                        ROM_ComparatorValueGet
N#else
S#define MAP_ComparatorValueGet                                                \
S        ComparatorValueGet
X#define MAP_ComparatorValueGet                                                        ComparatorValueGet
N#endif
N#ifdef ROM_ComparatorIntEnable
N#define MAP_ComparatorIntEnable                                               \
N        ROM_ComparatorIntEnable
X#define MAP_ComparatorIntEnable                                                       ROM_ComparatorIntEnable
N#else
S#define MAP_ComparatorIntEnable                                               \
S        ComparatorIntEnable
X#define MAP_ComparatorIntEnable                                                       ComparatorIntEnable
N#endif
N#ifdef ROM_ComparatorIntDisable
N#define MAP_ComparatorIntDisable                                              \
N        ROM_ComparatorIntDisable
X#define MAP_ComparatorIntDisable                                                      ROM_ComparatorIntDisable
N#else
S#define MAP_ComparatorIntDisable                                              \
S        ComparatorIntDisable
X#define MAP_ComparatorIntDisable                                                      ComparatorIntDisable
N#endif
N#ifdef ROM_ComparatorIntStatus
N#define MAP_ComparatorIntStatus                                               \
N        ROM_ComparatorIntStatus
X#define MAP_ComparatorIntStatus                                                       ROM_ComparatorIntStatus
N#else
S#define MAP_ComparatorIntStatus                                               \
S        ComparatorIntStatus
X#define MAP_ComparatorIntStatus                                                       ComparatorIntStatus
N#endif
N
N//*****************************************************************************
N//
N// Macros for the CRC API.
N//
N//*****************************************************************************
N#ifdef ROM_CRCConfigSet
S#define MAP_CRCConfigSet                                                      \
S        ROM_CRCConfigSet
X#define MAP_CRCConfigSet                                                              ROM_CRCConfigSet
N#else
N#define MAP_CRCConfigSet                                                      \
N        CRCConfigSet
X#define MAP_CRCConfigSet                                                              CRCConfigSet
N#endif
N#ifdef ROM_CRCDataProcess
S#define MAP_CRCDataProcess                                                    \
S        ROM_CRCDataProcess
X#define MAP_CRCDataProcess                                                            ROM_CRCDataProcess
N#else
N#define MAP_CRCDataProcess                                                    \
N        CRCDataProcess
X#define MAP_CRCDataProcess                                                            CRCDataProcess
N#endif
N#ifdef ROM_CRCDataWrite
S#define MAP_CRCDataWrite                                                      \
S        ROM_CRCDataWrite
X#define MAP_CRCDataWrite                                                              ROM_CRCDataWrite
N#else
N#define MAP_CRCDataWrite                                                      \
N        CRCDataWrite
X#define MAP_CRCDataWrite                                                              CRCDataWrite
N#endif
N#ifdef ROM_CRCResultRead
S#define MAP_CRCResultRead                                                     \
S        ROM_CRCResultRead
X#define MAP_CRCResultRead                                                             ROM_CRCResultRead
N#else
N#define MAP_CRCResultRead                                                     \
N        CRCResultRead
X#define MAP_CRCResultRead                                                             CRCResultRead
N#endif
N#ifdef ROM_CRCSeedSet
S#define MAP_CRCSeedSet                                                        \
S        ROM_CRCSeedSet
X#define MAP_CRCSeedSet                                                                ROM_CRCSeedSet
N#else
N#define MAP_CRCSeedSet                                                        \
N        CRCSeedSet
X#define MAP_CRCSeedSet                                                                CRCSeedSet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the DES API.
N//
N//*****************************************************************************
N#ifdef ROM_DESIntStatus
S#define MAP_DESIntStatus                                                      \
S        ROM_DESIntStatus
X#define MAP_DESIntStatus                                                              ROM_DESIntStatus
N#else
N#define MAP_DESIntStatus                                                      \
N        DESIntStatus
X#define MAP_DESIntStatus                                                              DESIntStatus
N#endif
N#ifdef ROM_DESConfigSet
S#define MAP_DESConfigSet                                                      \
S        ROM_DESConfigSet
X#define MAP_DESConfigSet                                                              ROM_DESConfigSet
N#else
N#define MAP_DESConfigSet                                                      \
N        DESConfigSet
X#define MAP_DESConfigSet                                                              DESConfigSet
N#endif
N#ifdef ROM_DESDataRead
S#define MAP_DESDataRead                                                       \
S        ROM_DESDataRead
X#define MAP_DESDataRead                                                               ROM_DESDataRead
N#else
N#define MAP_DESDataRead                                                       \
N        DESDataRead
X#define MAP_DESDataRead                                                               DESDataRead
N#endif
N#ifdef ROM_DESDataReadNonBlocking
S#define MAP_DESDataReadNonBlocking                                            \
S        ROM_DESDataReadNonBlocking
X#define MAP_DESDataReadNonBlocking                                                    ROM_DESDataReadNonBlocking
N#else
N#define MAP_DESDataReadNonBlocking                                            \
N        DESDataReadNonBlocking
X#define MAP_DESDataReadNonBlocking                                                    DESDataReadNonBlocking
N#endif
N#ifdef ROM_DESDataProcess
S#define MAP_DESDataProcess                                                    \
S        ROM_DESDataProcess
X#define MAP_DESDataProcess                                                            ROM_DESDataProcess
N#else
N#define MAP_DESDataProcess                                                    \
N        DESDataProcess
X#define MAP_DESDataProcess                                                            DESDataProcess
N#endif
N#ifdef ROM_DESDataWrite
S#define MAP_DESDataWrite                                                      \
S        ROM_DESDataWrite
X#define MAP_DESDataWrite                                                              ROM_DESDataWrite
N#else
N#define MAP_DESDataWrite                                                      \
N        DESDataWrite
X#define MAP_DESDataWrite                                                              DESDataWrite
N#endif
N#ifdef ROM_DESDataWriteNonBlocking
S#define MAP_DESDataWriteNonBlocking                                           \
S        ROM_DESDataWriteNonBlocking
X#define MAP_DESDataWriteNonBlocking                                                   ROM_DESDataWriteNonBlocking
N#else
N#define MAP_DESDataWriteNonBlocking                                           \
N        DESDataWriteNonBlocking
X#define MAP_DESDataWriteNonBlocking                                                   DESDataWriteNonBlocking
N#endif
N#ifdef ROM_DESDMADisable
S#define MAP_DESDMADisable                                                     \
S        ROM_DESDMADisable
X#define MAP_DESDMADisable                                                             ROM_DESDMADisable
N#else
N#define MAP_DESDMADisable                                                     \
N        DESDMADisable
X#define MAP_DESDMADisable                                                             DESDMADisable
N#endif
N#ifdef ROM_DESDMAEnable
S#define MAP_DESDMAEnable                                                      \
S        ROM_DESDMAEnable
X#define MAP_DESDMAEnable                                                              ROM_DESDMAEnable
N#else
N#define MAP_DESDMAEnable                                                      \
N        DESDMAEnable
X#define MAP_DESDMAEnable                                                              DESDMAEnable
N#endif
N#ifdef ROM_DESIntClear
S#define MAP_DESIntClear                                                       \
S        ROM_DESIntClear
X#define MAP_DESIntClear                                                               ROM_DESIntClear
N#else
N#define MAP_DESIntClear                                                       \
N        DESIntClear
X#define MAP_DESIntClear                                                               DESIntClear
N#endif
N#ifdef ROM_DESIntDisable
S#define MAP_DESIntDisable                                                     \
S        ROM_DESIntDisable
X#define MAP_DESIntDisable                                                             ROM_DESIntDisable
N#else
N#define MAP_DESIntDisable                                                     \
N        DESIntDisable
X#define MAP_DESIntDisable                                                             DESIntDisable
N#endif
N#ifdef ROM_DESIntEnable
S#define MAP_DESIntEnable                                                      \
S        ROM_DESIntEnable
X#define MAP_DESIntEnable                                                              ROM_DESIntEnable
N#else
N#define MAP_DESIntEnable                                                      \
N        DESIntEnable
X#define MAP_DESIntEnable                                                              DESIntEnable
N#endif
N#ifdef ROM_DESIVSet
S#define MAP_DESIVSet                                                          \
S        ROM_DESIVSet
X#define MAP_DESIVSet                                                                  ROM_DESIVSet
N#else
N#define MAP_DESIVSet                                                          \
N        DESIVSet
X#define MAP_DESIVSet                                                                  DESIVSet
N#endif
N#ifdef ROM_DESKeySet
S#define MAP_DESKeySet                                                         \
S        ROM_DESKeySet
X#define MAP_DESKeySet                                                                 ROM_DESKeySet
N#else
N#define MAP_DESKeySet                                                         \
N        DESKeySet
X#define MAP_DESKeySet                                                                 DESKeySet
N#endif
N#ifdef ROM_DESLengthSet
S#define MAP_DESLengthSet                                                      \
S        ROM_DESLengthSet
X#define MAP_DESLengthSet                                                              ROM_DESLengthSet
N#else
N#define MAP_DESLengthSet                                                      \
N        DESLengthSet
X#define MAP_DESLengthSet                                                              DESLengthSet
N#endif
N#ifdef ROM_DESReset
S#define MAP_DESReset                                                          \
S        ROM_DESReset
X#define MAP_DESReset                                                                  ROM_DESReset
N#else
N#define MAP_DESReset                                                          \
N        DESReset
X#define MAP_DESReset                                                                  DESReset
N#endif
N
N//*****************************************************************************
N//
N// Macros for the EEPROM API.
N//
N//*****************************************************************************
N#ifdef ROM_EEPROMRead
N#define MAP_EEPROMRead                                                        \
N        ROM_EEPROMRead
X#define MAP_EEPROMRead                                                                ROM_EEPROMRead
N#else
S#define MAP_EEPROMRead                                                        \
S        EEPROMRead
X#define MAP_EEPROMRead                                                                EEPROMRead
N#endif
N#ifdef ROM_EEPROMBlockCountGet
N#define MAP_EEPROMBlockCountGet                                               \
N        ROM_EEPROMBlockCountGet
X#define MAP_EEPROMBlockCountGet                                                       ROM_EEPROMBlockCountGet
N#else
S#define MAP_EEPROMBlockCountGet                                               \
S        EEPROMBlockCountGet
X#define MAP_EEPROMBlockCountGet                                                       EEPROMBlockCountGet
N#endif
N#ifdef ROM_EEPROMBlockHide
N#define MAP_EEPROMBlockHide                                                   \
N        ROM_EEPROMBlockHide
X#define MAP_EEPROMBlockHide                                                           ROM_EEPROMBlockHide
N#else
S#define MAP_EEPROMBlockHide                                                   \
S        EEPROMBlockHide
X#define MAP_EEPROMBlockHide                                                           EEPROMBlockHide
N#endif
N#ifdef ROM_EEPROMBlockLock
N#define MAP_EEPROMBlockLock                                                   \
N        ROM_EEPROMBlockLock
X#define MAP_EEPROMBlockLock                                                           ROM_EEPROMBlockLock
N#else
S#define MAP_EEPROMBlockLock                                                   \
S        EEPROMBlockLock
X#define MAP_EEPROMBlockLock                                                           EEPROMBlockLock
N#endif
N#ifdef ROM_EEPROMBlockPasswordSet
N#define MAP_EEPROMBlockPasswordSet                                            \
N        ROM_EEPROMBlockPasswordSet
X#define MAP_EEPROMBlockPasswordSet                                                    ROM_EEPROMBlockPasswordSet
N#else
S#define MAP_EEPROMBlockPasswordSet                                            \
S        EEPROMBlockPasswordSet
X#define MAP_EEPROMBlockPasswordSet                                                    EEPROMBlockPasswordSet
N#endif
N#ifdef ROM_EEPROMBlockProtectGet
N#define MAP_EEPROMBlockProtectGet                                             \
N        ROM_EEPROMBlockProtectGet
X#define MAP_EEPROMBlockProtectGet                                                     ROM_EEPROMBlockProtectGet
N#else
S#define MAP_EEPROMBlockProtectGet                                             \
S        EEPROMBlockProtectGet
X#define MAP_EEPROMBlockProtectGet                                                     EEPROMBlockProtectGet
N#endif
N#ifdef ROM_EEPROMBlockProtectSet
N#define MAP_EEPROMBlockProtectSet                                             \
N        ROM_EEPROMBlockProtectSet
X#define MAP_EEPROMBlockProtectSet                                                     ROM_EEPROMBlockProtectSet
N#else
S#define MAP_EEPROMBlockProtectSet                                             \
S        EEPROMBlockProtectSet
X#define MAP_EEPROMBlockProtectSet                                                     EEPROMBlockProtectSet
N#endif
N#ifdef ROM_EEPROMBlockUnlock
N#define MAP_EEPROMBlockUnlock                                                 \
N        ROM_EEPROMBlockUnlock
X#define MAP_EEPROMBlockUnlock                                                         ROM_EEPROMBlockUnlock
N#else
S#define MAP_EEPROMBlockUnlock                                                 \
S        EEPROMBlockUnlock
X#define MAP_EEPROMBlockUnlock                                                         EEPROMBlockUnlock
N#endif
N#ifdef ROM_EEPROMIntClear
N#define MAP_EEPROMIntClear                                                    \
N        ROM_EEPROMIntClear
X#define MAP_EEPROMIntClear                                                            ROM_EEPROMIntClear
N#else
S#define MAP_EEPROMIntClear                                                    \
S        EEPROMIntClear
X#define MAP_EEPROMIntClear                                                            EEPROMIntClear
N#endif
N#ifdef ROM_EEPROMIntDisable
N#define MAP_EEPROMIntDisable                                                  \
N        ROM_EEPROMIntDisable
X#define MAP_EEPROMIntDisable                                                          ROM_EEPROMIntDisable
N#else
S#define MAP_EEPROMIntDisable                                                  \
S        EEPROMIntDisable
X#define MAP_EEPROMIntDisable                                                          EEPROMIntDisable
N#endif
N#ifdef ROM_EEPROMIntEnable
N#define MAP_EEPROMIntEnable                                                   \
N        ROM_EEPROMIntEnable
X#define MAP_EEPROMIntEnable                                                           ROM_EEPROMIntEnable
N#else
S#define MAP_EEPROMIntEnable                                                   \
S        EEPROMIntEnable
X#define MAP_EEPROMIntEnable                                                           EEPROMIntEnable
N#endif
N#ifdef ROM_EEPROMIntStatus
N#define MAP_EEPROMIntStatus                                                   \
N        ROM_EEPROMIntStatus
X#define MAP_EEPROMIntStatus                                                           ROM_EEPROMIntStatus
N#else
S#define MAP_EEPROMIntStatus                                                   \
S        EEPROMIntStatus
X#define MAP_EEPROMIntStatus                                                           EEPROMIntStatus
N#endif
N#ifdef ROM_EEPROMMassErase
N#define MAP_EEPROMMassErase                                                   \
N        ROM_EEPROMMassErase
X#define MAP_EEPROMMassErase                                                           ROM_EEPROMMassErase
N#else
S#define MAP_EEPROMMassErase                                                   \
S        EEPROMMassErase
X#define MAP_EEPROMMassErase                                                           EEPROMMassErase
N#endif
N#ifdef ROM_EEPROMProgram
N#define MAP_EEPROMProgram                                                     \
N        ROM_EEPROMProgram
X#define MAP_EEPROMProgram                                                             ROM_EEPROMProgram
N#else
S#define MAP_EEPROMProgram                                                     \
S        EEPROMProgram
X#define MAP_EEPROMProgram                                                             EEPROMProgram
N#endif
N#ifdef ROM_EEPROMProgramNonBlocking
N#define MAP_EEPROMProgramNonBlocking                                          \
N        ROM_EEPROMProgramNonBlocking
X#define MAP_EEPROMProgramNonBlocking                                                  ROM_EEPROMProgramNonBlocking
N#else
S#define MAP_EEPROMProgramNonBlocking                                          \
S        EEPROMProgramNonBlocking
X#define MAP_EEPROMProgramNonBlocking                                                  EEPROMProgramNonBlocking
N#endif
N#ifdef ROM_EEPROMSizeGet
N#define MAP_EEPROMSizeGet                                                     \
N        ROM_EEPROMSizeGet
X#define MAP_EEPROMSizeGet                                                             ROM_EEPROMSizeGet
N#else
S#define MAP_EEPROMSizeGet                                                     \
S        EEPROMSizeGet
X#define MAP_EEPROMSizeGet                                                             EEPROMSizeGet
N#endif
N#ifdef ROM_EEPROMStatusGet
N#define MAP_EEPROMStatusGet                                                   \
N        ROM_EEPROMStatusGet
X#define MAP_EEPROMStatusGet                                                           ROM_EEPROMStatusGet
N#else
S#define MAP_EEPROMStatusGet                                                   \
S        EEPROMStatusGet
X#define MAP_EEPROMStatusGet                                                           EEPROMStatusGet
N#endif
N#ifdef ROM_EEPROMInit
N#define MAP_EEPROMInit                                                        \
N        ROM_EEPROMInit
X#define MAP_EEPROMInit                                                                ROM_EEPROMInit
N#else
S#define MAP_EEPROMInit                                                        \
S        EEPROMInit
X#define MAP_EEPROMInit                                                                EEPROMInit
N#endif
N
N//*****************************************************************************
N//
N// Macros for the EPI API.
N//
N//*****************************************************************************
N#ifdef ROM_EPIIntStatus
S#define MAP_EPIIntStatus                                                      \
S        ROM_EPIIntStatus
X#define MAP_EPIIntStatus                                                              ROM_EPIIntStatus
N#else
N#define MAP_EPIIntStatus                                                      \
N        EPIIntStatus
X#define MAP_EPIIntStatus                                                              EPIIntStatus
N#endif
N#ifdef ROM_EPIModeSet
S#define MAP_EPIModeSet                                                        \
S        ROM_EPIModeSet
X#define MAP_EPIModeSet                                                                ROM_EPIModeSet
N#else
N#define MAP_EPIModeSet                                                        \
N        EPIModeSet
X#define MAP_EPIModeSet                                                                EPIModeSet
N#endif
N#ifdef ROM_EPIDividerSet
S#define MAP_EPIDividerSet                                                     \
S        ROM_EPIDividerSet
X#define MAP_EPIDividerSet                                                             ROM_EPIDividerSet
N#else
N#define MAP_EPIDividerSet                                                     \
N        EPIDividerSet
X#define MAP_EPIDividerSet                                                             EPIDividerSet
N#endif
N#ifdef ROM_EPIConfigSDRAMSet
S#define MAP_EPIConfigSDRAMSet                                                 \
S        ROM_EPIConfigSDRAMSet
X#define MAP_EPIConfigSDRAMSet                                                         ROM_EPIConfigSDRAMSet
N#else
N#define MAP_EPIConfigSDRAMSet                                                 \
N        EPIConfigSDRAMSet
X#define MAP_EPIConfigSDRAMSet                                                         EPIConfigSDRAMSet
N#endif
N#ifdef ROM_EPIConfigGPModeSet
S#define MAP_EPIConfigGPModeSet                                                \
S        ROM_EPIConfigGPModeSet
X#define MAP_EPIConfigGPModeSet                                                        ROM_EPIConfigGPModeSet
N#else
N#define MAP_EPIConfigGPModeSet                                                \
N        EPIConfigGPModeSet
X#define MAP_EPIConfigGPModeSet                                                        EPIConfigGPModeSet
N#endif
N#ifdef ROM_EPIConfigHB8Set
S#define MAP_EPIConfigHB8Set                                                   \
S        ROM_EPIConfigHB8Set
X#define MAP_EPIConfigHB8Set                                                           ROM_EPIConfigHB8Set
N#else
N#define MAP_EPIConfigHB8Set                                                   \
N        EPIConfigHB8Set
X#define MAP_EPIConfigHB8Set                                                           EPIConfigHB8Set
N#endif
N#ifdef ROM_EPIConfigHB16Set
S#define MAP_EPIConfigHB16Set                                                  \
S        ROM_EPIConfigHB16Set
X#define MAP_EPIConfigHB16Set                                                          ROM_EPIConfigHB16Set
N#else
N#define MAP_EPIConfigHB16Set                                                  \
N        EPIConfigHB16Set
X#define MAP_EPIConfigHB16Set                                                          EPIConfigHB16Set
N#endif
N#ifdef ROM_EPIAddressMapSet
S#define MAP_EPIAddressMapSet                                                  \
S        ROM_EPIAddressMapSet
X#define MAP_EPIAddressMapSet                                                          ROM_EPIAddressMapSet
N#else
N#define MAP_EPIAddressMapSet                                                  \
N        EPIAddressMapSet
X#define MAP_EPIAddressMapSet                                                          EPIAddressMapSet
N#endif
N#ifdef ROM_EPINonBlockingReadConfigure
S#define MAP_EPINonBlockingReadConfigure                                       \
S        ROM_EPINonBlockingReadConfigure
X#define MAP_EPINonBlockingReadConfigure                                               ROM_EPINonBlockingReadConfigure
N#else
N#define MAP_EPINonBlockingReadConfigure                                       \
N        EPINonBlockingReadConfigure
X#define MAP_EPINonBlockingReadConfigure                                               EPINonBlockingReadConfigure
N#endif
N#ifdef ROM_EPINonBlockingReadStart
S#define MAP_EPINonBlockingReadStart                                           \
S        ROM_EPINonBlockingReadStart
X#define MAP_EPINonBlockingReadStart                                                   ROM_EPINonBlockingReadStart
N#else
N#define MAP_EPINonBlockingReadStart                                           \
N        EPINonBlockingReadStart
X#define MAP_EPINonBlockingReadStart                                                   EPINonBlockingReadStart
N#endif
N#ifdef ROM_EPINonBlockingReadStop
S#define MAP_EPINonBlockingReadStop                                            \
S        ROM_EPINonBlockingReadStop
X#define MAP_EPINonBlockingReadStop                                                    ROM_EPINonBlockingReadStop
N#else
N#define MAP_EPINonBlockingReadStop                                            \
N        EPINonBlockingReadStop
X#define MAP_EPINonBlockingReadStop                                                    EPINonBlockingReadStop
N#endif
N#ifdef ROM_EPINonBlockingReadCount
S#define MAP_EPINonBlockingReadCount                                           \
S        ROM_EPINonBlockingReadCount
X#define MAP_EPINonBlockingReadCount                                                   ROM_EPINonBlockingReadCount
N#else
N#define MAP_EPINonBlockingReadCount                                           \
N        EPINonBlockingReadCount
X#define MAP_EPINonBlockingReadCount                                                   EPINonBlockingReadCount
N#endif
N#ifdef ROM_EPINonBlockingReadAvail
S#define MAP_EPINonBlockingReadAvail                                           \
S        ROM_EPINonBlockingReadAvail
X#define MAP_EPINonBlockingReadAvail                                                   ROM_EPINonBlockingReadAvail
N#else
N#define MAP_EPINonBlockingReadAvail                                           \
N        EPINonBlockingReadAvail
X#define MAP_EPINonBlockingReadAvail                                                   EPINonBlockingReadAvail
N#endif
N#ifdef ROM_EPINonBlockingReadGet32
S#define MAP_EPINonBlockingReadGet32                                           \
S        ROM_EPINonBlockingReadGet32
X#define MAP_EPINonBlockingReadGet32                                                   ROM_EPINonBlockingReadGet32
N#else
N#define MAP_EPINonBlockingReadGet32                                           \
N        EPINonBlockingReadGet32
X#define MAP_EPINonBlockingReadGet32                                                   EPINonBlockingReadGet32
N#endif
N#ifdef ROM_EPINonBlockingReadGet16
S#define MAP_EPINonBlockingReadGet16                                           \
S        ROM_EPINonBlockingReadGet16
X#define MAP_EPINonBlockingReadGet16                                                   ROM_EPINonBlockingReadGet16
N#else
N#define MAP_EPINonBlockingReadGet16                                           \
N        EPINonBlockingReadGet16
X#define MAP_EPINonBlockingReadGet16                                                   EPINonBlockingReadGet16
N#endif
N#ifdef ROM_EPINonBlockingReadGet8
S#define MAP_EPINonBlockingReadGet8                                            \
S        ROM_EPINonBlockingReadGet8
X#define MAP_EPINonBlockingReadGet8                                                    ROM_EPINonBlockingReadGet8
N#else
N#define MAP_EPINonBlockingReadGet8                                            \
N        EPINonBlockingReadGet8
X#define MAP_EPINonBlockingReadGet8                                                    EPINonBlockingReadGet8
N#endif
N#ifdef ROM_EPIFIFOConfig
S#define MAP_EPIFIFOConfig                                                     \
S        ROM_EPIFIFOConfig
X#define MAP_EPIFIFOConfig                                                             ROM_EPIFIFOConfig
N#else
N#define MAP_EPIFIFOConfig                                                     \
N        EPIFIFOConfig
X#define MAP_EPIFIFOConfig                                                             EPIFIFOConfig
N#endif
N#ifdef ROM_EPIWriteFIFOCountGet
S#define MAP_EPIWriteFIFOCountGet                                              \
S        ROM_EPIWriteFIFOCountGet
X#define MAP_EPIWriteFIFOCountGet                                                      ROM_EPIWriteFIFOCountGet
N#else
N#define MAP_EPIWriteFIFOCountGet                                              \
N        EPIWriteFIFOCountGet
X#define MAP_EPIWriteFIFOCountGet                                                      EPIWriteFIFOCountGet
N#endif
N#ifdef ROM_EPIIntEnable
S#define MAP_EPIIntEnable                                                      \
S        ROM_EPIIntEnable
X#define MAP_EPIIntEnable                                                              ROM_EPIIntEnable
N#else
N#define MAP_EPIIntEnable                                                      \
N        EPIIntEnable
X#define MAP_EPIIntEnable                                                              EPIIntEnable
N#endif
N#ifdef ROM_EPIIntDisable
S#define MAP_EPIIntDisable                                                     \
S        ROM_EPIIntDisable
X#define MAP_EPIIntDisable                                                             ROM_EPIIntDisable
N#else
N#define MAP_EPIIntDisable                                                     \
N        EPIIntDisable
X#define MAP_EPIIntDisable                                                             EPIIntDisable
N#endif
N#ifdef ROM_EPIIntErrorStatus
S#define MAP_EPIIntErrorStatus                                                 \
S        ROM_EPIIntErrorStatus
X#define MAP_EPIIntErrorStatus                                                         ROM_EPIIntErrorStatus
N#else
N#define MAP_EPIIntErrorStatus                                                 \
N        EPIIntErrorStatus
X#define MAP_EPIIntErrorStatus                                                         EPIIntErrorStatus
N#endif
N#ifdef ROM_EPIIntErrorClear
S#define MAP_EPIIntErrorClear                                                  \
S        ROM_EPIIntErrorClear
X#define MAP_EPIIntErrorClear                                                          ROM_EPIIntErrorClear
N#else
N#define MAP_EPIIntErrorClear                                                  \
N        EPIIntErrorClear
X#define MAP_EPIIntErrorClear                                                          EPIIntErrorClear
N#endif
N#ifdef ROM_EPIDividerCSSet
S#define MAP_EPIDividerCSSet                                                   \
S        ROM_EPIDividerCSSet
X#define MAP_EPIDividerCSSet                                                           ROM_EPIDividerCSSet
N#else
N#define MAP_EPIDividerCSSet                                                   \
N        EPIDividerCSSet
X#define MAP_EPIDividerCSSet                                                           EPIDividerCSSet
N#endif
N#ifdef ROM_EPIDMATxCount
S#define MAP_EPIDMATxCount                                                     \
S        ROM_EPIDMATxCount
X#define MAP_EPIDMATxCount                                                             ROM_EPIDMATxCount
N#else
N#define MAP_EPIDMATxCount                                                     \
N        EPIDMATxCount
X#define MAP_EPIDMATxCount                                                             EPIDMATxCount
N#endif
N#ifdef ROM_EPIConfigHB8CSSet
S#define MAP_EPIConfigHB8CSSet                                                 \
S        ROM_EPIConfigHB8CSSet
X#define MAP_EPIConfigHB8CSSet                                                         ROM_EPIConfigHB8CSSet
N#else
N#define MAP_EPIConfigHB8CSSet                                                 \
N        EPIConfigHB8CSSet
X#define MAP_EPIConfigHB8CSSet                                                         EPIConfigHB8CSSet
N#endif
N#ifdef ROM_EPIConfigHB16CSSet
S#define MAP_EPIConfigHB16CSSet                                                \
S        ROM_EPIConfigHB16CSSet
X#define MAP_EPIConfigHB16CSSet                                                        ROM_EPIConfigHB16CSSet
N#else
N#define MAP_EPIConfigHB16CSSet                                                \
N        EPIConfigHB16CSSet
X#define MAP_EPIConfigHB16CSSet                                                        EPIConfigHB16CSSet
N#endif
N#ifdef ROM_EPIConfigHB8TimingSet
S#define MAP_EPIConfigHB8TimingSet                                             \
S        ROM_EPIConfigHB8TimingSet
X#define MAP_EPIConfigHB8TimingSet                                                     ROM_EPIConfigHB8TimingSet
N#else
N#define MAP_EPIConfigHB8TimingSet                                             \
N        EPIConfigHB8TimingSet
X#define MAP_EPIConfigHB8TimingSet                                                     EPIConfigHB8TimingSet
N#endif
N#ifdef ROM_EPIConfigHB16TimingSet
S#define MAP_EPIConfigHB16TimingSet                                            \
S        ROM_EPIConfigHB16TimingSet
X#define MAP_EPIConfigHB16TimingSet                                                    ROM_EPIConfigHB16TimingSet
N#else
N#define MAP_EPIConfigHB16TimingSet                                            \
N        EPIConfigHB16TimingSet
X#define MAP_EPIConfigHB16TimingSet                                                    EPIConfigHB16TimingSet
N#endif
N#ifdef ROM_EPIPSRAMConfigRegSet
S#define MAP_EPIPSRAMConfigRegSet                                              \
S        ROM_EPIPSRAMConfigRegSet
X#define MAP_EPIPSRAMConfigRegSet                                                      ROM_EPIPSRAMConfigRegSet
N#else
N#define MAP_EPIPSRAMConfigRegSet                                              \
N        EPIPSRAMConfigRegSet
X#define MAP_EPIPSRAMConfigRegSet                                                      EPIPSRAMConfigRegSet
N#endif
N#ifdef ROM_EPIPSRAMConfigRegRead
S#define MAP_EPIPSRAMConfigRegRead                                             \
S        ROM_EPIPSRAMConfigRegRead
X#define MAP_EPIPSRAMConfigRegRead                                                     ROM_EPIPSRAMConfigRegRead
N#else
N#define MAP_EPIPSRAMConfigRegRead                                             \
N        EPIPSRAMConfigRegRead
X#define MAP_EPIPSRAMConfigRegRead                                                     EPIPSRAMConfigRegRead
N#endif
N#ifdef ROM_EPIPSRAMConfigRegGetNonBlocking
S#define MAP_EPIPSRAMConfigRegGetNonBlocking                                   \
S        ROM_EPIPSRAMConfigRegGetNonBlocking
X#define MAP_EPIPSRAMConfigRegGetNonBlocking                                           ROM_EPIPSRAMConfigRegGetNonBlocking
N#else
N#define MAP_EPIPSRAMConfigRegGetNonBlocking                                   \
N        EPIPSRAMConfigRegGetNonBlocking
X#define MAP_EPIPSRAMConfigRegGetNonBlocking                                           EPIPSRAMConfigRegGetNonBlocking
N#endif
N#ifdef ROM_EPIPSRAMConfigRegGet
S#define MAP_EPIPSRAMConfigRegGet                                              \
S        ROM_EPIPSRAMConfigRegGet
X#define MAP_EPIPSRAMConfigRegGet                                                      ROM_EPIPSRAMConfigRegGet
N#else
N#define MAP_EPIPSRAMConfigRegGet                                              \
N        EPIPSRAMConfigRegGet
X#define MAP_EPIPSRAMConfigRegGet                                                      EPIPSRAMConfigRegGet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the EMAC API.
N//
N//*****************************************************************************
N#ifdef ROM_EMACIntStatus
S#define MAP_EMACIntStatus                                                     \
S        ROM_EMACIntStatus
X#define MAP_EMACIntStatus                                                             ROM_EMACIntStatus
N#else
N#define MAP_EMACIntStatus                                                     \
N        EMACIntStatus
X#define MAP_EMACIntStatus                                                             EMACIntStatus
N#endif
N#ifdef ROM_EMACAddrGet
S#define MAP_EMACAddrGet                                                       \
S        ROM_EMACAddrGet
X#define MAP_EMACAddrGet                                                               ROM_EMACAddrGet
N#else
N#define MAP_EMACAddrGet                                                       \
N        EMACAddrGet
X#define MAP_EMACAddrGet                                                               EMACAddrGet
N#endif
N#ifdef ROM_EMACAddrSet
S#define MAP_EMACAddrSet                                                       \
S        ROM_EMACAddrSet
X#define MAP_EMACAddrSet                                                               ROM_EMACAddrSet
N#else
N#define MAP_EMACAddrSet                                                       \
N        EMACAddrSet
X#define MAP_EMACAddrSet                                                               EMACAddrSet
N#endif
N#ifdef ROM_EMACConfigGet
S#define MAP_EMACConfigGet                                                     \
S        ROM_EMACConfigGet
X#define MAP_EMACConfigGet                                                             ROM_EMACConfigGet
N#else
N#define MAP_EMACConfigGet                                                     \
N        EMACConfigGet
X#define MAP_EMACConfigGet                                                             EMACConfigGet
N#endif
N#ifdef ROM_EMACConfigSet
S#define MAP_EMACConfigSet                                                     \
S        ROM_EMACConfigSet
X#define MAP_EMACConfigSet                                                             ROM_EMACConfigSet
N#else
N#define MAP_EMACConfigSet                                                     \
N        EMACConfigSet
X#define MAP_EMACConfigSet                                                             EMACConfigSet
N#endif
N#ifdef ROM_EMACDMAStateGet
S#define MAP_EMACDMAStateGet                                                   \
S        ROM_EMACDMAStateGet
X#define MAP_EMACDMAStateGet                                                           ROM_EMACDMAStateGet
N#else
N#define MAP_EMACDMAStateGet                                                   \
N        EMACDMAStateGet
X#define MAP_EMACDMAStateGet                                                           EMACDMAStateGet
N#endif
N#ifdef ROM_EMACFrameFilterGet
S#define MAP_EMACFrameFilterGet                                                \
S        ROM_EMACFrameFilterGet
X#define MAP_EMACFrameFilterGet                                                        ROM_EMACFrameFilterGet
N#else
N#define MAP_EMACFrameFilterGet                                                \
N        EMACFrameFilterGet
X#define MAP_EMACFrameFilterGet                                                        EMACFrameFilterGet
N#endif
N#ifdef ROM_EMACFrameFilterSet
S#define MAP_EMACFrameFilterSet                                                \
S        ROM_EMACFrameFilterSet
X#define MAP_EMACFrameFilterSet                                                        ROM_EMACFrameFilterSet
N#else
N#define MAP_EMACFrameFilterSet                                                \
N        EMACFrameFilterSet
X#define MAP_EMACFrameFilterSet                                                        EMACFrameFilterSet
N#endif
N#ifdef ROM_EMACInit
S#define MAP_EMACInit                                                          \
S        ROM_EMACInit
X#define MAP_EMACInit                                                                  ROM_EMACInit
N#else
N#define MAP_EMACInit                                                          \
N        EMACInit
X#define MAP_EMACInit                                                                  EMACInit
N#endif
N#ifdef ROM_EMACIntClear
S#define MAP_EMACIntClear                                                      \
S        ROM_EMACIntClear
X#define MAP_EMACIntClear                                                              ROM_EMACIntClear
N#else
N#define MAP_EMACIntClear                                                      \
N        EMACIntClear
X#define MAP_EMACIntClear                                                              EMACIntClear
N#endif
N#ifdef ROM_EMACIntDisable
S#define MAP_EMACIntDisable                                                    \
S        ROM_EMACIntDisable
X#define MAP_EMACIntDisable                                                            ROM_EMACIntDisable
N#else
N#define MAP_EMACIntDisable                                                    \
N        EMACIntDisable
X#define MAP_EMACIntDisable                                                            EMACIntDisable
N#endif
N#ifdef ROM_EMACIntEnable
S#define MAP_EMACIntEnable                                                     \
S        ROM_EMACIntEnable
X#define MAP_EMACIntEnable                                                             ROM_EMACIntEnable
N#else
N#define MAP_EMACIntEnable                                                     \
N        EMACIntEnable
X#define MAP_EMACIntEnable                                                             EMACIntEnable
N#endif
N#ifdef ROM_EMACPHYConfigSet
S#define MAP_EMACPHYConfigSet                                                  \
S        ROM_EMACPHYConfigSet
X#define MAP_EMACPHYConfigSet                                                          ROM_EMACPHYConfigSet
N#else
N#define MAP_EMACPHYConfigSet                                                  \
N        EMACPHYConfigSet
X#define MAP_EMACPHYConfigSet                                                          EMACPHYConfigSet
N#endif
N#ifdef ROM_EMACPHYPowerOff
S#define MAP_EMACPHYPowerOff                                                   \
S        ROM_EMACPHYPowerOff
X#define MAP_EMACPHYPowerOff                                                           ROM_EMACPHYPowerOff
N#else
N#define MAP_EMACPHYPowerOff                                                   \
N        EMACPHYPowerOff
X#define MAP_EMACPHYPowerOff                                                           EMACPHYPowerOff
N#endif
N#ifdef ROM_EMACPHYPowerOn
S#define MAP_EMACPHYPowerOn                                                    \
S        ROM_EMACPHYPowerOn
X#define MAP_EMACPHYPowerOn                                                            ROM_EMACPHYPowerOn
N#else
N#define MAP_EMACPHYPowerOn                                                    \
N        EMACPHYPowerOn
X#define MAP_EMACPHYPowerOn                                                            EMACPHYPowerOn
N#endif
N#ifdef ROM_EMACPHYRead
S#define MAP_EMACPHYRead                                                       \
S        ROM_EMACPHYRead
X#define MAP_EMACPHYRead                                                               ROM_EMACPHYRead
N#else
N#define MAP_EMACPHYRead                                                       \
N        EMACPHYRead
X#define MAP_EMACPHYRead                                                               EMACPHYRead
N#endif
N#ifdef ROM_EMACPHYWrite
S#define MAP_EMACPHYWrite                                                      \
S        ROM_EMACPHYWrite
X#define MAP_EMACPHYWrite                                                              ROM_EMACPHYWrite
N#else
N#define MAP_EMACPHYWrite                                                      \
N        EMACPHYWrite
X#define MAP_EMACPHYWrite                                                              EMACPHYWrite
N#endif
N#ifdef ROM_EMACReset
S#define MAP_EMACReset                                                         \
S        ROM_EMACReset
X#define MAP_EMACReset                                                                 ROM_EMACReset
N#else
N#define MAP_EMACReset                                                         \
N        EMACReset
X#define MAP_EMACReset                                                                 EMACReset
N#endif
N#ifdef ROM_EMACRxDisable
S#define MAP_EMACRxDisable                                                     \
S        ROM_EMACRxDisable
X#define MAP_EMACRxDisable                                                             ROM_EMACRxDisable
N#else
N#define MAP_EMACRxDisable                                                     \
N        EMACRxDisable
X#define MAP_EMACRxDisable                                                             EMACRxDisable
N#endif
N#ifdef ROM_EMACRxDMACurrentBufferGet
S#define MAP_EMACRxDMACurrentBufferGet                                         \
S        ROM_EMACRxDMACurrentBufferGet
X#define MAP_EMACRxDMACurrentBufferGet                                                 ROM_EMACRxDMACurrentBufferGet
N#else
N#define MAP_EMACRxDMACurrentBufferGet                                         \
N        EMACRxDMACurrentBufferGet
X#define MAP_EMACRxDMACurrentBufferGet                                                 EMACRxDMACurrentBufferGet
N#endif
N#ifdef ROM_EMACRxDMACurrentDescriptorGet
S#define MAP_EMACRxDMACurrentDescriptorGet                                     \
S        ROM_EMACRxDMACurrentDescriptorGet
X#define MAP_EMACRxDMACurrentDescriptorGet                                             ROM_EMACRxDMACurrentDescriptorGet
N#else
N#define MAP_EMACRxDMACurrentDescriptorGet                                     \
N        EMACRxDMACurrentDescriptorGet
X#define MAP_EMACRxDMACurrentDescriptorGet                                             EMACRxDMACurrentDescriptorGet
N#endif
N#ifdef ROM_EMACRxDMADescriptorListGet
S#define MAP_EMACRxDMADescriptorListGet                                        \
S        ROM_EMACRxDMADescriptorListGet
X#define MAP_EMACRxDMADescriptorListGet                                                ROM_EMACRxDMADescriptorListGet
N#else
N#define MAP_EMACRxDMADescriptorListGet                                        \
N        EMACRxDMADescriptorListGet
X#define MAP_EMACRxDMADescriptorListGet                                                EMACRxDMADescriptorListGet
N#endif
N#ifdef ROM_EMACRxDMADescriptorListSet
S#define MAP_EMACRxDMADescriptorListSet                                        \
S        ROM_EMACRxDMADescriptorListSet
X#define MAP_EMACRxDMADescriptorListSet                                                ROM_EMACRxDMADescriptorListSet
N#else
N#define MAP_EMACRxDMADescriptorListSet                                        \
N        EMACRxDMADescriptorListSet
X#define MAP_EMACRxDMADescriptorListSet                                                EMACRxDMADescriptorListSet
N#endif
N#ifdef ROM_EMACRxDMAPollDemand
S#define MAP_EMACRxDMAPollDemand                                               \
S        ROM_EMACRxDMAPollDemand
X#define MAP_EMACRxDMAPollDemand                                                       ROM_EMACRxDMAPollDemand
N#else
N#define MAP_EMACRxDMAPollDemand                                               \
N        EMACRxDMAPollDemand
X#define MAP_EMACRxDMAPollDemand                                                       EMACRxDMAPollDemand
N#endif
N#ifdef ROM_EMACRxEnable
S#define MAP_EMACRxEnable                                                      \
S        ROM_EMACRxEnable
X#define MAP_EMACRxEnable                                                              ROM_EMACRxEnable
N#else
N#define MAP_EMACRxEnable                                                      \
N        EMACRxEnable
X#define MAP_EMACRxEnable                                                              EMACRxEnable
N#endif
N#ifdef ROM_EMACRxWatchdogTimerSet
S#define MAP_EMACRxWatchdogTimerSet                                            \
S        ROM_EMACRxWatchdogTimerSet
X#define MAP_EMACRxWatchdogTimerSet                                                    ROM_EMACRxWatchdogTimerSet
N#else
N#define MAP_EMACRxWatchdogTimerSet                                            \
N        EMACRxWatchdogTimerSet
X#define MAP_EMACRxWatchdogTimerSet                                                    EMACRxWatchdogTimerSet
N#endif
N#ifdef ROM_EMACStatusGet
S#define MAP_EMACStatusGet                                                     \
S        ROM_EMACStatusGet
X#define MAP_EMACStatusGet                                                             ROM_EMACStatusGet
N#else
N#define MAP_EMACStatusGet                                                     \
N        EMACStatusGet
X#define MAP_EMACStatusGet                                                             EMACStatusGet
N#endif
N#ifdef ROM_EMACTxDisable
S#define MAP_EMACTxDisable                                                     \
S        ROM_EMACTxDisable
X#define MAP_EMACTxDisable                                                             ROM_EMACTxDisable
N#else
N#define MAP_EMACTxDisable                                                     \
N        EMACTxDisable
X#define MAP_EMACTxDisable                                                             EMACTxDisable
N#endif
N#ifdef ROM_EMACTxDMACurrentBufferGet
S#define MAP_EMACTxDMACurrentBufferGet                                         \
S        ROM_EMACTxDMACurrentBufferGet
X#define MAP_EMACTxDMACurrentBufferGet                                                 ROM_EMACTxDMACurrentBufferGet
N#else
N#define MAP_EMACTxDMACurrentBufferGet                                         \
N        EMACTxDMACurrentBufferGet
X#define MAP_EMACTxDMACurrentBufferGet                                                 EMACTxDMACurrentBufferGet
N#endif
N#ifdef ROM_EMACTxDMACurrentDescriptorGet
S#define MAP_EMACTxDMACurrentDescriptorGet                                     \
S        ROM_EMACTxDMACurrentDescriptorGet
X#define MAP_EMACTxDMACurrentDescriptorGet                                             ROM_EMACTxDMACurrentDescriptorGet
N#else
N#define MAP_EMACTxDMACurrentDescriptorGet                                     \
N        EMACTxDMACurrentDescriptorGet
X#define MAP_EMACTxDMACurrentDescriptorGet                                             EMACTxDMACurrentDescriptorGet
N#endif
N#ifdef ROM_EMACTxDMADescriptorListGet
S#define MAP_EMACTxDMADescriptorListGet                                        \
S        ROM_EMACTxDMADescriptorListGet
X#define MAP_EMACTxDMADescriptorListGet                                                ROM_EMACTxDMADescriptorListGet
N#else
N#define MAP_EMACTxDMADescriptorListGet                                        \
N        EMACTxDMADescriptorListGet
X#define MAP_EMACTxDMADescriptorListGet                                                EMACTxDMADescriptorListGet
N#endif
N#ifdef ROM_EMACTxDMADescriptorListSet
S#define MAP_EMACTxDMADescriptorListSet                                        \
S        ROM_EMACTxDMADescriptorListSet
X#define MAP_EMACTxDMADescriptorListSet                                                ROM_EMACTxDMADescriptorListSet
N#else
N#define MAP_EMACTxDMADescriptorListSet                                        \
N        EMACTxDMADescriptorListSet
X#define MAP_EMACTxDMADescriptorListSet                                                EMACTxDMADescriptorListSet
N#endif
N#ifdef ROM_EMACTxDMAPollDemand
S#define MAP_EMACTxDMAPollDemand                                               \
S        ROM_EMACTxDMAPollDemand
X#define MAP_EMACTxDMAPollDemand                                                       ROM_EMACTxDMAPollDemand
N#else
N#define MAP_EMACTxDMAPollDemand                                               \
N        EMACTxDMAPollDemand
X#define MAP_EMACTxDMAPollDemand                                                       EMACTxDMAPollDemand
N#endif
N#ifdef ROM_EMACTxEnable
S#define MAP_EMACTxEnable                                                      \
S        ROM_EMACTxEnable
X#define MAP_EMACTxEnable                                                              ROM_EMACTxEnable
N#else
N#define MAP_EMACTxEnable                                                      \
N        EMACTxEnable
X#define MAP_EMACTxEnable                                                              EMACTxEnable
N#endif
N#ifdef ROM_EMACTxFlush
S#define MAP_EMACTxFlush                                                       \
S        ROM_EMACTxFlush
X#define MAP_EMACTxFlush                                                               ROM_EMACTxFlush
N#else
N#define MAP_EMACTxFlush                                                       \
N        EMACTxFlush
X#define MAP_EMACTxFlush                                                               EMACTxFlush
N#endif
N#ifdef ROM_EMACAddrFilterGet
S#define MAP_EMACAddrFilterGet                                                 \
S        ROM_EMACAddrFilterGet
X#define MAP_EMACAddrFilterGet                                                         ROM_EMACAddrFilterGet
N#else
N#define MAP_EMACAddrFilterGet                                                 \
N        EMACAddrFilterGet
X#define MAP_EMACAddrFilterGet                                                         EMACAddrFilterGet
N#endif
N#ifdef ROM_EMACAddrFilterSet
S#define MAP_EMACAddrFilterSet                                                 \
S        ROM_EMACAddrFilterSet
X#define MAP_EMACAddrFilterSet                                                         ROM_EMACAddrFilterSet
N#else
N#define MAP_EMACAddrFilterSet                                                 \
N        EMACAddrFilterSet
X#define MAP_EMACAddrFilterSet                                                         EMACAddrFilterSet
N#endif
N#ifdef ROM_EMACHashFilterBitCalculate
S#define MAP_EMACHashFilterBitCalculate                                        \
S        ROM_EMACHashFilterBitCalculate
X#define MAP_EMACHashFilterBitCalculate                                                ROM_EMACHashFilterBitCalculate
N#else
N#define MAP_EMACHashFilterBitCalculate                                        \
N        EMACHashFilterBitCalculate
X#define MAP_EMACHashFilterBitCalculate                                                EMACHashFilterBitCalculate
N#endif
N#ifdef ROM_EMACHashFilterGet
S#define MAP_EMACHashFilterGet                                                 \
S        ROM_EMACHashFilterGet
X#define MAP_EMACHashFilterGet                                                         ROM_EMACHashFilterGet
N#else
N#define MAP_EMACHashFilterGet                                                 \
N        EMACHashFilterGet
X#define MAP_EMACHashFilterGet                                                         EMACHashFilterGet
N#endif
N#ifdef ROM_EMACHashFilterSet
S#define MAP_EMACHashFilterSet                                                 \
S        ROM_EMACHashFilterSet
X#define MAP_EMACHashFilterSet                                                         ROM_EMACHashFilterSet
N#else
N#define MAP_EMACHashFilterSet                                                 \
N        EMACHashFilterSet
X#define MAP_EMACHashFilterSet                                                         EMACHashFilterSet
N#endif
N#ifdef ROM_EMACNumAddrGet
S#define MAP_EMACNumAddrGet                                                    \
S        ROM_EMACNumAddrGet
X#define MAP_EMACNumAddrGet                                                            ROM_EMACNumAddrGet
N#else
N#define MAP_EMACNumAddrGet                                                    \
N        EMACNumAddrGet
X#define MAP_EMACNumAddrGet                                                            EMACNumAddrGet
N#endif
N#ifdef ROM_EMACPHYExtendedRead
S#define MAP_EMACPHYExtendedRead                                               \
S        ROM_EMACPHYExtendedRead
X#define MAP_EMACPHYExtendedRead                                                       ROM_EMACPHYExtendedRead
N#else
N#define MAP_EMACPHYExtendedRead                                               \
N        EMACPHYExtendedRead
X#define MAP_EMACPHYExtendedRead                                                       EMACPHYExtendedRead
N#endif
N#ifdef ROM_EMACPHYExtendedWrite
S#define MAP_EMACPHYExtendedWrite                                              \
S        ROM_EMACPHYExtendedWrite
X#define MAP_EMACPHYExtendedWrite                                                      ROM_EMACPHYExtendedWrite
N#else
N#define MAP_EMACPHYExtendedWrite                                              \
N        EMACPHYExtendedWrite
X#define MAP_EMACPHYExtendedWrite                                                      EMACPHYExtendedWrite
N#endif
N#ifdef ROM_EMACPowerManagementControlGet
S#define MAP_EMACPowerManagementControlGet                                     \
S        ROM_EMACPowerManagementControlGet
X#define MAP_EMACPowerManagementControlGet                                             ROM_EMACPowerManagementControlGet
N#else
N#define MAP_EMACPowerManagementControlGet                                     \
N        EMACPowerManagementControlGet
X#define MAP_EMACPowerManagementControlGet                                             EMACPowerManagementControlGet
N#endif
N#ifdef ROM_EMACPowerManagementControlSet
S#define MAP_EMACPowerManagementControlSet                                     \
S        ROM_EMACPowerManagementControlSet
X#define MAP_EMACPowerManagementControlSet                                             ROM_EMACPowerManagementControlSet
N#else
N#define MAP_EMACPowerManagementControlSet                                     \
N        EMACPowerManagementControlSet
X#define MAP_EMACPowerManagementControlSet                                             EMACPowerManagementControlSet
N#endif
N#ifdef ROM_EMACPowerManagementStatusGet
S#define MAP_EMACPowerManagementStatusGet                                      \
S        ROM_EMACPowerManagementStatusGet
X#define MAP_EMACPowerManagementStatusGet                                              ROM_EMACPowerManagementStatusGet
N#else
N#define MAP_EMACPowerManagementStatusGet                                      \
N        EMACPowerManagementStatusGet
X#define MAP_EMACPowerManagementStatusGet                                              EMACPowerManagementStatusGet
N#endif
N#ifdef ROM_EMACRemoteWakeUpFrameFilterGet
S#define MAP_EMACRemoteWakeUpFrameFilterGet                                    \
S        ROM_EMACRemoteWakeUpFrameFilterGet
X#define MAP_EMACRemoteWakeUpFrameFilterGet                                            ROM_EMACRemoteWakeUpFrameFilterGet
N#else
N#define MAP_EMACRemoteWakeUpFrameFilterGet                                    \
N        EMACRemoteWakeUpFrameFilterGet
X#define MAP_EMACRemoteWakeUpFrameFilterGet                                            EMACRemoteWakeUpFrameFilterGet
N#endif
N#ifdef ROM_EMACRemoteWakeUpFrameFilterSet
S#define MAP_EMACRemoteWakeUpFrameFilterSet                                    \
S        ROM_EMACRemoteWakeUpFrameFilterSet
X#define MAP_EMACRemoteWakeUpFrameFilterSet                                            ROM_EMACRemoteWakeUpFrameFilterSet
N#else
N#define MAP_EMACRemoteWakeUpFrameFilterSet                                    \
N        EMACRemoteWakeUpFrameFilterSet
X#define MAP_EMACRemoteWakeUpFrameFilterSet                                            EMACRemoteWakeUpFrameFilterSet
N#endif
N#ifdef ROM_EMACTimestampAddendSet
S#define MAP_EMACTimestampAddendSet                                            \
S        ROM_EMACTimestampAddendSet
X#define MAP_EMACTimestampAddendSet                                                    ROM_EMACTimestampAddendSet
N#else
N#define MAP_EMACTimestampAddendSet                                            \
N        EMACTimestampAddendSet
X#define MAP_EMACTimestampAddendSet                                                    EMACTimestampAddendSet
N#endif
N#ifdef ROM_EMACTimestampConfigGet
S#define MAP_EMACTimestampConfigGet                                            \
S        ROM_EMACTimestampConfigGet
X#define MAP_EMACTimestampConfigGet                                                    ROM_EMACTimestampConfigGet
N#else
N#define MAP_EMACTimestampConfigGet                                            \
N        EMACTimestampConfigGet
X#define MAP_EMACTimestampConfigGet                                                    EMACTimestampConfigGet
N#endif
N#ifdef ROM_EMACTimestampConfigSet
S#define MAP_EMACTimestampConfigSet                                            \
S        ROM_EMACTimestampConfigSet
X#define MAP_EMACTimestampConfigSet                                                    ROM_EMACTimestampConfigSet
N#else
N#define MAP_EMACTimestampConfigSet                                            \
N        EMACTimestampConfigSet
X#define MAP_EMACTimestampConfigSet                                                    EMACTimestampConfigSet
N#endif
N#ifdef ROM_EMACTimestampDisable
S#define MAP_EMACTimestampDisable                                              \
S        ROM_EMACTimestampDisable
X#define MAP_EMACTimestampDisable                                                      ROM_EMACTimestampDisable
N#else
N#define MAP_EMACTimestampDisable                                              \
N        EMACTimestampDisable
X#define MAP_EMACTimestampDisable                                                      EMACTimestampDisable
N#endif
N#ifdef ROM_EMACTimestampEnable
S#define MAP_EMACTimestampEnable                                               \
S        ROM_EMACTimestampEnable
X#define MAP_EMACTimestampEnable                                                       ROM_EMACTimestampEnable
N#else
N#define MAP_EMACTimestampEnable                                               \
N        EMACTimestampEnable
X#define MAP_EMACTimestampEnable                                                       EMACTimestampEnable
N#endif
N#ifdef ROM_EMACTimestampIntStatus
S#define MAP_EMACTimestampIntStatus                                            \
S        ROM_EMACTimestampIntStatus
X#define MAP_EMACTimestampIntStatus                                                    ROM_EMACTimestampIntStatus
N#else
N#define MAP_EMACTimestampIntStatus                                            \
N        EMACTimestampIntStatus
X#define MAP_EMACTimestampIntStatus                                                    EMACTimestampIntStatus
N#endif
N#ifdef ROM_EMACTimestampPPSCommand
S#define MAP_EMACTimestampPPSCommand                                           \
S        ROM_EMACTimestampPPSCommand
X#define MAP_EMACTimestampPPSCommand                                                   ROM_EMACTimestampPPSCommand
N#else
N#define MAP_EMACTimestampPPSCommand                                           \
N        EMACTimestampPPSCommand
X#define MAP_EMACTimestampPPSCommand                                                   EMACTimestampPPSCommand
N#endif
N#ifdef ROM_EMACTimestampPPSCommandModeSet
S#define MAP_EMACTimestampPPSCommandModeSet                                    \
S        ROM_EMACTimestampPPSCommandModeSet
X#define MAP_EMACTimestampPPSCommandModeSet                                            ROM_EMACTimestampPPSCommandModeSet
N#else
N#define MAP_EMACTimestampPPSCommandModeSet                                    \
N        EMACTimestampPPSCommandModeSet
X#define MAP_EMACTimestampPPSCommandModeSet                                            EMACTimestampPPSCommandModeSet
N#endif
N#ifdef ROM_EMACTimestampPPSPeriodSet
S#define MAP_EMACTimestampPPSPeriodSet                                         \
S        ROM_EMACTimestampPPSPeriodSet
X#define MAP_EMACTimestampPPSPeriodSet                                                 ROM_EMACTimestampPPSPeriodSet
N#else
N#define MAP_EMACTimestampPPSPeriodSet                                         \
N        EMACTimestampPPSPeriodSet
X#define MAP_EMACTimestampPPSPeriodSet                                                 EMACTimestampPPSPeriodSet
N#endif
N#ifdef ROM_EMACTimestampPPSSimpleModeSet
S#define MAP_EMACTimestampPPSSimpleModeSet                                     \
S        ROM_EMACTimestampPPSSimpleModeSet
X#define MAP_EMACTimestampPPSSimpleModeSet                                             ROM_EMACTimestampPPSSimpleModeSet
N#else
N#define MAP_EMACTimestampPPSSimpleModeSet                                     \
N        EMACTimestampPPSSimpleModeSet
X#define MAP_EMACTimestampPPSSimpleModeSet                                             EMACTimestampPPSSimpleModeSet
N#endif
N#ifdef ROM_EMACTimestampSysTimeGet
S#define MAP_EMACTimestampSysTimeGet                                           \
S        ROM_EMACTimestampSysTimeGet
X#define MAP_EMACTimestampSysTimeGet                                                   ROM_EMACTimestampSysTimeGet
N#else
N#define MAP_EMACTimestampSysTimeGet                                           \
N        EMACTimestampSysTimeGet
X#define MAP_EMACTimestampSysTimeGet                                                   EMACTimestampSysTimeGet
N#endif
N#ifdef ROM_EMACTimestampSysTimeSet
S#define MAP_EMACTimestampSysTimeSet                                           \
S        ROM_EMACTimestampSysTimeSet
X#define MAP_EMACTimestampSysTimeSet                                                   ROM_EMACTimestampSysTimeSet
N#else
N#define MAP_EMACTimestampSysTimeSet                                           \
N        EMACTimestampSysTimeSet
X#define MAP_EMACTimestampSysTimeSet                                                   EMACTimestampSysTimeSet
N#endif
N#ifdef ROM_EMACTimestampSysTimeUpdate
S#define MAP_EMACTimestampSysTimeUpdate                                        \
S        ROM_EMACTimestampSysTimeUpdate
X#define MAP_EMACTimestampSysTimeUpdate                                                ROM_EMACTimestampSysTimeUpdate
N#else
N#define MAP_EMACTimestampSysTimeUpdate                                        \
N        EMACTimestampSysTimeUpdate
X#define MAP_EMACTimestampSysTimeUpdate                                                EMACTimestampSysTimeUpdate
N#endif
N#ifdef ROM_EMACTimestampTargetIntDisable
S#define MAP_EMACTimestampTargetIntDisable                                     \
S        ROM_EMACTimestampTargetIntDisable
X#define MAP_EMACTimestampTargetIntDisable                                             ROM_EMACTimestampTargetIntDisable
N#else
N#define MAP_EMACTimestampTargetIntDisable                                     \
N        EMACTimestampTargetIntDisable
X#define MAP_EMACTimestampTargetIntDisable                                             EMACTimestampTargetIntDisable
N#endif
N#ifdef ROM_EMACTimestampTargetIntEnable
S#define MAP_EMACTimestampTargetIntEnable                                      \
S        ROM_EMACTimestampTargetIntEnable
X#define MAP_EMACTimestampTargetIntEnable                                              ROM_EMACTimestampTargetIntEnable
N#else
N#define MAP_EMACTimestampTargetIntEnable                                      \
N        EMACTimestampTargetIntEnable
X#define MAP_EMACTimestampTargetIntEnable                                              EMACTimestampTargetIntEnable
N#endif
N#ifdef ROM_EMACTimestampTargetSet
S#define MAP_EMACTimestampTargetSet                                            \
S        ROM_EMACTimestampTargetSet
X#define MAP_EMACTimestampTargetSet                                                    ROM_EMACTimestampTargetSet
N#else
N#define MAP_EMACTimestampTargetSet                                            \
N        EMACTimestampTargetSet
X#define MAP_EMACTimestampTargetSet                                                    EMACTimestampTargetSet
N#endif
N#ifdef ROM_EMACVLANHashFilterBitCalculate
S#define MAP_EMACVLANHashFilterBitCalculate                                    \
S        ROM_EMACVLANHashFilterBitCalculate
X#define MAP_EMACVLANHashFilterBitCalculate                                            ROM_EMACVLANHashFilterBitCalculate
N#else
N#define MAP_EMACVLANHashFilterBitCalculate                                    \
N        EMACVLANHashFilterBitCalculate
X#define MAP_EMACVLANHashFilterBitCalculate                                            EMACVLANHashFilterBitCalculate
N#endif
N#ifdef ROM_EMACVLANHashFilterGet
S#define MAP_EMACVLANHashFilterGet                                             \
S        ROM_EMACVLANHashFilterGet
X#define MAP_EMACVLANHashFilterGet                                                     ROM_EMACVLANHashFilterGet
N#else
N#define MAP_EMACVLANHashFilterGet                                             \
N        EMACVLANHashFilterGet
X#define MAP_EMACVLANHashFilterGet                                                     EMACVLANHashFilterGet
N#endif
N#ifdef ROM_EMACVLANHashFilterSet
S#define MAP_EMACVLANHashFilterSet                                             \
S        ROM_EMACVLANHashFilterSet
X#define MAP_EMACVLANHashFilterSet                                                     ROM_EMACVLANHashFilterSet
N#else
N#define MAP_EMACVLANHashFilterSet                                             \
N        EMACVLANHashFilterSet
X#define MAP_EMACVLANHashFilterSet                                                     EMACVLANHashFilterSet
N#endif
N#ifdef ROM_EMACVLANRxConfigGet
S#define MAP_EMACVLANRxConfigGet                                               \
S        ROM_EMACVLANRxConfigGet
X#define MAP_EMACVLANRxConfigGet                                                       ROM_EMACVLANRxConfigGet
N#else
N#define MAP_EMACVLANRxConfigGet                                               \
N        EMACVLANRxConfigGet
X#define MAP_EMACVLANRxConfigGet                                                       EMACVLANRxConfigGet
N#endif
N#ifdef ROM_EMACVLANRxConfigSet
S#define MAP_EMACVLANRxConfigSet                                               \
S        ROM_EMACVLANRxConfigSet
X#define MAP_EMACVLANRxConfigSet                                                       ROM_EMACVLANRxConfigSet
N#else
N#define MAP_EMACVLANRxConfigSet                                               \
N        EMACVLANRxConfigSet
X#define MAP_EMACVLANRxConfigSet                                                       EMACVLANRxConfigSet
N#endif
N#ifdef ROM_EMACVLANTxConfigGet
S#define MAP_EMACVLANTxConfigGet                                               \
S        ROM_EMACVLANTxConfigGet
X#define MAP_EMACVLANTxConfigGet                                                       ROM_EMACVLANTxConfigGet
N#else
N#define MAP_EMACVLANTxConfigGet                                               \
N        EMACVLANTxConfigGet
X#define MAP_EMACVLANTxConfigGet                                                       EMACVLANTxConfigGet
N#endif
N#ifdef ROM_EMACVLANTxConfigSet
S#define MAP_EMACVLANTxConfigSet                                               \
S        ROM_EMACVLANTxConfigSet
X#define MAP_EMACVLANTxConfigSet                                                       ROM_EMACVLANTxConfigSet
N#else
N#define MAP_EMACVLANTxConfigSet                                               \
N        EMACVLANTxConfigSet
X#define MAP_EMACVLANTxConfigSet                                                       EMACVLANTxConfigSet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the Flash API.
N//
N//*****************************************************************************
N#ifdef ROM_FlashProgram
N#define MAP_FlashProgram                                                      \
N        ROM_FlashProgram
X#define MAP_FlashProgram                                                              ROM_FlashProgram
N#else
S#define MAP_FlashProgram                                                      \
S        FlashProgram
X#define MAP_FlashProgram                                                              FlashProgram
N#endif
N#ifdef ROM_FlashErase
N#define MAP_FlashErase                                                        \
N        ROM_FlashErase
X#define MAP_FlashErase                                                                ROM_FlashErase
N#else
S#define MAP_FlashErase                                                        \
S        FlashErase
X#define MAP_FlashErase                                                                FlashErase
N#endif
N#ifdef ROM_FlashProtectGet
N#define MAP_FlashProtectGet                                                   \
N        ROM_FlashProtectGet
X#define MAP_FlashProtectGet                                                           ROM_FlashProtectGet
N#else
S#define MAP_FlashProtectGet                                                   \
S        FlashProtectGet
X#define MAP_FlashProtectGet                                                           FlashProtectGet
N#endif
N#ifdef ROM_FlashProtectSet
N#define MAP_FlashProtectSet                                                   \
N        ROM_FlashProtectSet
X#define MAP_FlashProtectSet                                                           ROM_FlashProtectSet
N#else
S#define MAP_FlashProtectSet                                                   \
S        FlashProtectSet
X#define MAP_FlashProtectSet                                                           FlashProtectSet
N#endif
N#ifdef ROM_FlashProtectSave
N#define MAP_FlashProtectSave                                                  \
N        ROM_FlashProtectSave
X#define MAP_FlashProtectSave                                                          ROM_FlashProtectSave
N#else
S#define MAP_FlashProtectSave                                                  \
S        FlashProtectSave
X#define MAP_FlashProtectSave                                                          FlashProtectSave
N#endif
N#ifdef ROM_FlashUserGet
N#define MAP_FlashUserGet                                                      \
N        ROM_FlashUserGet
X#define MAP_FlashUserGet                                                              ROM_FlashUserGet
N#else
S#define MAP_FlashUserGet                                                      \
S        FlashUserGet
X#define MAP_FlashUserGet                                                              FlashUserGet
N#endif
N#ifdef ROM_FlashUserSet
N#define MAP_FlashUserSet                                                      \
N        ROM_FlashUserSet
X#define MAP_FlashUserSet                                                              ROM_FlashUserSet
N#else
S#define MAP_FlashUserSet                                                      \
S        FlashUserSet
X#define MAP_FlashUserSet                                                              FlashUserSet
N#endif
N#ifdef ROM_FlashUserSave
N#define MAP_FlashUserSave                                                     \
N        ROM_FlashUserSave
X#define MAP_FlashUserSave                                                             ROM_FlashUserSave
N#else
S#define MAP_FlashUserSave                                                     \
S        FlashUserSave
X#define MAP_FlashUserSave                                                             FlashUserSave
N#endif
N#ifdef ROM_FlashIntEnable
N#define MAP_FlashIntEnable                                                    \
N        ROM_FlashIntEnable
X#define MAP_FlashIntEnable                                                            ROM_FlashIntEnable
N#else
S#define MAP_FlashIntEnable                                                    \
S        FlashIntEnable
X#define MAP_FlashIntEnable                                                            FlashIntEnable
N#endif
N#ifdef ROM_FlashIntDisable
N#define MAP_FlashIntDisable                                                   \
N        ROM_FlashIntDisable
X#define MAP_FlashIntDisable                                                           ROM_FlashIntDisable
N#else
S#define MAP_FlashIntDisable                                                   \
S        FlashIntDisable
X#define MAP_FlashIntDisable                                                           FlashIntDisable
N#endif
N#ifdef ROM_FlashIntStatus
N#define MAP_FlashIntStatus                                                    \
N        ROM_FlashIntStatus
X#define MAP_FlashIntStatus                                                            ROM_FlashIntStatus
N#else
S#define MAP_FlashIntStatus                                                    \
S        FlashIntStatus
X#define MAP_FlashIntStatus                                                            FlashIntStatus
N#endif
N#ifdef ROM_FlashIntClear
N#define MAP_FlashIntClear                                                     \
N        ROM_FlashIntClear
X#define MAP_FlashIntClear                                                             ROM_FlashIntClear
N#else
S#define MAP_FlashIntClear                                                     \
S        FlashIntClear
X#define MAP_FlashIntClear                                                             FlashIntClear
N#endif
N
N//*****************************************************************************
N//
N// Macros for the FPU API.
N//
N//*****************************************************************************
N#ifdef ROM_FPUEnable
N#define MAP_FPUEnable                                                         \
N        ROM_FPUEnable
X#define MAP_FPUEnable                                                                 ROM_FPUEnable
N#else
S#define MAP_FPUEnable                                                         \
S        FPUEnable
X#define MAP_FPUEnable                                                                 FPUEnable
N#endif
N#ifdef ROM_FPUDisable
N#define MAP_FPUDisable                                                        \
N        ROM_FPUDisable
X#define MAP_FPUDisable                                                                ROM_FPUDisable
N#else
S#define MAP_FPUDisable                                                        \
S        FPUDisable
X#define MAP_FPUDisable                                                                FPUDisable
N#endif
N#ifdef ROM_FPUFlushToZeroModeSet
N#define MAP_FPUFlushToZeroModeSet                                             \
N        ROM_FPUFlushToZeroModeSet
X#define MAP_FPUFlushToZeroModeSet                                                     ROM_FPUFlushToZeroModeSet
N#else
S#define MAP_FPUFlushToZeroModeSet                                             \
S        FPUFlushToZeroModeSet
X#define MAP_FPUFlushToZeroModeSet                                                     FPUFlushToZeroModeSet
N#endif
N#ifdef ROM_FPUHalfPrecisionModeSet
N#define MAP_FPUHalfPrecisionModeSet                                           \
N        ROM_FPUHalfPrecisionModeSet
X#define MAP_FPUHalfPrecisionModeSet                                                   ROM_FPUHalfPrecisionModeSet
N#else
S#define MAP_FPUHalfPrecisionModeSet                                           \
S        FPUHalfPrecisionModeSet
X#define MAP_FPUHalfPrecisionModeSet                                                   FPUHalfPrecisionModeSet
N#endif
N#ifdef ROM_FPULazyStackingEnable
N#define MAP_FPULazyStackingEnable                                             \
N        ROM_FPULazyStackingEnable
X#define MAP_FPULazyStackingEnable                                                     ROM_FPULazyStackingEnable
N#else
S#define MAP_FPULazyStackingEnable                                             \
S        FPULazyStackingEnable
X#define MAP_FPULazyStackingEnable                                                     FPULazyStackingEnable
N#endif
N#ifdef ROM_FPUNaNModeSet
N#define MAP_FPUNaNModeSet                                                     \
N        ROM_FPUNaNModeSet
X#define MAP_FPUNaNModeSet                                                             ROM_FPUNaNModeSet
N#else
S#define MAP_FPUNaNModeSet                                                     \
S        FPUNaNModeSet
X#define MAP_FPUNaNModeSet                                                             FPUNaNModeSet
N#endif
N#ifdef ROM_FPURoundingModeSet
N#define MAP_FPURoundingModeSet                                                \
N        ROM_FPURoundingModeSet
X#define MAP_FPURoundingModeSet                                                        ROM_FPURoundingModeSet
N#else
S#define MAP_FPURoundingModeSet                                                \
S        FPURoundingModeSet
X#define MAP_FPURoundingModeSet                                                        FPURoundingModeSet
N#endif
N#ifdef ROM_FPUStackingDisable
N#define MAP_FPUStackingDisable                                                \
N        ROM_FPUStackingDisable
X#define MAP_FPUStackingDisable                                                        ROM_FPUStackingDisable
N#else
S#define MAP_FPUStackingDisable                                                \
S        FPUStackingDisable
X#define MAP_FPUStackingDisable                                                        FPUStackingDisable
N#endif
N#ifdef ROM_FPUStackingEnable
N#define MAP_FPUStackingEnable                                                 \
N        ROM_FPUStackingEnable
X#define MAP_FPUStackingEnable                                                         ROM_FPUStackingEnable
N#else
S#define MAP_FPUStackingEnable                                                 \
S        FPUStackingEnable
X#define MAP_FPUStackingEnable                                                         FPUStackingEnable
N#endif
N
N//*****************************************************************************
N//
N// Macros for the GPIO API.
N//
N//*****************************************************************************
N#ifdef ROM_GPIOPinWrite
N#define MAP_GPIOPinWrite                                                      \
N        ROM_GPIOPinWrite
X#define MAP_GPIOPinWrite                                                              ROM_GPIOPinWrite
N#else
S#define MAP_GPIOPinWrite                                                      \
S        GPIOPinWrite
X#define MAP_GPIOPinWrite                                                              GPIOPinWrite
N#endif
N#ifdef ROM_GPIODirModeSet
N#define MAP_GPIODirModeSet                                                    \
N        ROM_GPIODirModeSet
X#define MAP_GPIODirModeSet                                                            ROM_GPIODirModeSet
N#else
S#define MAP_GPIODirModeSet                                                    \
S        GPIODirModeSet
X#define MAP_GPIODirModeSet                                                            GPIODirModeSet
N#endif
N#ifdef ROM_GPIODirModeGet
N#define MAP_GPIODirModeGet                                                    \
N        ROM_GPIODirModeGet
X#define MAP_GPIODirModeGet                                                            ROM_GPIODirModeGet
N#else
S#define MAP_GPIODirModeGet                                                    \
S        GPIODirModeGet
X#define MAP_GPIODirModeGet                                                            GPIODirModeGet
N#endif
N#ifdef ROM_GPIOIntTypeSet
N#define MAP_GPIOIntTypeSet                                                    \
N        ROM_GPIOIntTypeSet
X#define MAP_GPIOIntTypeSet                                                            ROM_GPIOIntTypeSet
N#else
S#define MAP_GPIOIntTypeSet                                                    \
S        GPIOIntTypeSet
X#define MAP_GPIOIntTypeSet                                                            GPIOIntTypeSet
N#endif
N#ifdef ROM_GPIOIntTypeGet
N#define MAP_GPIOIntTypeGet                                                    \
N        ROM_GPIOIntTypeGet
X#define MAP_GPIOIntTypeGet                                                            ROM_GPIOIntTypeGet
N#else
S#define MAP_GPIOIntTypeGet                                                    \
S        GPIOIntTypeGet
X#define MAP_GPIOIntTypeGet                                                            GPIOIntTypeGet
N#endif
N#ifdef ROM_GPIOPadConfigSet
N#define MAP_GPIOPadConfigSet                                                  \
N        ROM_GPIOPadConfigSet
X#define MAP_GPIOPadConfigSet                                                          ROM_GPIOPadConfigSet
N#else
S#define MAP_GPIOPadConfigSet                                                  \
S        GPIOPadConfigSet
X#define MAP_GPIOPadConfigSet                                                          GPIOPadConfigSet
N#endif
N#ifdef ROM_GPIOPadConfigGet
N#define MAP_GPIOPadConfigGet                                                  \
N        ROM_GPIOPadConfigGet
X#define MAP_GPIOPadConfigGet                                                          ROM_GPIOPadConfigGet
N#else
S#define MAP_GPIOPadConfigGet                                                  \
S        GPIOPadConfigGet
X#define MAP_GPIOPadConfigGet                                                          GPIOPadConfigGet
N#endif
N#ifdef ROM_GPIOPinRead
N#define MAP_GPIOPinRead                                                       \
N        ROM_GPIOPinRead
X#define MAP_GPIOPinRead                                                               ROM_GPIOPinRead
N#else
S#define MAP_GPIOPinRead                                                       \
S        GPIOPinRead
X#define MAP_GPIOPinRead                                                               GPIOPinRead
N#endif
N#ifdef ROM_GPIOPinTypeCAN
N#define MAP_GPIOPinTypeCAN                                                    \
N        ROM_GPIOPinTypeCAN
X#define MAP_GPIOPinTypeCAN                                                            ROM_GPIOPinTypeCAN
N#else
S#define MAP_GPIOPinTypeCAN                                                    \
S        GPIOPinTypeCAN
X#define MAP_GPIOPinTypeCAN                                                            GPIOPinTypeCAN
N#endif
N#ifdef ROM_GPIOPinTypeComparator
N#define MAP_GPIOPinTypeComparator                                             \
N        ROM_GPIOPinTypeComparator
X#define MAP_GPIOPinTypeComparator                                                     ROM_GPIOPinTypeComparator
N#else
S#define MAP_GPIOPinTypeComparator                                             \
S        GPIOPinTypeComparator
X#define MAP_GPIOPinTypeComparator                                                     GPIOPinTypeComparator
N#endif
N#ifdef ROM_GPIOPinTypeGPIOInput
N#define MAP_GPIOPinTypeGPIOInput                                              \
N        ROM_GPIOPinTypeGPIOInput
X#define MAP_GPIOPinTypeGPIOInput                                                      ROM_GPIOPinTypeGPIOInput
N#else
S#define MAP_GPIOPinTypeGPIOInput                                              \
S        GPIOPinTypeGPIOInput
X#define MAP_GPIOPinTypeGPIOInput                                                      GPIOPinTypeGPIOInput
N#endif
N#ifdef ROM_GPIOPinTypeGPIOOutput
N#define MAP_GPIOPinTypeGPIOOutput                                             \
N        ROM_GPIOPinTypeGPIOOutput
X#define MAP_GPIOPinTypeGPIOOutput                                                     ROM_GPIOPinTypeGPIOOutput
N#else
S#define MAP_GPIOPinTypeGPIOOutput                                             \
S        GPIOPinTypeGPIOOutput
X#define MAP_GPIOPinTypeGPIOOutput                                                     GPIOPinTypeGPIOOutput
N#endif
N#ifdef ROM_GPIOPinTypeI2C
N#define MAP_GPIOPinTypeI2C                                                    \
N        ROM_GPIOPinTypeI2C
X#define MAP_GPIOPinTypeI2C                                                            ROM_GPIOPinTypeI2C
N#else
S#define MAP_GPIOPinTypeI2C                                                    \
S        GPIOPinTypeI2C
X#define MAP_GPIOPinTypeI2C                                                            GPIOPinTypeI2C
N#endif
N#ifdef ROM_GPIOPinTypePWM
N#define MAP_GPIOPinTypePWM                                                    \
N        ROM_GPIOPinTypePWM
X#define MAP_GPIOPinTypePWM                                                            ROM_GPIOPinTypePWM
N#else
S#define MAP_GPIOPinTypePWM                                                    \
S        GPIOPinTypePWM
X#define MAP_GPIOPinTypePWM                                                            GPIOPinTypePWM
N#endif
N#ifdef ROM_GPIOPinTypeQEI
N#define MAP_GPIOPinTypeQEI                                                    \
N        ROM_GPIOPinTypeQEI
X#define MAP_GPIOPinTypeQEI                                                            ROM_GPIOPinTypeQEI
N#else
S#define MAP_GPIOPinTypeQEI                                                    \
S        GPIOPinTypeQEI
X#define MAP_GPIOPinTypeQEI                                                            GPIOPinTypeQEI
N#endif
N#ifdef ROM_GPIOPinTypeSSI
N#define MAP_GPIOPinTypeSSI                                                    \
N        ROM_GPIOPinTypeSSI
X#define MAP_GPIOPinTypeSSI                                                            ROM_GPIOPinTypeSSI
N#else
S#define MAP_GPIOPinTypeSSI                                                    \
S        GPIOPinTypeSSI
X#define MAP_GPIOPinTypeSSI                                                            GPIOPinTypeSSI
N#endif
N#ifdef ROM_GPIOPinTypeTimer
N#define MAP_GPIOPinTypeTimer                                                  \
N        ROM_GPIOPinTypeTimer
X#define MAP_GPIOPinTypeTimer                                                          ROM_GPIOPinTypeTimer
N#else
S#define MAP_GPIOPinTypeTimer                                                  \
S        GPIOPinTypeTimer
X#define MAP_GPIOPinTypeTimer                                                          GPIOPinTypeTimer
N#endif
N#ifdef ROM_GPIOPinTypeUART
N#define MAP_GPIOPinTypeUART                                                   \
N        ROM_GPIOPinTypeUART
X#define MAP_GPIOPinTypeUART                                                           ROM_GPIOPinTypeUART
N#else
S#define MAP_GPIOPinTypeUART                                                   \
S        GPIOPinTypeUART
X#define MAP_GPIOPinTypeUART                                                           GPIOPinTypeUART
N#endif
N#ifdef ROM_GPIOPinTypeGPIOOutputOD
N#define MAP_GPIOPinTypeGPIOOutputOD                                           \
N        ROM_GPIOPinTypeGPIOOutputOD
X#define MAP_GPIOPinTypeGPIOOutputOD                                                   ROM_GPIOPinTypeGPIOOutputOD
N#else
S#define MAP_GPIOPinTypeGPIOOutputOD                                           \
S        GPIOPinTypeGPIOOutputOD
X#define MAP_GPIOPinTypeGPIOOutputOD                                                   GPIOPinTypeGPIOOutputOD
N#endif
N#ifdef ROM_GPIOPinTypeADC
N#define MAP_GPIOPinTypeADC                                                    \
N        ROM_GPIOPinTypeADC
X#define MAP_GPIOPinTypeADC                                                            ROM_GPIOPinTypeADC
N#else
S#define MAP_GPIOPinTypeADC                                                    \
S        GPIOPinTypeADC
X#define MAP_GPIOPinTypeADC                                                            GPIOPinTypeADC
N#endif
N#ifdef ROM_GPIOPinTypeUSBDigital
N#define MAP_GPIOPinTypeUSBDigital                                             \
N        ROM_GPIOPinTypeUSBDigital
X#define MAP_GPIOPinTypeUSBDigital                                                     ROM_GPIOPinTypeUSBDigital
N#else
S#define MAP_GPIOPinTypeUSBDigital                                             \
S        GPIOPinTypeUSBDigital
X#define MAP_GPIOPinTypeUSBDigital                                                     GPIOPinTypeUSBDigital
N#endif
N#ifdef ROM_GPIOPinConfigure
N#define MAP_GPIOPinConfigure                                                  \
N        ROM_GPIOPinConfigure
X#define MAP_GPIOPinConfigure                                                          ROM_GPIOPinConfigure
N#else
S#define MAP_GPIOPinConfigure                                                  \
S        GPIOPinConfigure
X#define MAP_GPIOPinConfigure                                                          GPIOPinConfigure
N#endif
N#ifdef ROM_GPIOPinTypeUSBAnalog
N#define MAP_GPIOPinTypeUSBAnalog                                              \
N        ROM_GPIOPinTypeUSBAnalog
X#define MAP_GPIOPinTypeUSBAnalog                                                      ROM_GPIOPinTypeUSBAnalog
N#else
S#define MAP_GPIOPinTypeUSBAnalog                                              \
S        GPIOPinTypeUSBAnalog
X#define MAP_GPIOPinTypeUSBAnalog                                                      GPIOPinTypeUSBAnalog
N#endif
N#ifdef ROM_GPIODMATriggerEnable
N#define MAP_GPIODMATriggerEnable                                              \
N        ROM_GPIODMATriggerEnable
X#define MAP_GPIODMATriggerEnable                                                      ROM_GPIODMATriggerEnable
N#else
S#define MAP_GPIODMATriggerEnable                                              \
S        GPIODMATriggerEnable
X#define MAP_GPIODMATriggerEnable                                                      GPIODMATriggerEnable
N#endif
N#ifdef ROM_GPIODMATriggerDisable
N#define MAP_GPIODMATriggerDisable                                             \
N        ROM_GPIODMATriggerDisable
X#define MAP_GPIODMATriggerDisable                                                     ROM_GPIODMATriggerDisable
N#else
S#define MAP_GPIODMATriggerDisable                                             \
S        GPIODMATriggerDisable
X#define MAP_GPIODMATriggerDisable                                                     GPIODMATriggerDisable
N#endif
N#ifdef ROM_GPIOADCTriggerEnable
N#define MAP_GPIOADCTriggerEnable                                              \
N        ROM_GPIOADCTriggerEnable
X#define MAP_GPIOADCTriggerEnable                                                      ROM_GPIOADCTriggerEnable
N#else
S#define MAP_GPIOADCTriggerEnable                                              \
S        GPIOADCTriggerEnable
X#define MAP_GPIOADCTriggerEnable                                                      GPIOADCTriggerEnable
N#endif
N#ifdef ROM_GPIOADCTriggerDisable
N#define MAP_GPIOADCTriggerDisable                                             \
N        ROM_GPIOADCTriggerDisable
X#define MAP_GPIOADCTriggerDisable                                                     ROM_GPIOADCTriggerDisable
N#else
S#define MAP_GPIOADCTriggerDisable                                             \
S        GPIOADCTriggerDisable
X#define MAP_GPIOADCTriggerDisable                                                     GPIOADCTriggerDisable
N#endif
N#ifdef ROM_GPIOPinTypeI2CSCL
N#define MAP_GPIOPinTypeI2CSCL                                                 \
N        ROM_GPIOPinTypeI2CSCL
X#define MAP_GPIOPinTypeI2CSCL                                                         ROM_GPIOPinTypeI2CSCL
N#else
S#define MAP_GPIOPinTypeI2CSCL                                                 \
S        GPIOPinTypeI2CSCL
X#define MAP_GPIOPinTypeI2CSCL                                                         GPIOPinTypeI2CSCL
N#endif
N#ifdef ROM_GPIOPinTypeOneWire
S#define MAP_GPIOPinTypeOneWire                                                \
S        ROM_GPIOPinTypeOneWire
X#define MAP_GPIOPinTypeOneWire                                                        ROM_GPIOPinTypeOneWire
N#else
N#define MAP_GPIOPinTypeOneWire                                                \
N        GPIOPinTypeOneWire
X#define MAP_GPIOPinTypeOneWire                                                        GPIOPinTypeOneWire
N#endif
N#ifdef ROM_GPIOPinTypeWakeHigh
S#define MAP_GPIOPinTypeWakeHigh                                               \
S        ROM_GPIOPinTypeWakeHigh
X#define MAP_GPIOPinTypeWakeHigh                                                       ROM_GPIOPinTypeWakeHigh
N#else
N#define MAP_GPIOPinTypeWakeHigh                                               \
N        GPIOPinTypeWakeHigh
X#define MAP_GPIOPinTypeWakeHigh                                                       GPIOPinTypeWakeHigh
N#endif
N#ifdef ROM_GPIOPinTypeWakeLow
S#define MAP_GPIOPinTypeWakeLow                                                \
S        ROM_GPIOPinTypeWakeLow
X#define MAP_GPIOPinTypeWakeLow                                                        ROM_GPIOPinTypeWakeLow
N#else
N#define MAP_GPIOPinTypeWakeLow                                                \
N        GPIOPinTypeWakeLow
X#define MAP_GPIOPinTypeWakeLow                                                        GPIOPinTypeWakeLow
N#endif
N#ifdef ROM_GPIOIntClear
S#define MAP_GPIOIntClear                                                      \
S        ROM_GPIOIntClear
X#define MAP_GPIOIntClear                                                              ROM_GPIOIntClear
N#else
N#define MAP_GPIOIntClear                                                      \
N        GPIOIntClear
X#define MAP_GPIOIntClear                                                              GPIOIntClear
N#endif
N#ifdef ROM_GPIOIntDisable
S#define MAP_GPIOIntDisable                                                    \
S        ROM_GPIOIntDisable
X#define MAP_GPIOIntDisable                                                            ROM_GPIOIntDisable
N#else
N#define MAP_GPIOIntDisable                                                    \
N        GPIOIntDisable
X#define MAP_GPIOIntDisable                                                            GPIOIntDisable
N#endif
N#ifdef ROM_GPIOIntEnable
S#define MAP_GPIOIntEnable                                                     \
S        ROM_GPIOIntEnable
X#define MAP_GPIOIntEnable                                                             ROM_GPIOIntEnable
N#else
N#define MAP_GPIOIntEnable                                                     \
N        GPIOIntEnable
X#define MAP_GPIOIntEnable                                                             GPIOIntEnable
N#endif
N#ifdef ROM_GPIOIntStatus
S#define MAP_GPIOIntStatus                                                     \
S        ROM_GPIOIntStatus
X#define MAP_GPIOIntStatus                                                             ROM_GPIOIntStatus
N#else
N#define MAP_GPIOIntStatus                                                     \
N        GPIOIntStatus
X#define MAP_GPIOIntStatus                                                             GPIOIntStatus
N#endif
N#ifdef ROM_GPIOPinWakeStatus
S#define MAP_GPIOPinWakeStatus                                                 \
S        ROM_GPIOPinWakeStatus
X#define MAP_GPIOPinWakeStatus                                                         ROM_GPIOPinWakeStatus
N#else
N#define MAP_GPIOPinWakeStatus                                                 \
N        GPIOPinWakeStatus
X#define MAP_GPIOPinWakeStatus                                                         GPIOPinWakeStatus
N#endif
N
N//*****************************************************************************
N//
N// Macros for the Hibernate API.
N//
N//*****************************************************************************
N#ifdef ROM_HibernateIntClear
N#define MAP_HibernateIntClear                                                 \
N        ROM_HibernateIntClear
X#define MAP_HibernateIntClear                                                         ROM_HibernateIntClear
N#else
S#define MAP_HibernateIntClear                                                 \
S        HibernateIntClear
X#define MAP_HibernateIntClear                                                         HibernateIntClear
N#endif
N#ifdef ROM_HibernateEnableExpClk
N#define MAP_HibernateEnableExpClk                                             \
N        ROM_HibernateEnableExpClk
X#define MAP_HibernateEnableExpClk                                                     ROM_HibernateEnableExpClk
N#else
S#define MAP_HibernateEnableExpClk                                             \
S        HibernateEnableExpClk
X#define MAP_HibernateEnableExpClk                                                     HibernateEnableExpClk
N#endif
N#ifdef ROM_HibernateDisable
N#define MAP_HibernateDisable                                                  \
N        ROM_HibernateDisable
X#define MAP_HibernateDisable                                                          ROM_HibernateDisable
N#else
S#define MAP_HibernateDisable                                                  \
S        HibernateDisable
X#define MAP_HibernateDisable                                                          HibernateDisable
N#endif
N#ifdef ROM_HibernateRTCEnable
N#define MAP_HibernateRTCEnable                                                \
N        ROM_HibernateRTCEnable
X#define MAP_HibernateRTCEnable                                                        ROM_HibernateRTCEnable
N#else
S#define MAP_HibernateRTCEnable                                                \
S        HibernateRTCEnable
X#define MAP_HibernateRTCEnable                                                        HibernateRTCEnable
N#endif
N#ifdef ROM_HibernateRTCDisable
N#define MAP_HibernateRTCDisable                                               \
N        ROM_HibernateRTCDisable
X#define MAP_HibernateRTCDisable                                                       ROM_HibernateRTCDisable
N#else
S#define MAP_HibernateRTCDisable                                               \
S        HibernateRTCDisable
X#define MAP_HibernateRTCDisable                                                       HibernateRTCDisable
N#endif
N#ifdef ROM_HibernateWakeSet
N#define MAP_HibernateWakeSet                                                  \
N        ROM_HibernateWakeSet
X#define MAP_HibernateWakeSet                                                          ROM_HibernateWakeSet
N#else
S#define MAP_HibernateWakeSet                                                  \
S        HibernateWakeSet
X#define MAP_HibernateWakeSet                                                          HibernateWakeSet
N#endif
N#ifdef ROM_HibernateWakeGet
N#define MAP_HibernateWakeGet                                                  \
N        ROM_HibernateWakeGet
X#define MAP_HibernateWakeGet                                                          ROM_HibernateWakeGet
N#else
S#define MAP_HibernateWakeGet                                                  \
S        HibernateWakeGet
X#define MAP_HibernateWakeGet                                                          HibernateWakeGet
N#endif
N#ifdef ROM_HibernateLowBatSet
N#define MAP_HibernateLowBatSet                                                \
N        ROM_HibernateLowBatSet
X#define MAP_HibernateLowBatSet                                                        ROM_HibernateLowBatSet
N#else
S#define MAP_HibernateLowBatSet                                                \
S        HibernateLowBatSet
X#define MAP_HibernateLowBatSet                                                        HibernateLowBatSet
N#endif
N#ifdef ROM_HibernateLowBatGet
N#define MAP_HibernateLowBatGet                                                \
N        ROM_HibernateLowBatGet
X#define MAP_HibernateLowBatGet                                                        ROM_HibernateLowBatGet
N#else
S#define MAP_HibernateLowBatGet                                                \
S        HibernateLowBatGet
X#define MAP_HibernateLowBatGet                                                        HibernateLowBatGet
N#endif
N#ifdef ROM_HibernateRTCSet
N#define MAP_HibernateRTCSet                                                   \
N        ROM_HibernateRTCSet
X#define MAP_HibernateRTCSet                                                           ROM_HibernateRTCSet
N#else
S#define MAP_HibernateRTCSet                                                   \
S        HibernateRTCSet
X#define MAP_HibernateRTCSet                                                           HibernateRTCSet
N#endif
N#ifdef ROM_HibernateRTCGet
N#define MAP_HibernateRTCGet                                                   \
N        ROM_HibernateRTCGet
X#define MAP_HibernateRTCGet                                                           ROM_HibernateRTCGet
N#else
S#define MAP_HibernateRTCGet                                                   \
S        HibernateRTCGet
X#define MAP_HibernateRTCGet                                                           HibernateRTCGet
N#endif
N#ifdef ROM_HibernateRTCTrimSet
N#define MAP_HibernateRTCTrimSet                                               \
N        ROM_HibernateRTCTrimSet
X#define MAP_HibernateRTCTrimSet                                                       ROM_HibernateRTCTrimSet
N#else
S#define MAP_HibernateRTCTrimSet                                               \
S        HibernateRTCTrimSet
X#define MAP_HibernateRTCTrimSet                                                       HibernateRTCTrimSet
N#endif
N#ifdef ROM_HibernateRTCTrimGet
N#define MAP_HibernateRTCTrimGet                                               \
N        ROM_HibernateRTCTrimGet
X#define MAP_HibernateRTCTrimGet                                                       ROM_HibernateRTCTrimGet
N#else
S#define MAP_HibernateRTCTrimGet                                               \
S        HibernateRTCTrimGet
X#define MAP_HibernateRTCTrimGet                                                       HibernateRTCTrimGet
N#endif
N#ifdef ROM_HibernateDataSet
N#define MAP_HibernateDataSet                                                  \
N        ROM_HibernateDataSet
X#define MAP_HibernateDataSet                                                          ROM_HibernateDataSet
N#else
S#define MAP_HibernateDataSet                                                  \
S        HibernateDataSet
X#define MAP_HibernateDataSet                                                          HibernateDataSet
N#endif
N#ifdef ROM_HibernateDataGet
N#define MAP_HibernateDataGet                                                  \
N        ROM_HibernateDataGet
X#define MAP_HibernateDataGet                                                          ROM_HibernateDataGet
N#else
S#define MAP_HibernateDataGet                                                  \
S        HibernateDataGet
X#define MAP_HibernateDataGet                                                          HibernateDataGet
N#endif
N#ifdef ROM_HibernateRequest
N#define MAP_HibernateRequest                                                  \
N        ROM_HibernateRequest
X#define MAP_HibernateRequest                                                          ROM_HibernateRequest
N#else
S#define MAP_HibernateRequest                                                  \
S        HibernateRequest
X#define MAP_HibernateRequest                                                          HibernateRequest
N#endif
N#ifdef ROM_HibernateIntEnable
N#define MAP_HibernateIntEnable                                                \
N        ROM_HibernateIntEnable
X#define MAP_HibernateIntEnable                                                        ROM_HibernateIntEnable
N#else
S#define MAP_HibernateIntEnable                                                \
S        HibernateIntEnable
X#define MAP_HibernateIntEnable                                                        HibernateIntEnable
N#endif
N#ifdef ROM_HibernateIntDisable
N#define MAP_HibernateIntDisable                                               \
N        ROM_HibernateIntDisable
X#define MAP_HibernateIntDisable                                                       ROM_HibernateIntDisable
N#else
S#define MAP_HibernateIntDisable                                               \
S        HibernateIntDisable
X#define MAP_HibernateIntDisable                                                       HibernateIntDisable
N#endif
N#ifdef ROM_HibernateIntStatus
N#define MAP_HibernateIntStatus                                                \
N        ROM_HibernateIntStatus
X#define MAP_HibernateIntStatus                                                        ROM_HibernateIntStatus
N#else
S#define MAP_HibernateIntStatus                                                \
S        HibernateIntStatus
X#define MAP_HibernateIntStatus                                                        HibernateIntStatus
N#endif
N#ifdef ROM_HibernateIsActive
N#define MAP_HibernateIsActive                                                 \
N        ROM_HibernateIsActive
X#define MAP_HibernateIsActive                                                         ROM_HibernateIsActive
N#else
S#define MAP_HibernateIsActive                                                 \
S        HibernateIsActive
X#define MAP_HibernateIsActive                                                         HibernateIsActive
N#endif
N#ifdef ROM_HibernateRTCSSGet
N#define MAP_HibernateRTCSSGet                                                 \
N        ROM_HibernateRTCSSGet
X#define MAP_HibernateRTCSSGet                                                         ROM_HibernateRTCSSGet
N#else
S#define MAP_HibernateRTCSSGet                                                 \
S        HibernateRTCSSGet
X#define MAP_HibernateRTCSSGet                                                         HibernateRTCSSGet
N#endif
N#ifdef ROM_HibernateClockConfig
N#define MAP_HibernateClockConfig                                              \
N        ROM_HibernateClockConfig
X#define MAP_HibernateClockConfig                                                      ROM_HibernateClockConfig
N#else
S#define MAP_HibernateClockConfig                                              \
S        HibernateClockConfig
X#define MAP_HibernateClockConfig                                                      HibernateClockConfig
N#endif
N#ifdef ROM_HibernateBatCheckStart
N#define MAP_HibernateBatCheckStart                                            \
N        ROM_HibernateBatCheckStart
X#define MAP_HibernateBatCheckStart                                                    ROM_HibernateBatCheckStart
N#else
S#define MAP_HibernateBatCheckStart                                            \
S        HibernateBatCheckStart
X#define MAP_HibernateBatCheckStart                                                    HibernateBatCheckStart
N#endif
N#ifdef ROM_HibernateBatCheckDone
N#define MAP_HibernateBatCheckDone                                             \
N        ROM_HibernateBatCheckDone
X#define MAP_HibernateBatCheckDone                                                     ROM_HibernateBatCheckDone
N#else
S#define MAP_HibernateBatCheckDone                                             \
S        HibernateBatCheckDone
X#define MAP_HibernateBatCheckDone                                                     HibernateBatCheckDone
N#endif
N#ifdef ROM_HibernateGPIORetentionEnable
S#define MAP_HibernateGPIORetentionEnable                                      \
S        ROM_HibernateGPIORetentionEnable
X#define MAP_HibernateGPIORetentionEnable                                              ROM_HibernateGPIORetentionEnable
N#else
N#define MAP_HibernateGPIORetentionEnable                                      \
N        HibernateGPIORetentionEnable
X#define MAP_HibernateGPIORetentionEnable                                              HibernateGPIORetentionEnable
N#endif
N#ifdef ROM_HibernateGPIORetentionDisable
S#define MAP_HibernateGPIORetentionDisable                                     \
S        ROM_HibernateGPIORetentionDisable
X#define MAP_HibernateGPIORetentionDisable                                             ROM_HibernateGPIORetentionDisable
N#else
N#define MAP_HibernateGPIORetentionDisable                                     \
N        HibernateGPIORetentionDisable
X#define MAP_HibernateGPIORetentionDisable                                             HibernateGPIORetentionDisable
N#endif
N#ifdef ROM_HibernateGPIORetentionGet
S#define MAP_HibernateGPIORetentionGet                                         \
S        ROM_HibernateGPIORetentionGet
X#define MAP_HibernateGPIORetentionGet                                                 ROM_HibernateGPIORetentionGet
N#else
N#define MAP_HibernateGPIORetentionGet                                         \
N        HibernateGPIORetentionGet
X#define MAP_HibernateGPIORetentionGet                                                 HibernateGPIORetentionGet
N#endif
N#ifdef ROM_HibernateCounterMode
S#define MAP_HibernateCounterMode                                              \
S        ROM_HibernateCounterMode
X#define MAP_HibernateCounterMode                                                      ROM_HibernateCounterMode
N#else
N#define MAP_HibernateCounterMode                                              \
N        HibernateCounterMode
X#define MAP_HibernateCounterMode                                                      HibernateCounterMode
N#endif
N#ifdef ROM_HibernateCalendarSet
N#define MAP_HibernateCalendarSet                                              \
N        ROM_HibernateCalendarSet
X#define MAP_HibernateCalendarSet                                                      ROM_HibernateCalendarSet
N#else
S#define MAP_HibernateCalendarSet                                              \
S        HibernateCalendarSet
X#define MAP_HibernateCalendarSet                                                      HibernateCalendarSet
N#endif
N#ifdef ROM_HibernateCalendarGet
S#define MAP_HibernateCalendarGet                                              \
S        ROM_HibernateCalendarGet
X#define MAP_HibernateCalendarGet                                                      ROM_HibernateCalendarGet
N#else
N#define MAP_HibernateCalendarGet                                              \
N        HibernateCalendarGet
X#define MAP_HibernateCalendarGet                                                      HibernateCalendarGet
N#endif
N#ifdef ROM_HibernateCalendarMatchSet
S#define MAP_HibernateCalendarMatchSet                                         \
S        ROM_HibernateCalendarMatchSet
X#define MAP_HibernateCalendarMatchSet                                                 ROM_HibernateCalendarMatchSet
N#else
N#define MAP_HibernateCalendarMatchSet                                         \
N        HibernateCalendarMatchSet
X#define MAP_HibernateCalendarMatchSet                                                 HibernateCalendarMatchSet
N#endif
N#ifdef ROM_HibernateCalendarMatchGet
S#define MAP_HibernateCalendarMatchGet                                         \
S        ROM_HibernateCalendarMatchGet
X#define MAP_HibernateCalendarMatchGet                                                 ROM_HibernateCalendarMatchGet
N#else
N#define MAP_HibernateCalendarMatchGet                                         \
N        HibernateCalendarMatchGet
X#define MAP_HibernateCalendarMatchGet                                                 HibernateCalendarMatchGet
N#endif
N#ifdef ROM_HibernateTamperDisable
S#define MAP_HibernateTamperDisable                                            \
S        ROM_HibernateTamperDisable
X#define MAP_HibernateTamperDisable                                                    ROM_HibernateTamperDisable
N#else
N#define MAP_HibernateTamperDisable                                            \
N        HibernateTamperDisable
X#define MAP_HibernateTamperDisable                                                    HibernateTamperDisable
N#endif
N#ifdef ROM_HibernateTamperEnable
S#define MAP_HibernateTamperEnable                                             \
S        ROM_HibernateTamperEnable
X#define MAP_HibernateTamperEnable                                                     ROM_HibernateTamperEnable
N#else
N#define MAP_HibernateTamperEnable                                             \
N        HibernateTamperEnable
X#define MAP_HibernateTamperEnable                                                     HibernateTamperEnable
N#endif
N#ifdef ROM_HibernateTamperEventsClear
S#define MAP_HibernateTamperEventsClear                                        \
S        ROM_HibernateTamperEventsClear
X#define MAP_HibernateTamperEventsClear                                                ROM_HibernateTamperEventsClear
N#else
N#define MAP_HibernateTamperEventsClear                                        \
N        HibernateTamperEventsClear
X#define MAP_HibernateTamperEventsClear                                                HibernateTamperEventsClear
N#endif
N#ifdef ROM_HibernateTamperEventsConfig
S#define MAP_HibernateTamperEventsConfig                                       \
S        ROM_HibernateTamperEventsConfig
X#define MAP_HibernateTamperEventsConfig                                               ROM_HibernateTamperEventsConfig
N#else
N#define MAP_HibernateTamperEventsConfig                                       \
N        HibernateTamperEventsConfig
X#define MAP_HibernateTamperEventsConfig                                               HibernateTamperEventsConfig
N#endif
N#ifdef ROM_HibernateTamperEventsGet
S#define MAP_HibernateTamperEventsGet                                          \
S        ROM_HibernateTamperEventsGet
X#define MAP_HibernateTamperEventsGet                                                  ROM_HibernateTamperEventsGet
N#else
N#define MAP_HibernateTamperEventsGet                                          \
N        HibernateTamperEventsGet
X#define MAP_HibernateTamperEventsGet                                                  HibernateTamperEventsGet
N#endif
N#ifdef ROM_HibernateTamperExtOscValid
S#define MAP_HibernateTamperExtOscValid                                        \
S        ROM_HibernateTamperExtOscValid
X#define MAP_HibernateTamperExtOscValid                                                ROM_HibernateTamperExtOscValid
N#else
N#define MAP_HibernateTamperExtOscValid                                        \
N        HibernateTamperExtOscValid
X#define MAP_HibernateTamperExtOscValid                                                HibernateTamperExtOscValid
N#endif
N#ifdef ROM_HibernateTamperExtOscRecover
S#define MAP_HibernateTamperExtOscRecover                                      \
S        ROM_HibernateTamperExtOscRecover
X#define MAP_HibernateTamperExtOscRecover                                              ROM_HibernateTamperExtOscRecover
N#else
N#define MAP_HibernateTamperExtOscRecover                                      \
N        HibernateTamperExtOscRecover
X#define MAP_HibernateTamperExtOscRecover                                              HibernateTamperExtOscRecover
N#endif
N#ifdef ROM_HibernateTamperIODisable
S#define MAP_HibernateTamperIODisable                                          \
S        ROM_HibernateTamperIODisable
X#define MAP_HibernateTamperIODisable                                                  ROM_HibernateTamperIODisable
N#else
N#define MAP_HibernateTamperIODisable                                          \
N        HibernateTamperIODisable
X#define MAP_HibernateTamperIODisable                                                  HibernateTamperIODisable
N#endif
N#ifdef ROM_HibernateTamperIOEnable
S#define MAP_HibernateTamperIOEnable                                           \
S        ROM_HibernateTamperIOEnable
X#define MAP_HibernateTamperIOEnable                                                   ROM_HibernateTamperIOEnable
N#else
N#define MAP_HibernateTamperIOEnable                                           \
N        HibernateTamperIOEnable
X#define MAP_HibernateTamperIOEnable                                                   HibernateTamperIOEnable
N#endif
N#ifdef ROM_HibernateTamperStatusGet
S#define MAP_HibernateTamperStatusGet                                          \
S        ROM_HibernateTamperStatusGet
X#define MAP_HibernateTamperStatusGet                                                  ROM_HibernateTamperStatusGet
N#else
N#define MAP_HibernateTamperStatusGet                                          \
N        HibernateTamperStatusGet
X#define MAP_HibernateTamperStatusGet                                                  HibernateTamperStatusGet
N#endif
N#ifdef ROM_HibernateRTCMatchGet
S#define MAP_HibernateRTCMatchGet                                              \
S        ROM_HibernateRTCMatchGet
X#define MAP_HibernateRTCMatchGet                                                      ROM_HibernateRTCMatchGet
N#else
N#define MAP_HibernateRTCMatchGet                                              \
N        HibernateRTCMatchGet
X#define MAP_HibernateRTCMatchGet                                                      HibernateRTCMatchGet
N#endif
N#ifdef ROM_HibernateRTCMatchSet
S#define MAP_HibernateRTCMatchSet                                              \
S        ROM_HibernateRTCMatchSet
X#define MAP_HibernateRTCMatchSet                                                      ROM_HibernateRTCMatchSet
N#else
N#define MAP_HibernateRTCMatchSet                                              \
N        HibernateRTCMatchSet
X#define MAP_HibernateRTCMatchSet                                                      HibernateRTCMatchSet
N#endif
N#ifdef ROM_HibernateRTCSSMatchGet
S#define MAP_HibernateRTCSSMatchGet                                            \
S        ROM_HibernateRTCSSMatchGet
X#define MAP_HibernateRTCSSMatchGet                                                    ROM_HibernateRTCSSMatchGet
N#else
N#define MAP_HibernateRTCSSMatchGet                                            \
N        HibernateRTCSSMatchGet
X#define MAP_HibernateRTCSSMatchGet                                                    HibernateRTCSSMatchGet
N#endif
N#ifdef ROM_HibernateRTCSSMatchSet
S#define MAP_HibernateRTCSSMatchSet                                            \
S        ROM_HibernateRTCSSMatchSet
X#define MAP_HibernateRTCSSMatchSet                                                    ROM_HibernateRTCSSMatchSet
N#else
N#define MAP_HibernateRTCSSMatchSet                                            \
N        HibernateRTCSSMatchSet
X#define MAP_HibernateRTCSSMatchSet                                                    HibernateRTCSSMatchSet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the I2C API.
N//
N//*****************************************************************************
N#ifdef ROM_I2CMasterDataPut
N#define MAP_I2CMasterDataPut                                                  \
N        ROM_I2CMasterDataPut
X#define MAP_I2CMasterDataPut                                                          ROM_I2CMasterDataPut
N#else
S#define MAP_I2CMasterDataPut                                                  \
S        I2CMasterDataPut
X#define MAP_I2CMasterDataPut                                                          I2CMasterDataPut
N#endif
N#ifdef ROM_I2CMasterInitExpClk
N#define MAP_I2CMasterInitExpClk                                               \
N        ROM_I2CMasterInitExpClk
X#define MAP_I2CMasterInitExpClk                                                       ROM_I2CMasterInitExpClk
N#else
S#define MAP_I2CMasterInitExpClk                                               \
S        I2CMasterInitExpClk
X#define MAP_I2CMasterInitExpClk                                                       I2CMasterInitExpClk
N#endif
N#ifdef ROM_I2CSlaveInit
S#define MAP_I2CSlaveInit                                                      \
S        ROM_I2CSlaveInit
X#define MAP_I2CSlaveInit                                                              ROM_I2CSlaveInit
N#else
N#define MAP_I2CSlaveInit                                                      \
N        I2CSlaveInit
X#define MAP_I2CSlaveInit                                                              I2CSlaveInit
N#endif
N#ifdef ROM_I2CMasterEnable
N#define MAP_I2CMasterEnable                                                   \
N        ROM_I2CMasterEnable
X#define MAP_I2CMasterEnable                                                           ROM_I2CMasterEnable
N#else
S#define MAP_I2CMasterEnable                                                   \
S        I2CMasterEnable
X#define MAP_I2CMasterEnable                                                           I2CMasterEnable
N#endif
N#ifdef ROM_I2CSlaveEnable
S#define MAP_I2CSlaveEnable                                                    \
S        ROM_I2CSlaveEnable
X#define MAP_I2CSlaveEnable                                                            ROM_I2CSlaveEnable
N#else
N#define MAP_I2CSlaveEnable                                                    \
N        I2CSlaveEnable
X#define MAP_I2CSlaveEnable                                                            I2CSlaveEnable
N#endif
N#ifdef ROM_I2CMasterDisable
N#define MAP_I2CMasterDisable                                                  \
N        ROM_I2CMasterDisable
X#define MAP_I2CMasterDisable                                                          ROM_I2CMasterDisable
N#else
S#define MAP_I2CMasterDisable                                                  \
S        I2CMasterDisable
X#define MAP_I2CMasterDisable                                                          I2CMasterDisable
N#endif
N#ifdef ROM_I2CSlaveDisable
S#define MAP_I2CSlaveDisable                                                   \
S        ROM_I2CSlaveDisable
X#define MAP_I2CSlaveDisable                                                           ROM_I2CSlaveDisable
N#else
N#define MAP_I2CSlaveDisable                                                   \
N        I2CSlaveDisable
X#define MAP_I2CSlaveDisable                                                           I2CSlaveDisable
N#endif
N#ifdef ROM_I2CMasterIntEnable
N#define MAP_I2CMasterIntEnable                                                \
N        ROM_I2CMasterIntEnable
X#define MAP_I2CMasterIntEnable                                                        ROM_I2CMasterIntEnable
N#else
S#define MAP_I2CMasterIntEnable                                                \
S        I2CMasterIntEnable
X#define MAP_I2CMasterIntEnable                                                        I2CMasterIntEnable
N#endif
N#ifdef ROM_I2CSlaveIntEnable
S#define MAP_I2CSlaveIntEnable                                                 \
S        ROM_I2CSlaveIntEnable
X#define MAP_I2CSlaveIntEnable                                                         ROM_I2CSlaveIntEnable
N#else
N#define MAP_I2CSlaveIntEnable                                                 \
N        I2CSlaveIntEnable
X#define MAP_I2CSlaveIntEnable                                                         I2CSlaveIntEnable
N#endif
N#ifdef ROM_I2CMasterIntDisable
N#define MAP_I2CMasterIntDisable                                               \
N        ROM_I2CMasterIntDisable
X#define MAP_I2CMasterIntDisable                                                       ROM_I2CMasterIntDisable
N#else
S#define MAP_I2CMasterIntDisable                                               \
S        I2CMasterIntDisable
X#define MAP_I2CMasterIntDisable                                                       I2CMasterIntDisable
N#endif
N#ifdef ROM_I2CSlaveIntDisable
S#define MAP_I2CSlaveIntDisable                                                \
S        ROM_I2CSlaveIntDisable
X#define MAP_I2CSlaveIntDisable                                                        ROM_I2CSlaveIntDisable
N#else
N#define MAP_I2CSlaveIntDisable                                                \
N        I2CSlaveIntDisable
X#define MAP_I2CSlaveIntDisable                                                        I2CSlaveIntDisable
N#endif
N#ifdef ROM_I2CMasterIntStatus
N#define MAP_I2CMasterIntStatus                                                \
N        ROM_I2CMasterIntStatus
X#define MAP_I2CMasterIntStatus                                                        ROM_I2CMasterIntStatus
N#else
S#define MAP_I2CMasterIntStatus                                                \
S        I2CMasterIntStatus
X#define MAP_I2CMasterIntStatus                                                        I2CMasterIntStatus
N#endif
N#ifdef ROM_I2CSlaveIntStatus
S#define MAP_I2CSlaveIntStatus                                                 \
S        ROM_I2CSlaveIntStatus
X#define MAP_I2CSlaveIntStatus                                                         ROM_I2CSlaveIntStatus
N#else
N#define MAP_I2CSlaveIntStatus                                                 \
N        I2CSlaveIntStatus
X#define MAP_I2CSlaveIntStatus                                                         I2CSlaveIntStatus
N#endif
N#ifdef ROM_I2CMasterIntClear
N#define MAP_I2CMasterIntClear                                                 \
N        ROM_I2CMasterIntClear
X#define MAP_I2CMasterIntClear                                                         ROM_I2CMasterIntClear
N#else
S#define MAP_I2CMasterIntClear                                                 \
S        I2CMasterIntClear
X#define MAP_I2CMasterIntClear                                                         I2CMasterIntClear
N#endif
N#ifdef ROM_I2CSlaveIntClear
S#define MAP_I2CSlaveIntClear                                                  \
S        ROM_I2CSlaveIntClear
X#define MAP_I2CSlaveIntClear                                                          ROM_I2CSlaveIntClear
N#else
N#define MAP_I2CSlaveIntClear                                                  \
N        I2CSlaveIntClear
X#define MAP_I2CSlaveIntClear                                                          I2CSlaveIntClear
N#endif
N#ifdef ROM_I2CMasterSlaveAddrSet
N#define MAP_I2CMasterSlaveAddrSet                                             \
N        ROM_I2CMasterSlaveAddrSet
X#define MAP_I2CMasterSlaveAddrSet                                                     ROM_I2CMasterSlaveAddrSet
N#else
S#define MAP_I2CMasterSlaveAddrSet                                             \
S        I2CMasterSlaveAddrSet
X#define MAP_I2CMasterSlaveAddrSet                                                     I2CMasterSlaveAddrSet
N#endif
N#ifdef ROM_I2CMasterBusy
N#define MAP_I2CMasterBusy                                                     \
N        ROM_I2CMasterBusy
X#define MAP_I2CMasterBusy                                                             ROM_I2CMasterBusy
N#else
S#define MAP_I2CMasterBusy                                                     \
S        I2CMasterBusy
X#define MAP_I2CMasterBusy                                                             I2CMasterBusy
N#endif
N#ifdef ROM_I2CMasterBusBusy
N#define MAP_I2CMasterBusBusy                                                  \
N        ROM_I2CMasterBusBusy
X#define MAP_I2CMasterBusBusy                                                          ROM_I2CMasterBusBusy
N#else
S#define MAP_I2CMasterBusBusy                                                  \
S        I2CMasterBusBusy
X#define MAP_I2CMasterBusBusy                                                          I2CMasterBusBusy
N#endif
N#ifdef ROM_I2CMasterControl
N#define MAP_I2CMasterControl                                                  \
N        ROM_I2CMasterControl
X#define MAP_I2CMasterControl                                                          ROM_I2CMasterControl
N#else
S#define MAP_I2CMasterControl                                                  \
S        I2CMasterControl
X#define MAP_I2CMasterControl                                                          I2CMasterControl
N#endif
N#ifdef ROM_I2CMasterErr
N#define MAP_I2CMasterErr                                                      \
N        ROM_I2CMasterErr
X#define MAP_I2CMasterErr                                                              ROM_I2CMasterErr
N#else
S#define MAP_I2CMasterErr                                                      \
S        I2CMasterErr
X#define MAP_I2CMasterErr                                                              I2CMasterErr
N#endif
N#ifdef ROM_I2CMasterDataGet
N#define MAP_I2CMasterDataGet                                                  \
N        ROM_I2CMasterDataGet
X#define MAP_I2CMasterDataGet                                                          ROM_I2CMasterDataGet
N#else
S#define MAP_I2CMasterDataGet                                                  \
S        I2CMasterDataGet
X#define MAP_I2CMasterDataGet                                                          I2CMasterDataGet
N#endif
N#ifdef ROM_I2CSlaveStatus
S#define MAP_I2CSlaveStatus                                                    \
S        ROM_I2CSlaveStatus
X#define MAP_I2CSlaveStatus                                                            ROM_I2CSlaveStatus
N#else
N#define MAP_I2CSlaveStatus                                                    \
N        I2CSlaveStatus
X#define MAP_I2CSlaveStatus                                                            I2CSlaveStatus
N#endif
N#ifdef ROM_I2CSlaveDataPut
S#define MAP_I2CSlaveDataPut                                                   \
S        ROM_I2CSlaveDataPut
X#define MAP_I2CSlaveDataPut                                                           ROM_I2CSlaveDataPut
N#else
N#define MAP_I2CSlaveDataPut                                                   \
N        I2CSlaveDataPut
X#define MAP_I2CSlaveDataPut                                                           I2CSlaveDataPut
N#endif
N#ifdef ROM_I2CSlaveDataGet
S#define MAP_I2CSlaveDataGet                                                   \
S        ROM_I2CSlaveDataGet
X#define MAP_I2CSlaveDataGet                                                           ROM_I2CSlaveDataGet
N#else
N#define MAP_I2CSlaveDataGet                                                   \
N        I2CSlaveDataGet
X#define MAP_I2CSlaveDataGet                                                           I2CSlaveDataGet
N#endif
N#ifdef ROM_I2CSlaveIntEnableEx
S#define MAP_I2CSlaveIntEnableEx                                               \
S        ROM_I2CSlaveIntEnableEx
X#define MAP_I2CSlaveIntEnableEx                                                       ROM_I2CSlaveIntEnableEx
N#else
N#define MAP_I2CSlaveIntEnableEx                                               \
N        I2CSlaveIntEnableEx
X#define MAP_I2CSlaveIntEnableEx                                                       I2CSlaveIntEnableEx
N#endif
N#ifdef ROM_I2CSlaveIntDisableEx
S#define MAP_I2CSlaveIntDisableEx                                              \
S        ROM_I2CSlaveIntDisableEx
X#define MAP_I2CSlaveIntDisableEx                                                      ROM_I2CSlaveIntDisableEx
N#else
N#define MAP_I2CSlaveIntDisableEx                                              \
N        I2CSlaveIntDisableEx
X#define MAP_I2CSlaveIntDisableEx                                                      I2CSlaveIntDisableEx
N#endif
N#ifdef ROM_I2CSlaveIntStatusEx
S#define MAP_I2CSlaveIntStatusEx                                               \
S        ROM_I2CSlaveIntStatusEx
X#define MAP_I2CSlaveIntStatusEx                                                       ROM_I2CSlaveIntStatusEx
N#else
N#define MAP_I2CSlaveIntStatusEx                                               \
N        I2CSlaveIntStatusEx
X#define MAP_I2CSlaveIntStatusEx                                                       I2CSlaveIntStatusEx
N#endif
N#ifdef ROM_I2CSlaveIntClearEx
S#define MAP_I2CSlaveIntClearEx                                                \
S        ROM_I2CSlaveIntClearEx
X#define MAP_I2CSlaveIntClearEx                                                        ROM_I2CSlaveIntClearEx
N#else
N#define MAP_I2CSlaveIntClearEx                                                \
N        I2CSlaveIntClearEx
X#define MAP_I2CSlaveIntClearEx                                                        I2CSlaveIntClearEx
N#endif
N#ifdef ROM_I2CMasterIntEnableEx
N#define MAP_I2CMasterIntEnableEx                                              \
N        ROM_I2CMasterIntEnableEx
X#define MAP_I2CMasterIntEnableEx                                                      ROM_I2CMasterIntEnableEx
N#else
S#define MAP_I2CMasterIntEnableEx                                              \
S        I2CMasterIntEnableEx
X#define MAP_I2CMasterIntEnableEx                                                      I2CMasterIntEnableEx
N#endif
N#ifdef ROM_I2CMasterIntDisableEx
N#define MAP_I2CMasterIntDisableEx                                             \
N        ROM_I2CMasterIntDisableEx
X#define MAP_I2CMasterIntDisableEx                                                     ROM_I2CMasterIntDisableEx
N#else
S#define MAP_I2CMasterIntDisableEx                                             \
S        I2CMasterIntDisableEx
X#define MAP_I2CMasterIntDisableEx                                                     I2CMasterIntDisableEx
N#endif
N#ifdef ROM_I2CMasterIntStatusEx
N#define MAP_I2CMasterIntStatusEx                                              \
N        ROM_I2CMasterIntStatusEx
X#define MAP_I2CMasterIntStatusEx                                                      ROM_I2CMasterIntStatusEx
N#else
S#define MAP_I2CMasterIntStatusEx                                              \
S        I2CMasterIntStatusEx
X#define MAP_I2CMasterIntStatusEx                                                      I2CMasterIntStatusEx
N#endif
N#ifdef ROM_I2CMasterIntClearEx
N#define MAP_I2CMasterIntClearEx                                               \
N        ROM_I2CMasterIntClearEx
X#define MAP_I2CMasterIntClearEx                                                       ROM_I2CMasterIntClearEx
N#else
S#define MAP_I2CMasterIntClearEx                                               \
S        I2CMasterIntClearEx
X#define MAP_I2CMasterIntClearEx                                                       I2CMasterIntClearEx
N#endif
N#ifdef ROM_I2CMasterTimeoutSet
N#define MAP_I2CMasterTimeoutSet                                               \
N        ROM_I2CMasterTimeoutSet
X#define MAP_I2CMasterTimeoutSet                                                       ROM_I2CMasterTimeoutSet
N#else
S#define MAP_I2CMasterTimeoutSet                                               \
S        I2CMasterTimeoutSet
X#define MAP_I2CMasterTimeoutSet                                                       I2CMasterTimeoutSet
N#endif
N#ifdef ROM_I2CSlaveACKOverride
S#define MAP_I2CSlaveACKOverride                                               \
S        ROM_I2CSlaveACKOverride
X#define MAP_I2CSlaveACKOverride                                                       ROM_I2CSlaveACKOverride
N#else
N#define MAP_I2CSlaveACKOverride                                               \
N        I2CSlaveACKOverride
X#define MAP_I2CSlaveACKOverride                                                       I2CSlaveACKOverride
N#endif
N#ifdef ROM_I2CSlaveACKValueSet
S#define MAP_I2CSlaveACKValueSet                                               \
S        ROM_I2CSlaveACKValueSet
X#define MAP_I2CSlaveACKValueSet                                                       ROM_I2CSlaveACKValueSet
N#else
N#define MAP_I2CSlaveACKValueSet                                               \
N        I2CSlaveACKValueSet
X#define MAP_I2CSlaveACKValueSet                                                       I2CSlaveACKValueSet
N#endif
N#ifdef ROM_I2CSlaveAddressSet
S#define MAP_I2CSlaveAddressSet                                                \
S        ROM_I2CSlaveAddressSet
X#define MAP_I2CSlaveAddressSet                                                        ROM_I2CSlaveAddressSet
N#else
N#define MAP_I2CSlaveAddressSet                                                \
N        I2CSlaveAddressSet
X#define MAP_I2CSlaveAddressSet                                                        I2CSlaveAddressSet
N#endif
N#ifdef ROM_I2CMasterLineStateGet
N#define MAP_I2CMasterLineStateGet                                             \
N        ROM_I2CMasterLineStateGet
X#define MAP_I2CMasterLineStateGet                                                     ROM_I2CMasterLineStateGet
N#else
S#define MAP_I2CMasterLineStateGet                                             \
S        I2CMasterLineStateGet
X#define MAP_I2CMasterLineStateGet                                                     I2CMasterLineStateGet
N#endif
N#ifdef ROM_I2CTxFIFOConfigSet
S#define MAP_I2CTxFIFOConfigSet                                                \
S        ROM_I2CTxFIFOConfigSet
X#define MAP_I2CTxFIFOConfigSet                                                        ROM_I2CTxFIFOConfigSet
N#else
N#define MAP_I2CTxFIFOConfigSet                                                \
N        I2CTxFIFOConfigSet
X#define MAP_I2CTxFIFOConfigSet                                                        I2CTxFIFOConfigSet
N#endif
N#ifdef ROM_I2CTxFIFOFlush
S#define MAP_I2CTxFIFOFlush                                                    \
S        ROM_I2CTxFIFOFlush
X#define MAP_I2CTxFIFOFlush                                                            ROM_I2CTxFIFOFlush
N#else
N#define MAP_I2CTxFIFOFlush                                                    \
N        I2CTxFIFOFlush
X#define MAP_I2CTxFIFOFlush                                                            I2CTxFIFOFlush
N#endif
N#ifdef ROM_I2CRxFIFOConfigSet
S#define MAP_I2CRxFIFOConfigSet                                                \
S        ROM_I2CRxFIFOConfigSet
X#define MAP_I2CRxFIFOConfigSet                                                        ROM_I2CRxFIFOConfigSet
N#else
N#define MAP_I2CRxFIFOConfigSet                                                \
N        I2CRxFIFOConfigSet
X#define MAP_I2CRxFIFOConfigSet                                                        I2CRxFIFOConfigSet
N#endif
N#ifdef ROM_I2CRxFIFOFlush
S#define MAP_I2CRxFIFOFlush                                                    \
S        ROM_I2CRxFIFOFlush
X#define MAP_I2CRxFIFOFlush                                                            ROM_I2CRxFIFOFlush
N#else
N#define MAP_I2CRxFIFOFlush                                                    \
N        I2CRxFIFOFlush
X#define MAP_I2CRxFIFOFlush                                                            I2CRxFIFOFlush
N#endif
N#ifdef ROM_I2CFIFOStatus
S#define MAP_I2CFIFOStatus                                                     \
S        ROM_I2CFIFOStatus
X#define MAP_I2CFIFOStatus                                                             ROM_I2CFIFOStatus
N#else
N#define MAP_I2CFIFOStatus                                                     \
N        I2CFIFOStatus
X#define MAP_I2CFIFOStatus                                                             I2CFIFOStatus
N#endif
N#ifdef ROM_I2CFIFODataPut
S#define MAP_I2CFIFODataPut                                                    \
S        ROM_I2CFIFODataPut
X#define MAP_I2CFIFODataPut                                                            ROM_I2CFIFODataPut
N#else
N#define MAP_I2CFIFODataPut                                                    \
N        I2CFIFODataPut
X#define MAP_I2CFIFODataPut                                                            I2CFIFODataPut
N#endif
N#ifdef ROM_I2CFIFODataPutNonBlocking
S#define MAP_I2CFIFODataPutNonBlocking                                         \
S        ROM_I2CFIFODataPutNonBlocking
X#define MAP_I2CFIFODataPutNonBlocking                                                 ROM_I2CFIFODataPutNonBlocking
N#else
N#define MAP_I2CFIFODataPutNonBlocking                                         \
N        I2CFIFODataPutNonBlocking
X#define MAP_I2CFIFODataPutNonBlocking                                                 I2CFIFODataPutNonBlocking
N#endif
N#ifdef ROM_I2CFIFODataGet
S#define MAP_I2CFIFODataGet                                                    \
S        ROM_I2CFIFODataGet
X#define MAP_I2CFIFODataGet                                                            ROM_I2CFIFODataGet
N#else
N#define MAP_I2CFIFODataGet                                                    \
N        I2CFIFODataGet
X#define MAP_I2CFIFODataGet                                                            I2CFIFODataGet
N#endif
N#ifdef ROM_I2CFIFODataGetNonBlocking
S#define MAP_I2CFIFODataGetNonBlocking                                         \
S        ROM_I2CFIFODataGetNonBlocking
X#define MAP_I2CFIFODataGetNonBlocking                                                 ROM_I2CFIFODataGetNonBlocking
N#else
N#define MAP_I2CFIFODataGetNonBlocking                                         \
N        I2CFIFODataGetNonBlocking
X#define MAP_I2CFIFODataGetNonBlocking                                                 I2CFIFODataGetNonBlocking
N#endif
N#ifdef ROM_I2CMasterBurstLengthSet
S#define MAP_I2CMasterBurstLengthSet                                           \
S        ROM_I2CMasterBurstLengthSet
X#define MAP_I2CMasterBurstLengthSet                                                   ROM_I2CMasterBurstLengthSet
N#else
N#define MAP_I2CMasterBurstLengthSet                                           \
N        I2CMasterBurstLengthSet
X#define MAP_I2CMasterBurstLengthSet                                                   I2CMasterBurstLengthSet
N#endif
N#ifdef ROM_I2CMasterBurstCountGet
S#define MAP_I2CMasterBurstCountGet                                            \
S        ROM_I2CMasterBurstCountGet
X#define MAP_I2CMasterBurstCountGet                                                    ROM_I2CMasterBurstCountGet
N#else
N#define MAP_I2CMasterBurstCountGet                                            \
N        I2CMasterBurstCountGet
X#define MAP_I2CMasterBurstCountGet                                                    I2CMasterBurstCountGet
N#endif
N#ifdef ROM_I2CSlaveFIFODisable
S#define MAP_I2CSlaveFIFODisable                                               \
S        ROM_I2CSlaveFIFODisable
X#define MAP_I2CSlaveFIFODisable                                                       ROM_I2CSlaveFIFODisable
N#else
N#define MAP_I2CSlaveFIFODisable                                               \
N        I2CSlaveFIFODisable
X#define MAP_I2CSlaveFIFODisable                                                       I2CSlaveFIFODisable
N#endif
N#ifdef ROM_I2CSlaveFIFOEnable
S#define MAP_I2CSlaveFIFOEnable                                                \
S        ROM_I2CSlaveFIFOEnable
X#define MAP_I2CSlaveFIFOEnable                                                        ROM_I2CSlaveFIFOEnable
N#else
N#define MAP_I2CSlaveFIFOEnable                                                \
N        I2CSlaveFIFOEnable
X#define MAP_I2CSlaveFIFOEnable                                                        I2CSlaveFIFOEnable
N#endif
N#ifdef ROM_I2CMasterGlitchFilterConfigSet
S#define MAP_I2CMasterGlitchFilterConfigSet                                    \
S        ROM_I2CMasterGlitchFilterConfigSet
X#define MAP_I2CMasterGlitchFilterConfigSet                                            ROM_I2CMasterGlitchFilterConfigSet
N#else
N#define MAP_I2CMasterGlitchFilterConfigSet                                    \
N        I2CMasterGlitchFilterConfigSet
X#define MAP_I2CMasterGlitchFilterConfigSet                                            I2CMasterGlitchFilterConfigSet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the Interrupt API.
N//
N//*****************************************************************************
N#ifdef ROM_IntEnable
N#define MAP_IntEnable                                                         \
N        ROM_IntEnable
X#define MAP_IntEnable                                                                 ROM_IntEnable
N#else
S#define MAP_IntEnable                                                         \
S        IntEnable
X#define MAP_IntEnable                                                                 IntEnable
N#endif
N#ifdef ROM_IntMasterEnable
N#define MAP_IntMasterEnable                                                   \
N        ROM_IntMasterEnable
X#define MAP_IntMasterEnable                                                           ROM_IntMasterEnable
N#else
S#define MAP_IntMasterEnable                                                   \
S        IntMasterEnable
X#define MAP_IntMasterEnable                                                           IntMasterEnable
N#endif
N#ifdef ROM_IntMasterDisable
N#define MAP_IntMasterDisable                                                  \
N        ROM_IntMasterDisable
X#define MAP_IntMasterDisable                                                          ROM_IntMasterDisable
N#else
S#define MAP_IntMasterDisable                                                  \
S        IntMasterDisable
X#define MAP_IntMasterDisable                                                          IntMasterDisable
N#endif
N#ifdef ROM_IntDisable
N#define MAP_IntDisable                                                        \
N        ROM_IntDisable
X#define MAP_IntDisable                                                                ROM_IntDisable
N#else
S#define MAP_IntDisable                                                        \
S        IntDisable
X#define MAP_IntDisable                                                                IntDisable
N#endif
N#ifdef ROM_IntPriorityGroupingSet
N#define MAP_IntPriorityGroupingSet                                            \
N        ROM_IntPriorityGroupingSet
X#define MAP_IntPriorityGroupingSet                                                    ROM_IntPriorityGroupingSet
N#else
S#define MAP_IntPriorityGroupingSet                                            \
S        IntPriorityGroupingSet
X#define MAP_IntPriorityGroupingSet                                                    IntPriorityGroupingSet
N#endif
N#ifdef ROM_IntPriorityGroupingGet
N#define MAP_IntPriorityGroupingGet                                            \
N        ROM_IntPriorityGroupingGet
X#define MAP_IntPriorityGroupingGet                                                    ROM_IntPriorityGroupingGet
N#else
S#define MAP_IntPriorityGroupingGet                                            \
S        IntPriorityGroupingGet
X#define MAP_IntPriorityGroupingGet                                                    IntPriorityGroupingGet
N#endif
N#ifdef ROM_IntPrioritySet
N#define MAP_IntPrioritySet                                                    \
N        ROM_IntPrioritySet
X#define MAP_IntPrioritySet                                                            ROM_IntPrioritySet
N#else
S#define MAP_IntPrioritySet                                                    \
S        IntPrioritySet
X#define MAP_IntPrioritySet                                                            IntPrioritySet
N#endif
N#ifdef ROM_IntPriorityGet
N#define MAP_IntPriorityGet                                                    \
N        ROM_IntPriorityGet
X#define MAP_IntPriorityGet                                                            ROM_IntPriorityGet
N#else
S#define MAP_IntPriorityGet                                                    \
S        IntPriorityGet
X#define MAP_IntPriorityGet                                                            IntPriorityGet
N#endif
N#ifdef ROM_IntPendSet
N#define MAP_IntPendSet                                                        \
N        ROM_IntPendSet
X#define MAP_IntPendSet                                                                ROM_IntPendSet
N#else
S#define MAP_IntPendSet                                                        \
S        IntPendSet
X#define MAP_IntPendSet                                                                IntPendSet
N#endif
N#ifdef ROM_IntPendClear
N#define MAP_IntPendClear                                                      \
N        ROM_IntPendClear
X#define MAP_IntPendClear                                                              ROM_IntPendClear
N#else
S#define MAP_IntPendClear                                                      \
S        IntPendClear
X#define MAP_IntPendClear                                                              IntPendClear
N#endif
N#ifdef ROM_IntPriorityMaskSet
N#define MAP_IntPriorityMaskSet                                                \
N        ROM_IntPriorityMaskSet
X#define MAP_IntPriorityMaskSet                                                        ROM_IntPriorityMaskSet
N#else
S#define MAP_IntPriorityMaskSet                                                \
S        IntPriorityMaskSet
X#define MAP_IntPriorityMaskSet                                                        IntPriorityMaskSet
N#endif
N#ifdef ROM_IntPriorityMaskGet
N#define MAP_IntPriorityMaskGet                                                \
N        ROM_IntPriorityMaskGet
X#define MAP_IntPriorityMaskGet                                                        ROM_IntPriorityMaskGet
N#else
S#define MAP_IntPriorityMaskGet                                                \
S        IntPriorityMaskGet
X#define MAP_IntPriorityMaskGet                                                        IntPriorityMaskGet
N#endif
N#ifdef ROM_IntIsEnabled
N#define MAP_IntIsEnabled                                                      \
N        ROM_IntIsEnabled
X#define MAP_IntIsEnabled                                                              ROM_IntIsEnabled
N#else
S#define MAP_IntIsEnabled                                                      \
S        IntIsEnabled
X#define MAP_IntIsEnabled                                                              IntIsEnabled
N#endif
N#ifdef ROM_IntTrigger
S#define MAP_IntTrigger                                                        \
S        ROM_IntTrigger
X#define MAP_IntTrigger                                                                ROM_IntTrigger
N#else
N#define MAP_IntTrigger                                                        \
N        IntTrigger
X#define MAP_IntTrigger                                                                IntTrigger
N#endif
N
N//*****************************************************************************
N//
N// Macros for the LCD API.
N//
N//*****************************************************************************
N#ifdef ROM_LCDIntStatus
S#define MAP_LCDIntStatus                                                      \
S        ROM_LCDIntStatus
X#define MAP_LCDIntStatus                                                              ROM_LCDIntStatus
N#else
N#define MAP_LCDIntStatus                                                      \
N        LCDIntStatus
X#define MAP_LCDIntStatus                                                              LCDIntStatus
N#endif
N#ifdef ROM_LCDClockReset
S#define MAP_LCDClockReset                                                     \
S        ROM_LCDClockReset
X#define MAP_LCDClockReset                                                             ROM_LCDClockReset
N#else
N#define MAP_LCDClockReset                                                     \
N        LCDClockReset
X#define MAP_LCDClockReset                                                             LCDClockReset
N#endif
N#ifdef ROM_LCDDMAConfigSet
S#define MAP_LCDDMAConfigSet                                                   \
S        ROM_LCDDMAConfigSet
X#define MAP_LCDDMAConfigSet                                                           ROM_LCDDMAConfigSet
N#else
N#define MAP_LCDDMAConfigSet                                                   \
N        LCDDMAConfigSet
X#define MAP_LCDDMAConfigSet                                                           LCDDMAConfigSet
N#endif
N#ifdef ROM_LCDIDDCommandWrite
S#define MAP_LCDIDDCommandWrite                                                \
S        ROM_LCDIDDCommandWrite
X#define MAP_LCDIDDCommandWrite                                                        ROM_LCDIDDCommandWrite
N#else
N#define MAP_LCDIDDCommandWrite                                                \
N        LCDIDDCommandWrite
X#define MAP_LCDIDDCommandWrite                                                        LCDIDDCommandWrite
N#endif
N#ifdef ROM_LCDIDDConfigSet
S#define MAP_LCDIDDConfigSet                                                   \
S        ROM_LCDIDDConfigSet
X#define MAP_LCDIDDConfigSet                                                           ROM_LCDIDDConfigSet
N#else
N#define MAP_LCDIDDConfigSet                                                   \
N        LCDIDDConfigSet
X#define MAP_LCDIDDConfigSet                                                           LCDIDDConfigSet
N#endif
N#ifdef ROM_LCDIDDDataRead
S#define MAP_LCDIDDDataRead                                                    \
S        ROM_LCDIDDDataRead
X#define MAP_LCDIDDDataRead                                                            ROM_LCDIDDDataRead
N#else
N#define MAP_LCDIDDDataRead                                                    \
N        LCDIDDDataRead
X#define MAP_LCDIDDDataRead                                                            LCDIDDDataRead
N#endif
N#ifdef ROM_LCDIDDDataWrite
S#define MAP_LCDIDDDataWrite                                                   \
S        ROM_LCDIDDDataWrite
X#define MAP_LCDIDDDataWrite                                                           ROM_LCDIDDDataWrite
N#else
N#define MAP_LCDIDDDataWrite                                                   \
N        LCDIDDDataWrite
X#define MAP_LCDIDDDataWrite                                                           LCDIDDDataWrite
N#endif
N#ifdef ROM_LCDIDDDMADisable
S#define MAP_LCDIDDDMADisable                                                  \
S        ROM_LCDIDDDMADisable
X#define MAP_LCDIDDDMADisable                                                          ROM_LCDIDDDMADisable
N#else
N#define MAP_LCDIDDDMADisable                                                  \
N        LCDIDDDMADisable
X#define MAP_LCDIDDDMADisable                                                          LCDIDDDMADisable
N#endif
N#ifdef ROM_LCDIDDDMAWrite
S#define MAP_LCDIDDDMAWrite                                                    \
S        ROM_LCDIDDDMAWrite
X#define MAP_LCDIDDDMAWrite                                                            ROM_LCDIDDDMAWrite
N#else
N#define MAP_LCDIDDDMAWrite                                                    \
N        LCDIDDDMAWrite
X#define MAP_LCDIDDDMAWrite                                                            LCDIDDDMAWrite
N#endif
N#ifdef ROM_LCDIDDIndexedRead
S#define MAP_LCDIDDIndexedRead                                                 \
S        ROM_LCDIDDIndexedRead
X#define MAP_LCDIDDIndexedRead                                                         ROM_LCDIDDIndexedRead
N#else
N#define MAP_LCDIDDIndexedRead                                                 \
N        LCDIDDIndexedRead
X#define MAP_LCDIDDIndexedRead                                                         LCDIDDIndexedRead
N#endif
N#ifdef ROM_LCDIDDIndexedWrite
S#define MAP_LCDIDDIndexedWrite                                                \
S        ROM_LCDIDDIndexedWrite
X#define MAP_LCDIDDIndexedWrite                                                        ROM_LCDIDDIndexedWrite
N#else
N#define MAP_LCDIDDIndexedWrite                                                \
N        LCDIDDIndexedWrite
X#define MAP_LCDIDDIndexedWrite                                                        LCDIDDIndexedWrite
N#endif
N#ifdef ROM_LCDIDDStatusRead
S#define MAP_LCDIDDStatusRead                                                  \
S        ROM_LCDIDDStatusRead
X#define MAP_LCDIDDStatusRead                                                          ROM_LCDIDDStatusRead
N#else
N#define MAP_LCDIDDStatusRead                                                  \
N        LCDIDDStatusRead
X#define MAP_LCDIDDStatusRead                                                          LCDIDDStatusRead
N#endif
N#ifdef ROM_LCDIDDTimingSet
S#define MAP_LCDIDDTimingSet                                                   \
S        ROM_LCDIDDTimingSet
X#define MAP_LCDIDDTimingSet                                                           ROM_LCDIDDTimingSet
N#else
N#define MAP_LCDIDDTimingSet                                                   \
N        LCDIDDTimingSet
X#define MAP_LCDIDDTimingSet                                                           LCDIDDTimingSet
N#endif
N#ifdef ROM_LCDIntClear
S#define MAP_LCDIntClear                                                       \
S        ROM_LCDIntClear
X#define MAP_LCDIntClear                                                               ROM_LCDIntClear
N#else
N#define MAP_LCDIntClear                                                       \
N        LCDIntClear
X#define MAP_LCDIntClear                                                               LCDIntClear
N#endif
N#ifdef ROM_LCDIntDisable
S#define MAP_LCDIntDisable                                                     \
S        ROM_LCDIntDisable
X#define MAP_LCDIntDisable                                                             ROM_LCDIntDisable
N#else
N#define MAP_LCDIntDisable                                                     \
N        LCDIntDisable
X#define MAP_LCDIntDisable                                                             LCDIntDisable
N#endif
N#ifdef ROM_LCDIntEnable
S#define MAP_LCDIntEnable                                                      \
S        ROM_LCDIntEnable
X#define MAP_LCDIntEnable                                                              ROM_LCDIntEnable
N#else
N#define MAP_LCDIntEnable                                                      \
N        LCDIntEnable
X#define MAP_LCDIntEnable                                                              LCDIntEnable
N#endif
N#ifdef ROM_LCDModeSet
S#define MAP_LCDModeSet                                                        \
S        ROM_LCDModeSet
X#define MAP_LCDModeSet                                                                ROM_LCDModeSet
N#else
N#define MAP_LCDModeSet                                                        \
N        LCDModeSet
X#define MAP_LCDModeSet                                                                LCDModeSet
N#endif
N#ifdef ROM_LCDRasterACBiasIntCountSet
S#define MAP_LCDRasterACBiasIntCountSet                                        \
S        ROM_LCDRasterACBiasIntCountSet
X#define MAP_LCDRasterACBiasIntCountSet                                                ROM_LCDRasterACBiasIntCountSet
N#else
N#define MAP_LCDRasterACBiasIntCountSet                                        \
N        LCDRasterACBiasIntCountSet
X#define MAP_LCDRasterACBiasIntCountSet                                                LCDRasterACBiasIntCountSet
N#endif
N#ifdef ROM_LCDRasterConfigSet
S#define MAP_LCDRasterConfigSet                                                \
S        ROM_LCDRasterConfigSet
X#define MAP_LCDRasterConfigSet                                                        ROM_LCDRasterConfigSet
N#else
N#define MAP_LCDRasterConfigSet                                                \
N        LCDRasterConfigSet
X#define MAP_LCDRasterConfigSet                                                        LCDRasterConfigSet
N#endif
N#ifdef ROM_LCDRasterDisable
S#define MAP_LCDRasterDisable                                                  \
S        ROM_LCDRasterDisable
X#define MAP_LCDRasterDisable                                                          ROM_LCDRasterDisable
N#else
N#define MAP_LCDRasterDisable                                                  \
N        LCDRasterDisable
X#define MAP_LCDRasterDisable                                                          LCDRasterDisable
N#endif
N#ifdef ROM_LCDRasterEnable
S#define MAP_LCDRasterEnable                                                   \
S        ROM_LCDRasterEnable
X#define MAP_LCDRasterEnable                                                           ROM_LCDRasterEnable
N#else
N#define MAP_LCDRasterEnable                                                   \
N        LCDRasterEnable
X#define MAP_LCDRasterEnable                                                           LCDRasterEnable
N#endif
N#ifdef ROM_LCDRasterFrameBufferSet
S#define MAP_LCDRasterFrameBufferSet                                           \
S        ROM_LCDRasterFrameBufferSet
X#define MAP_LCDRasterFrameBufferSet                                                   ROM_LCDRasterFrameBufferSet
N#else
N#define MAP_LCDRasterFrameBufferSet                                           \
N        LCDRasterFrameBufferSet
X#define MAP_LCDRasterFrameBufferSet                                                   LCDRasterFrameBufferSet
N#endif
N#ifdef ROM_LCDRasterPaletteSet
S#define MAP_LCDRasterPaletteSet                                               \
S        ROM_LCDRasterPaletteSet
X#define MAP_LCDRasterPaletteSet                                                       ROM_LCDRasterPaletteSet
N#else
N#define MAP_LCDRasterPaletteSet                                               \
N        LCDRasterPaletteSet
X#define MAP_LCDRasterPaletteSet                                                       LCDRasterPaletteSet
N#endif
N#ifdef ROM_LCDRasterSubPanelConfigSet
S#define MAP_LCDRasterSubPanelConfigSet                                        \
S        ROM_LCDRasterSubPanelConfigSet
X#define MAP_LCDRasterSubPanelConfigSet                                                ROM_LCDRasterSubPanelConfigSet
N#else
N#define MAP_LCDRasterSubPanelConfigSet                                        \
N        LCDRasterSubPanelConfigSet
X#define MAP_LCDRasterSubPanelConfigSet                                                LCDRasterSubPanelConfigSet
N#endif
N#ifdef ROM_LCDRasterSubPanelDisable
S#define MAP_LCDRasterSubPanelDisable                                          \
S        ROM_LCDRasterSubPanelDisable
X#define MAP_LCDRasterSubPanelDisable                                                  ROM_LCDRasterSubPanelDisable
N#else
N#define MAP_LCDRasterSubPanelDisable                                          \
N        LCDRasterSubPanelDisable
X#define MAP_LCDRasterSubPanelDisable                                                  LCDRasterSubPanelDisable
N#endif
N#ifdef ROM_LCDRasterSubPanelEnable
S#define MAP_LCDRasterSubPanelEnable                                           \
S        ROM_LCDRasterSubPanelEnable
X#define MAP_LCDRasterSubPanelEnable                                                   ROM_LCDRasterSubPanelEnable
N#else
N#define MAP_LCDRasterSubPanelEnable                                           \
N        LCDRasterSubPanelEnable
X#define MAP_LCDRasterSubPanelEnable                                                   LCDRasterSubPanelEnable
N#endif
N#ifdef ROM_LCDRasterTimingSet
S#define MAP_LCDRasterTimingSet                                                \
S        ROM_LCDRasterTimingSet
X#define MAP_LCDRasterTimingSet                                                        ROM_LCDRasterTimingSet
N#else
N#define MAP_LCDRasterTimingSet                                                \
N        LCDRasterTimingSet
X#define MAP_LCDRasterTimingSet                                                        LCDRasterTimingSet
N#endif
N#ifdef ROM_LCDRasterEnabled
S#define MAP_LCDRasterEnabled                                                  \
S        ROM_LCDRasterEnabled
X#define MAP_LCDRasterEnabled                                                          ROM_LCDRasterEnabled
N#else
N#define MAP_LCDRasterEnabled                                                  \
N        LCDRasterEnabled
X#define MAP_LCDRasterEnabled                                                          LCDRasterEnabled
N#endif
N
N//*****************************************************************************
N//
N// Macros for the MPU API.
N//
N//*****************************************************************************
N#ifdef ROM_MPUEnable
N#define MAP_MPUEnable                                                         \
N        ROM_MPUEnable
X#define MAP_MPUEnable                                                                 ROM_MPUEnable
N#else
S#define MAP_MPUEnable                                                         \
S        MPUEnable
X#define MAP_MPUEnable                                                                 MPUEnable
N#endif
N#ifdef ROM_MPUDisable
N#define MAP_MPUDisable                                                        \
N        ROM_MPUDisable
X#define MAP_MPUDisable                                                                ROM_MPUDisable
N#else
S#define MAP_MPUDisable                                                        \
S        MPUDisable
X#define MAP_MPUDisable                                                                MPUDisable
N#endif
N#ifdef ROM_MPURegionCountGet
N#define MAP_MPURegionCountGet                                                 \
N        ROM_MPURegionCountGet
X#define MAP_MPURegionCountGet                                                         ROM_MPURegionCountGet
N#else
S#define MAP_MPURegionCountGet                                                 \
S        MPURegionCountGet
X#define MAP_MPURegionCountGet                                                         MPURegionCountGet
N#endif
N#ifdef ROM_MPURegionEnable
N#define MAP_MPURegionEnable                                                   \
N        ROM_MPURegionEnable
X#define MAP_MPURegionEnable                                                           ROM_MPURegionEnable
N#else
S#define MAP_MPURegionEnable                                                   \
S        MPURegionEnable
X#define MAP_MPURegionEnable                                                           MPURegionEnable
N#endif
N#ifdef ROM_MPURegionDisable
N#define MAP_MPURegionDisable                                                  \
N        ROM_MPURegionDisable
X#define MAP_MPURegionDisable                                                          ROM_MPURegionDisable
N#else
S#define MAP_MPURegionDisable                                                  \
S        MPURegionDisable
X#define MAP_MPURegionDisable                                                          MPURegionDisable
N#endif
N#ifdef ROM_MPURegionSet
N#define MAP_MPURegionSet                                                      \
N        ROM_MPURegionSet
X#define MAP_MPURegionSet                                                              ROM_MPURegionSet
N#else
S#define MAP_MPURegionSet                                                      \
S        MPURegionSet
X#define MAP_MPURegionSet                                                              MPURegionSet
N#endif
N#ifdef ROM_MPURegionGet
N#define MAP_MPURegionGet                                                      \
N        ROM_MPURegionGet
X#define MAP_MPURegionGet                                                              ROM_MPURegionGet
N#else
S#define MAP_MPURegionGet                                                      \
S        MPURegionGet
X#define MAP_MPURegionGet                                                              MPURegionGet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the OneWire API.
N//
N//*****************************************************************************
N#ifdef ROM_OneWireIntStatus
S#define MAP_OneWireIntStatus                                                  \
S        ROM_OneWireIntStatus
X#define MAP_OneWireIntStatus                                                          ROM_OneWireIntStatus
N#else
N#define MAP_OneWireIntStatus                                                  \
N        OneWireIntStatus
X#define MAP_OneWireIntStatus                                                          OneWireIntStatus
N#endif
N#ifdef ROM_OneWireBusReset
S#define MAP_OneWireBusReset                                                   \
S        ROM_OneWireBusReset
X#define MAP_OneWireBusReset                                                           ROM_OneWireBusReset
N#else
N#define MAP_OneWireBusReset                                                   \
N        OneWireBusReset
X#define MAP_OneWireBusReset                                                           OneWireBusReset
N#endif
N#ifdef ROM_OneWireBusStatus
S#define MAP_OneWireBusStatus                                                  \
S        ROM_OneWireBusStatus
X#define MAP_OneWireBusStatus                                                          ROM_OneWireBusStatus
N#else
N#define MAP_OneWireBusStatus                                                  \
N        OneWireBusStatus
X#define MAP_OneWireBusStatus                                                          OneWireBusStatus
N#endif
N#ifdef ROM_OneWireDataGet
S#define MAP_OneWireDataGet                                                    \
S        ROM_OneWireDataGet
X#define MAP_OneWireDataGet                                                            ROM_OneWireDataGet
N#else
N#define MAP_OneWireDataGet                                                    \
N        OneWireDataGet
X#define MAP_OneWireDataGet                                                            OneWireDataGet
N#endif
N#ifdef ROM_OneWireDataGetNonBlocking
S#define MAP_OneWireDataGetNonBlocking                                         \
S        ROM_OneWireDataGetNonBlocking
X#define MAP_OneWireDataGetNonBlocking                                                 ROM_OneWireDataGetNonBlocking
N#else
N#define MAP_OneWireDataGetNonBlocking                                         \
N        OneWireDataGetNonBlocking
X#define MAP_OneWireDataGetNonBlocking                                                 OneWireDataGetNonBlocking
N#endif
N#ifdef ROM_OneWireInit
S#define MAP_OneWireInit                                                       \
S        ROM_OneWireInit
X#define MAP_OneWireInit                                                               ROM_OneWireInit
N#else
N#define MAP_OneWireInit                                                       \
N        OneWireInit
X#define MAP_OneWireInit                                                               OneWireInit
N#endif
N#ifdef ROM_OneWireIntClear
S#define MAP_OneWireIntClear                                                   \
S        ROM_OneWireIntClear
X#define MAP_OneWireIntClear                                                           ROM_OneWireIntClear
N#else
N#define MAP_OneWireIntClear                                                   \
N        OneWireIntClear
X#define MAP_OneWireIntClear                                                           OneWireIntClear
N#endif
N#ifdef ROM_OneWireIntDisable
S#define MAP_OneWireIntDisable                                                 \
S        ROM_OneWireIntDisable
X#define MAP_OneWireIntDisable                                                         ROM_OneWireIntDisable
N#else
N#define MAP_OneWireIntDisable                                                 \
N        OneWireIntDisable
X#define MAP_OneWireIntDisable                                                         OneWireIntDisable
N#endif
N#ifdef ROM_OneWireIntEnable
S#define MAP_OneWireIntEnable                                                  \
S        ROM_OneWireIntEnable
X#define MAP_OneWireIntEnable                                                          ROM_OneWireIntEnable
N#else
N#define MAP_OneWireIntEnable                                                  \
N        OneWireIntEnable
X#define MAP_OneWireIntEnable                                                          OneWireIntEnable
N#endif
N#ifdef ROM_OneWireTransaction
S#define MAP_OneWireTransaction                                                \
S        ROM_OneWireTransaction
X#define MAP_OneWireTransaction                                                        ROM_OneWireTransaction
N#else
N#define MAP_OneWireTransaction                                                \
N        OneWireTransaction
X#define MAP_OneWireTransaction                                                        OneWireTransaction
N#endif
N#ifdef ROM_OneWireDMADisable
S#define MAP_OneWireDMADisable                                                 \
S        ROM_OneWireDMADisable
X#define MAP_OneWireDMADisable                                                         ROM_OneWireDMADisable
N#else
N#define MAP_OneWireDMADisable                                                 \
N        OneWireDMADisable
X#define MAP_OneWireDMADisable                                                         OneWireDMADisable
N#endif
N#ifdef ROM_OneWireDMAEnable
S#define MAP_OneWireDMAEnable                                                  \
S        ROM_OneWireDMAEnable
X#define MAP_OneWireDMAEnable                                                          ROM_OneWireDMAEnable
N#else
N#define MAP_OneWireDMAEnable                                                  \
N        OneWireDMAEnable
X#define MAP_OneWireDMAEnable                                                          OneWireDMAEnable
N#endif
N
N//*****************************************************************************
N//
N// Macros for the PWM API.
N//
N//*****************************************************************************
N#ifdef ROM_PWMPulseWidthSet
N#define MAP_PWMPulseWidthSet                                                  \
N        ROM_PWMPulseWidthSet
X#define MAP_PWMPulseWidthSet                                                          ROM_PWMPulseWidthSet
N#else
S#define MAP_PWMPulseWidthSet                                                  \
S        PWMPulseWidthSet
X#define MAP_PWMPulseWidthSet                                                          PWMPulseWidthSet
N#endif
N#ifdef ROM_PWMGenConfigure
N#define MAP_PWMGenConfigure                                                   \
N        ROM_PWMGenConfigure
X#define MAP_PWMGenConfigure                                                           ROM_PWMGenConfigure
N#else
S#define MAP_PWMGenConfigure                                                   \
S        PWMGenConfigure
X#define MAP_PWMGenConfigure                                                           PWMGenConfigure
N#endif
N#ifdef ROM_PWMGenPeriodSet
N#define MAP_PWMGenPeriodSet                                                   \
N        ROM_PWMGenPeriodSet
X#define MAP_PWMGenPeriodSet                                                           ROM_PWMGenPeriodSet
N#else
S#define MAP_PWMGenPeriodSet                                                   \
S        PWMGenPeriodSet
X#define MAP_PWMGenPeriodSet                                                           PWMGenPeriodSet
N#endif
N#ifdef ROM_PWMGenPeriodGet
N#define MAP_PWMGenPeriodGet                                                   \
N        ROM_PWMGenPeriodGet
X#define MAP_PWMGenPeriodGet                                                           ROM_PWMGenPeriodGet
N#else
S#define MAP_PWMGenPeriodGet                                                   \
S        PWMGenPeriodGet
X#define MAP_PWMGenPeriodGet                                                           PWMGenPeriodGet
N#endif
N#ifdef ROM_PWMGenEnable
N#define MAP_PWMGenEnable                                                      \
N        ROM_PWMGenEnable
X#define MAP_PWMGenEnable                                                              ROM_PWMGenEnable
N#else
S#define MAP_PWMGenEnable                                                      \
S        PWMGenEnable
X#define MAP_PWMGenEnable                                                              PWMGenEnable
N#endif
N#ifdef ROM_PWMGenDisable
N#define MAP_PWMGenDisable                                                     \
N        ROM_PWMGenDisable
X#define MAP_PWMGenDisable                                                             ROM_PWMGenDisable
N#else
S#define MAP_PWMGenDisable                                                     \
S        PWMGenDisable
X#define MAP_PWMGenDisable                                                             PWMGenDisable
N#endif
N#ifdef ROM_PWMPulseWidthGet
N#define MAP_PWMPulseWidthGet                                                  \
N        ROM_PWMPulseWidthGet
X#define MAP_PWMPulseWidthGet                                                          ROM_PWMPulseWidthGet
N#else
S#define MAP_PWMPulseWidthGet                                                  \
S        PWMPulseWidthGet
X#define MAP_PWMPulseWidthGet                                                          PWMPulseWidthGet
N#endif
N#ifdef ROM_PWMDeadBandEnable
N#define MAP_PWMDeadBandEnable                                                 \
N        ROM_PWMDeadBandEnable
X#define MAP_PWMDeadBandEnable                                                         ROM_PWMDeadBandEnable
N#else
S#define MAP_PWMDeadBandEnable                                                 \
S        PWMDeadBandEnable
X#define MAP_PWMDeadBandEnable                                                         PWMDeadBandEnable
N#endif
N#ifdef ROM_PWMDeadBandDisable
N#define MAP_PWMDeadBandDisable                                                \
N        ROM_PWMDeadBandDisable
X#define MAP_PWMDeadBandDisable                                                        ROM_PWMDeadBandDisable
N#else
S#define MAP_PWMDeadBandDisable                                                \
S        PWMDeadBandDisable
X#define MAP_PWMDeadBandDisable                                                        PWMDeadBandDisable
N#endif
N#ifdef ROM_PWMSyncUpdate
N#define MAP_PWMSyncUpdate                                                     \
N        ROM_PWMSyncUpdate
X#define MAP_PWMSyncUpdate                                                             ROM_PWMSyncUpdate
N#else
S#define MAP_PWMSyncUpdate                                                     \
S        PWMSyncUpdate
X#define MAP_PWMSyncUpdate                                                             PWMSyncUpdate
N#endif
N#ifdef ROM_PWMSyncTimeBase
N#define MAP_PWMSyncTimeBase                                                   \
N        ROM_PWMSyncTimeBase
X#define MAP_PWMSyncTimeBase                                                           ROM_PWMSyncTimeBase
N#else
S#define MAP_PWMSyncTimeBase                                                   \
S        PWMSyncTimeBase
X#define MAP_PWMSyncTimeBase                                                           PWMSyncTimeBase
N#endif
N#ifdef ROM_PWMOutputState
N#define MAP_PWMOutputState                                                    \
N        ROM_PWMOutputState
X#define MAP_PWMOutputState                                                            ROM_PWMOutputState
N#else
S#define MAP_PWMOutputState                                                    \
S        PWMOutputState
X#define MAP_PWMOutputState                                                            PWMOutputState
N#endif
N#ifdef ROM_PWMOutputInvert
N#define MAP_PWMOutputInvert                                                   \
N        ROM_PWMOutputInvert
X#define MAP_PWMOutputInvert                                                           ROM_PWMOutputInvert
N#else
S#define MAP_PWMOutputInvert                                                   \
S        PWMOutputInvert
X#define MAP_PWMOutputInvert                                                           PWMOutputInvert
N#endif
N#ifdef ROM_PWMOutputFault
N#define MAP_PWMOutputFault                                                    \
N        ROM_PWMOutputFault
X#define MAP_PWMOutputFault                                                            ROM_PWMOutputFault
N#else
S#define MAP_PWMOutputFault                                                    \
S        PWMOutputFault
X#define MAP_PWMOutputFault                                                            PWMOutputFault
N#endif
N#ifdef ROM_PWMGenIntTrigEnable
N#define MAP_PWMGenIntTrigEnable                                               \
N        ROM_PWMGenIntTrigEnable
X#define MAP_PWMGenIntTrigEnable                                                       ROM_PWMGenIntTrigEnable
N#else
S#define MAP_PWMGenIntTrigEnable                                               \
S        PWMGenIntTrigEnable
X#define MAP_PWMGenIntTrigEnable                                                       PWMGenIntTrigEnable
N#endif
N#ifdef ROM_PWMGenIntTrigDisable
N#define MAP_PWMGenIntTrigDisable                                              \
N        ROM_PWMGenIntTrigDisable
X#define MAP_PWMGenIntTrigDisable                                                      ROM_PWMGenIntTrigDisable
N#else
S#define MAP_PWMGenIntTrigDisable                                              \
S        PWMGenIntTrigDisable
X#define MAP_PWMGenIntTrigDisable                                                      PWMGenIntTrigDisable
N#endif
N#ifdef ROM_PWMGenIntStatus
N#define MAP_PWMGenIntStatus                                                   \
N        ROM_PWMGenIntStatus
X#define MAP_PWMGenIntStatus                                                           ROM_PWMGenIntStatus
N#else
S#define MAP_PWMGenIntStatus                                                   \
S        PWMGenIntStatus
X#define MAP_PWMGenIntStatus                                                           PWMGenIntStatus
N#endif
N#ifdef ROM_PWMGenIntClear
N#define MAP_PWMGenIntClear                                                    \
N        ROM_PWMGenIntClear
X#define MAP_PWMGenIntClear                                                            ROM_PWMGenIntClear
N#else
S#define MAP_PWMGenIntClear                                                    \
S        PWMGenIntClear
X#define MAP_PWMGenIntClear                                                            PWMGenIntClear
N#endif
N#ifdef ROM_PWMIntEnable
N#define MAP_PWMIntEnable                                                      \
N        ROM_PWMIntEnable
X#define MAP_PWMIntEnable                                                              ROM_PWMIntEnable
N#else
S#define MAP_PWMIntEnable                                                      \
S        PWMIntEnable
X#define MAP_PWMIntEnable                                                              PWMIntEnable
N#endif
N#ifdef ROM_PWMIntDisable
N#define MAP_PWMIntDisable                                                     \
N        ROM_PWMIntDisable
X#define MAP_PWMIntDisable                                                             ROM_PWMIntDisable
N#else
S#define MAP_PWMIntDisable                                                     \
S        PWMIntDisable
X#define MAP_PWMIntDisable                                                             PWMIntDisable
N#endif
N#ifdef ROM_PWMFaultIntClear
N#define MAP_PWMFaultIntClear                                                  \
N        ROM_PWMFaultIntClear
X#define MAP_PWMFaultIntClear                                                          ROM_PWMFaultIntClear
N#else
S#define MAP_PWMFaultIntClear                                                  \
S        PWMFaultIntClear
X#define MAP_PWMFaultIntClear                                                          PWMFaultIntClear
N#endif
N#ifdef ROM_PWMIntStatus
N#define MAP_PWMIntStatus                                                      \
N        ROM_PWMIntStatus
X#define MAP_PWMIntStatus                                                              ROM_PWMIntStatus
N#else
S#define MAP_PWMIntStatus                                                      \
S        PWMIntStatus
X#define MAP_PWMIntStatus                                                              PWMIntStatus
N#endif
N#ifdef ROM_PWMOutputFaultLevel
N#define MAP_PWMOutputFaultLevel                                               \
N        ROM_PWMOutputFaultLevel
X#define MAP_PWMOutputFaultLevel                                                       ROM_PWMOutputFaultLevel
N#else
S#define MAP_PWMOutputFaultLevel                                               \
S        PWMOutputFaultLevel
X#define MAP_PWMOutputFaultLevel                                                       PWMOutputFaultLevel
N#endif
N#ifdef ROM_PWMFaultIntClearExt
N#define MAP_PWMFaultIntClearExt                                               \
N        ROM_PWMFaultIntClearExt
X#define MAP_PWMFaultIntClearExt                                                       ROM_PWMFaultIntClearExt
N#else
S#define MAP_PWMFaultIntClearExt                                               \
S        PWMFaultIntClearExt
X#define MAP_PWMFaultIntClearExt                                                       PWMFaultIntClearExt
N#endif
N#ifdef ROM_PWMGenFaultConfigure
N#define MAP_PWMGenFaultConfigure                                              \
N        ROM_PWMGenFaultConfigure
X#define MAP_PWMGenFaultConfigure                                                      ROM_PWMGenFaultConfigure
N#else
S#define MAP_PWMGenFaultConfigure                                              \
S        PWMGenFaultConfigure
X#define MAP_PWMGenFaultConfigure                                                      PWMGenFaultConfigure
N#endif
N#ifdef ROM_PWMGenFaultTriggerSet
N#define MAP_PWMGenFaultTriggerSet                                             \
N        ROM_PWMGenFaultTriggerSet
X#define MAP_PWMGenFaultTriggerSet                                                     ROM_PWMGenFaultTriggerSet
N#else
S#define MAP_PWMGenFaultTriggerSet                                             \
S        PWMGenFaultTriggerSet
X#define MAP_PWMGenFaultTriggerSet                                                     PWMGenFaultTriggerSet
N#endif
N#ifdef ROM_PWMGenFaultTriggerGet
N#define MAP_PWMGenFaultTriggerGet                                             \
N        ROM_PWMGenFaultTriggerGet
X#define MAP_PWMGenFaultTriggerGet                                                     ROM_PWMGenFaultTriggerGet
N#else
S#define MAP_PWMGenFaultTriggerGet                                             \
S        PWMGenFaultTriggerGet
X#define MAP_PWMGenFaultTriggerGet                                                     PWMGenFaultTriggerGet
N#endif
N#ifdef ROM_PWMGenFaultStatus
N#define MAP_PWMGenFaultStatus                                                 \
N        ROM_PWMGenFaultStatus
X#define MAP_PWMGenFaultStatus                                                         ROM_PWMGenFaultStatus
N#else
S#define MAP_PWMGenFaultStatus                                                 \
S        PWMGenFaultStatus
X#define MAP_PWMGenFaultStatus                                                         PWMGenFaultStatus
N#endif
N#ifdef ROM_PWMGenFaultClear
N#define MAP_PWMGenFaultClear                                                  \
N        ROM_PWMGenFaultClear
X#define MAP_PWMGenFaultClear                                                          ROM_PWMGenFaultClear
N#else
S#define MAP_PWMGenFaultClear                                                  \
S        PWMGenFaultClear
X#define MAP_PWMGenFaultClear                                                          PWMGenFaultClear
N#endif
N#ifdef ROM_PWMClockSet
S#define MAP_PWMClockSet                                                       \
S        ROM_PWMClockSet
X#define MAP_PWMClockSet                                                               ROM_PWMClockSet
N#else
N#define MAP_PWMClockSet                                                       \
N        PWMClockSet
X#define MAP_PWMClockSet                                                               PWMClockSet
N#endif
N#ifdef ROM_PWMClockGet
S#define MAP_PWMClockGet                                                       \
S        ROM_PWMClockGet
X#define MAP_PWMClockGet                                                               ROM_PWMClockGet
N#else
N#define MAP_PWMClockGet                                                       \
N        PWMClockGet
X#define MAP_PWMClockGet                                                               PWMClockGet
N#endif
N#ifdef ROM_PWMOutputUpdateMode
N#define MAP_PWMOutputUpdateMode                                               \
N        ROM_PWMOutputUpdateMode
X#define MAP_PWMOutputUpdateMode                                                       ROM_PWMOutputUpdateMode
N#else
S#define MAP_PWMOutputUpdateMode                                               \
S        PWMOutputUpdateMode
X#define MAP_PWMOutputUpdateMode                                                       PWMOutputUpdateMode
N#endif
N
N//*****************************************************************************
N//
N// Macros for the QEI API.
N//
N//*****************************************************************************
N#ifdef ROM_QEIPositionGet
N#define MAP_QEIPositionGet                                                    \
N        ROM_QEIPositionGet
X#define MAP_QEIPositionGet                                                            ROM_QEIPositionGet
N#else
S#define MAP_QEIPositionGet                                                    \
S        QEIPositionGet
X#define MAP_QEIPositionGet                                                            QEIPositionGet
N#endif
N#ifdef ROM_QEIEnable
N#define MAP_QEIEnable                                                         \
N        ROM_QEIEnable
X#define MAP_QEIEnable                                                                 ROM_QEIEnable
N#else
S#define MAP_QEIEnable                                                         \
S        QEIEnable
X#define MAP_QEIEnable                                                                 QEIEnable
N#endif
N#ifdef ROM_QEIDisable
N#define MAP_QEIDisable                                                        \
N        ROM_QEIDisable
X#define MAP_QEIDisable                                                                ROM_QEIDisable
N#else
S#define MAP_QEIDisable                                                        \
S        QEIDisable
X#define MAP_QEIDisable                                                                QEIDisable
N#endif
N#ifdef ROM_QEIConfigure
N#define MAP_QEIConfigure                                                      \
N        ROM_QEIConfigure
X#define MAP_QEIConfigure                                                              ROM_QEIConfigure
N#else
S#define MAP_QEIConfigure                                                      \
S        QEIConfigure
X#define MAP_QEIConfigure                                                              QEIConfigure
N#endif
N#ifdef ROM_QEIPositionSet
N#define MAP_QEIPositionSet                                                    \
N        ROM_QEIPositionSet
X#define MAP_QEIPositionSet                                                            ROM_QEIPositionSet
N#else
S#define MAP_QEIPositionSet                                                    \
S        QEIPositionSet
X#define MAP_QEIPositionSet                                                            QEIPositionSet
N#endif
N#ifdef ROM_QEIDirectionGet
N#define MAP_QEIDirectionGet                                                   \
N        ROM_QEIDirectionGet
X#define MAP_QEIDirectionGet                                                           ROM_QEIDirectionGet
N#else
S#define MAP_QEIDirectionGet                                                   \
S        QEIDirectionGet
X#define MAP_QEIDirectionGet                                                           QEIDirectionGet
N#endif
N#ifdef ROM_QEIErrorGet
N#define MAP_QEIErrorGet                                                       \
N        ROM_QEIErrorGet
X#define MAP_QEIErrorGet                                                               ROM_QEIErrorGet
N#else
S#define MAP_QEIErrorGet                                                       \
S        QEIErrorGet
X#define MAP_QEIErrorGet                                                               QEIErrorGet
N#endif
N#ifdef ROM_QEIVelocityEnable
N#define MAP_QEIVelocityEnable                                                 \
N        ROM_QEIVelocityEnable
X#define MAP_QEIVelocityEnable                                                         ROM_QEIVelocityEnable
N#else
S#define MAP_QEIVelocityEnable                                                 \
S        QEIVelocityEnable
X#define MAP_QEIVelocityEnable                                                         QEIVelocityEnable
N#endif
N#ifdef ROM_QEIVelocityDisable
N#define MAP_QEIVelocityDisable                                                \
N        ROM_QEIVelocityDisable
X#define MAP_QEIVelocityDisable                                                        ROM_QEIVelocityDisable
N#else
S#define MAP_QEIVelocityDisable                                                \
S        QEIVelocityDisable
X#define MAP_QEIVelocityDisable                                                        QEIVelocityDisable
N#endif
N#ifdef ROM_QEIVelocityConfigure
N#define MAP_QEIVelocityConfigure                                              \
N        ROM_QEIVelocityConfigure
X#define MAP_QEIVelocityConfigure                                                      ROM_QEIVelocityConfigure
N#else
S#define MAP_QEIVelocityConfigure                                              \
S        QEIVelocityConfigure
X#define MAP_QEIVelocityConfigure                                                      QEIVelocityConfigure
N#endif
N#ifdef ROM_QEIVelocityGet
N#define MAP_QEIVelocityGet                                                    \
N        ROM_QEIVelocityGet
X#define MAP_QEIVelocityGet                                                            ROM_QEIVelocityGet
N#else
S#define MAP_QEIVelocityGet                                                    \
S        QEIVelocityGet
X#define MAP_QEIVelocityGet                                                            QEIVelocityGet
N#endif
N#ifdef ROM_QEIIntEnable
N#define MAP_QEIIntEnable                                                      \
N        ROM_QEIIntEnable
X#define MAP_QEIIntEnable                                                              ROM_QEIIntEnable
N#else
S#define MAP_QEIIntEnable                                                      \
S        QEIIntEnable
X#define MAP_QEIIntEnable                                                              QEIIntEnable
N#endif
N#ifdef ROM_QEIIntDisable
N#define MAP_QEIIntDisable                                                     \
N        ROM_QEIIntDisable
X#define MAP_QEIIntDisable                                                             ROM_QEIIntDisable
N#else
S#define MAP_QEIIntDisable                                                     \
S        QEIIntDisable
X#define MAP_QEIIntDisable                                                             QEIIntDisable
N#endif
N#ifdef ROM_QEIIntStatus
N#define MAP_QEIIntStatus                                                      \
N        ROM_QEIIntStatus
X#define MAP_QEIIntStatus                                                              ROM_QEIIntStatus
N#else
S#define MAP_QEIIntStatus                                                      \
S        QEIIntStatus
X#define MAP_QEIIntStatus                                                              QEIIntStatus
N#endif
N#ifdef ROM_QEIIntClear
N#define MAP_QEIIntClear                                                       \
N        ROM_QEIIntClear
X#define MAP_QEIIntClear                                                               ROM_QEIIntClear
N#else
S#define MAP_QEIIntClear                                                       \
S        QEIIntClear
X#define MAP_QEIIntClear                                                               QEIIntClear
N#endif
N
N//*****************************************************************************
N//
N// Macros for the SHAMD5 API.
N//
N//*****************************************************************************
N#ifdef ROM_SHAMD5IntStatus
S#define MAP_SHAMD5IntStatus                                                   \
S        ROM_SHAMD5IntStatus
X#define MAP_SHAMD5IntStatus                                                           ROM_SHAMD5IntStatus
N#else
N#define MAP_SHAMD5IntStatus                                                   \
N        SHAMD5IntStatus
X#define MAP_SHAMD5IntStatus                                                           SHAMD5IntStatus
N#endif
N#ifdef ROM_SHAMD5ConfigSet
S#define MAP_SHAMD5ConfigSet                                                   \
S        ROM_SHAMD5ConfigSet
X#define MAP_SHAMD5ConfigSet                                                           ROM_SHAMD5ConfigSet
N#else
N#define MAP_SHAMD5ConfigSet                                                   \
N        SHAMD5ConfigSet
X#define MAP_SHAMD5ConfigSet                                                           SHAMD5ConfigSet
N#endif
N#ifdef ROM_SHAMD5DataProcess
S#define MAP_SHAMD5DataProcess                                                 \
S        ROM_SHAMD5DataProcess
X#define MAP_SHAMD5DataProcess                                                         ROM_SHAMD5DataProcess
N#else
N#define MAP_SHAMD5DataProcess                                                 \
N        SHAMD5DataProcess
X#define MAP_SHAMD5DataProcess                                                         SHAMD5DataProcess
N#endif
N#ifdef ROM_SHAMD5DataWrite
S#define MAP_SHAMD5DataWrite                                                   \
S        ROM_SHAMD5DataWrite
X#define MAP_SHAMD5DataWrite                                                           ROM_SHAMD5DataWrite
N#else
N#define MAP_SHAMD5DataWrite                                                   \
N        SHAMD5DataWrite
X#define MAP_SHAMD5DataWrite                                                           SHAMD5DataWrite
N#endif
N#ifdef ROM_SHAMD5DataWriteNonBlocking
S#define MAP_SHAMD5DataWriteNonBlocking                                        \
S        ROM_SHAMD5DataWriteNonBlocking
X#define MAP_SHAMD5DataWriteNonBlocking                                                ROM_SHAMD5DataWriteNonBlocking
N#else
N#define MAP_SHAMD5DataWriteNonBlocking                                        \
N        SHAMD5DataWriteNonBlocking
X#define MAP_SHAMD5DataWriteNonBlocking                                                SHAMD5DataWriteNonBlocking
N#endif
N#ifdef ROM_SHAMD5DMADisable
S#define MAP_SHAMD5DMADisable                                                  \
S        ROM_SHAMD5DMADisable
X#define MAP_SHAMD5DMADisable                                                          ROM_SHAMD5DMADisable
N#else
N#define MAP_SHAMD5DMADisable                                                  \
N        SHAMD5DMADisable
X#define MAP_SHAMD5DMADisable                                                          SHAMD5DMADisable
N#endif
N#ifdef ROM_SHAMD5DMAEnable
S#define MAP_SHAMD5DMAEnable                                                   \
S        ROM_SHAMD5DMAEnable
X#define MAP_SHAMD5DMAEnable                                                           ROM_SHAMD5DMAEnable
N#else
N#define MAP_SHAMD5DMAEnable                                                   \
N        SHAMD5DMAEnable
X#define MAP_SHAMD5DMAEnable                                                           SHAMD5DMAEnable
N#endif
N#ifdef ROM_SHAMD5HashLengthSet
S#define MAP_SHAMD5HashLengthSet                                               \
S        ROM_SHAMD5HashLengthSet
X#define MAP_SHAMD5HashLengthSet                                                       ROM_SHAMD5HashLengthSet
N#else
N#define MAP_SHAMD5HashLengthSet                                               \
N        SHAMD5HashLengthSet
X#define MAP_SHAMD5HashLengthSet                                                       SHAMD5HashLengthSet
N#endif
N#ifdef ROM_SHAMD5HMACKeySet
S#define MAP_SHAMD5HMACKeySet                                                  \
S        ROM_SHAMD5HMACKeySet
X#define MAP_SHAMD5HMACKeySet                                                          ROM_SHAMD5HMACKeySet
N#else
N#define MAP_SHAMD5HMACKeySet                                                  \
N        SHAMD5HMACKeySet
X#define MAP_SHAMD5HMACKeySet                                                          SHAMD5HMACKeySet
N#endif
N#ifdef ROM_SHAMD5HMACPPKeyGenerate
S#define MAP_SHAMD5HMACPPKeyGenerate                                           \
S        ROM_SHAMD5HMACPPKeyGenerate
X#define MAP_SHAMD5HMACPPKeyGenerate                                                   ROM_SHAMD5HMACPPKeyGenerate
N#else
N#define MAP_SHAMD5HMACPPKeyGenerate                                           \
N        SHAMD5HMACPPKeyGenerate
X#define MAP_SHAMD5HMACPPKeyGenerate                                                   SHAMD5HMACPPKeyGenerate
N#endif
N#ifdef ROM_SHAMD5HMACPPKeySet
S#define MAP_SHAMD5HMACPPKeySet                                                \
S        ROM_SHAMD5HMACPPKeySet
X#define MAP_SHAMD5HMACPPKeySet                                                        ROM_SHAMD5HMACPPKeySet
N#else
N#define MAP_SHAMD5HMACPPKeySet                                                \
N        SHAMD5HMACPPKeySet
X#define MAP_SHAMD5HMACPPKeySet                                                        SHAMD5HMACPPKeySet
N#endif
N#ifdef ROM_SHAMD5HMACProcess
S#define MAP_SHAMD5HMACProcess                                                 \
S        ROM_SHAMD5HMACProcess
X#define MAP_SHAMD5HMACProcess                                                         ROM_SHAMD5HMACProcess
N#else
N#define MAP_SHAMD5HMACProcess                                                 \
N        SHAMD5HMACProcess
X#define MAP_SHAMD5HMACProcess                                                         SHAMD5HMACProcess
N#endif
N#ifdef ROM_SHAMD5IntClear
S#define MAP_SHAMD5IntClear                                                    \
S        ROM_SHAMD5IntClear
X#define MAP_SHAMD5IntClear                                                            ROM_SHAMD5IntClear
N#else
N#define MAP_SHAMD5IntClear                                                    \
N        SHAMD5IntClear
X#define MAP_SHAMD5IntClear                                                            SHAMD5IntClear
N#endif
N#ifdef ROM_SHAMD5IntDisable
S#define MAP_SHAMD5IntDisable                                                  \
S        ROM_SHAMD5IntDisable
X#define MAP_SHAMD5IntDisable                                                          ROM_SHAMD5IntDisable
N#else
N#define MAP_SHAMD5IntDisable                                                  \
N        SHAMD5IntDisable
X#define MAP_SHAMD5IntDisable                                                          SHAMD5IntDisable
N#endif
N#ifdef ROM_SHAMD5IntEnable
S#define MAP_SHAMD5IntEnable                                                   \
S        ROM_SHAMD5IntEnable
X#define MAP_SHAMD5IntEnable                                                           ROM_SHAMD5IntEnable
N#else
N#define MAP_SHAMD5IntEnable                                                   \
N        SHAMD5IntEnable
X#define MAP_SHAMD5IntEnable                                                           SHAMD5IntEnable
N#endif
N#ifdef ROM_SHAMD5Reset
S#define MAP_SHAMD5Reset                                                       \
S        ROM_SHAMD5Reset
X#define MAP_SHAMD5Reset                                                               ROM_SHAMD5Reset
N#else
N#define MAP_SHAMD5Reset                                                       \
N        SHAMD5Reset
X#define MAP_SHAMD5Reset                                                               SHAMD5Reset
N#endif
N#ifdef ROM_SHAMD5ResultRead
S#define MAP_SHAMD5ResultRead                                                  \
S        ROM_SHAMD5ResultRead
X#define MAP_SHAMD5ResultRead                                                          ROM_SHAMD5ResultRead
N#else
N#define MAP_SHAMD5ResultRead                                                  \
N        SHAMD5ResultRead
X#define MAP_SHAMD5ResultRead                                                          SHAMD5ResultRead
N#endif
N
N//*****************************************************************************
N//
N// Macros for the SMBus API.
N//
N//*****************************************************************************
N#ifdef ROM_SMBusMasterIntProcess
N#define MAP_SMBusMasterIntProcess                                             \
N        ROM_SMBusMasterIntProcess
X#define MAP_SMBusMasterIntProcess                                                     ROM_SMBusMasterIntProcess
N#else
S#define MAP_SMBusMasterIntProcess                                             \
S        SMBusMasterIntProcess
X#define MAP_SMBusMasterIntProcess                                                     SMBusMasterIntProcess
N#endif
N#ifdef ROM_SMBusARPDisable
N#define MAP_SMBusARPDisable                                                   \
N        ROM_SMBusARPDisable
X#define MAP_SMBusARPDisable                                                           ROM_SMBusARPDisable
N#else
S#define MAP_SMBusARPDisable                                                   \
S        SMBusARPDisable
X#define MAP_SMBusARPDisable                                                           SMBusARPDisable
N#endif
N#ifdef ROM_SMBusARPEnable
N#define MAP_SMBusARPEnable                                                    \
N        ROM_SMBusARPEnable
X#define MAP_SMBusARPEnable                                                            ROM_SMBusARPEnable
N#else
S#define MAP_SMBusARPEnable                                                    \
S        SMBusARPEnable
X#define MAP_SMBusARPEnable                                                            SMBusARPEnable
N#endif
N#ifdef ROM_SMBusARPUDIDPacketDecode
N#define MAP_SMBusARPUDIDPacketDecode                                          \
N        ROM_SMBusARPUDIDPacketDecode
X#define MAP_SMBusARPUDIDPacketDecode                                                  ROM_SMBusARPUDIDPacketDecode
N#else
S#define MAP_SMBusARPUDIDPacketDecode                                          \
S        SMBusARPUDIDPacketDecode
X#define MAP_SMBusARPUDIDPacketDecode                                                  SMBusARPUDIDPacketDecode
N#endif
N#ifdef ROM_SMBusARPUDIDPacketEncode
N#define MAP_SMBusARPUDIDPacketEncode                                          \
N        ROM_SMBusARPUDIDPacketEncode
X#define MAP_SMBusARPUDIDPacketEncode                                                  ROM_SMBusARPUDIDPacketEncode
N#else
S#define MAP_SMBusARPUDIDPacketEncode                                          \
S        SMBusARPUDIDPacketEncode
X#define MAP_SMBusARPUDIDPacketEncode                                                  SMBusARPUDIDPacketEncode
N#endif
N#ifdef ROM_SMBusMasterARPAssignAddress
N#define MAP_SMBusMasterARPAssignAddress                                       \
N        ROM_SMBusMasterARPAssignAddress
X#define MAP_SMBusMasterARPAssignAddress                                               ROM_SMBusMasterARPAssignAddress
N#else
S#define MAP_SMBusMasterARPAssignAddress                                       \
S        SMBusMasterARPAssignAddress
X#define MAP_SMBusMasterARPAssignAddress                                               SMBusMasterARPAssignAddress
N#endif
N#ifdef ROM_SMBusMasterARPGetUDIDDir
N#define MAP_SMBusMasterARPGetUDIDDir                                          \
N        ROM_SMBusMasterARPGetUDIDDir
X#define MAP_SMBusMasterARPGetUDIDDir                                                  ROM_SMBusMasterARPGetUDIDDir
N#else
S#define MAP_SMBusMasterARPGetUDIDDir                                          \
S        SMBusMasterARPGetUDIDDir
X#define MAP_SMBusMasterARPGetUDIDDir                                                  SMBusMasterARPGetUDIDDir
N#endif
N#ifdef ROM_SMBusMasterARPGetUDIDGen
N#define MAP_SMBusMasterARPGetUDIDGen                                          \
N        ROM_SMBusMasterARPGetUDIDGen
X#define MAP_SMBusMasterARPGetUDIDGen                                                  ROM_SMBusMasterARPGetUDIDGen
N#else
S#define MAP_SMBusMasterARPGetUDIDGen                                          \
S        SMBusMasterARPGetUDIDGen
X#define MAP_SMBusMasterARPGetUDIDGen                                                  SMBusMasterARPGetUDIDGen
N#endif
N#ifdef ROM_SMBusMasterARPNotifyMaster
N#define MAP_SMBusMasterARPNotifyMaster                                        \
N        ROM_SMBusMasterARPNotifyMaster
X#define MAP_SMBusMasterARPNotifyMaster                                                ROM_SMBusMasterARPNotifyMaster
N#else
S#define MAP_SMBusMasterARPNotifyMaster                                        \
S        SMBusMasterARPNotifyMaster
X#define MAP_SMBusMasterARPNotifyMaster                                                SMBusMasterARPNotifyMaster
N#endif
N#ifdef ROM_SMBusMasterARPPrepareToARP
N#define MAP_SMBusMasterARPPrepareToARP                                        \
N        ROM_SMBusMasterARPPrepareToARP
X#define MAP_SMBusMasterARPPrepareToARP                                                ROM_SMBusMasterARPPrepareToARP
N#else
S#define MAP_SMBusMasterARPPrepareToARP                                        \
S        SMBusMasterARPPrepareToARP
X#define MAP_SMBusMasterARPPrepareToARP                                                SMBusMasterARPPrepareToARP
N#endif
N#ifdef ROM_SMBusMasterARPResetDeviceDir
N#define MAP_SMBusMasterARPResetDeviceDir                                      \
N        ROM_SMBusMasterARPResetDeviceDir
X#define MAP_SMBusMasterARPResetDeviceDir                                              ROM_SMBusMasterARPResetDeviceDir
N#else
S#define MAP_SMBusMasterARPResetDeviceDir                                      \
S        SMBusMasterARPResetDeviceDir
X#define MAP_SMBusMasterARPResetDeviceDir                                              SMBusMasterARPResetDeviceDir
N#endif
N#ifdef ROM_SMBusMasterARPResetDeviceGen
N#define MAP_SMBusMasterARPResetDeviceGen                                      \
N        ROM_SMBusMasterARPResetDeviceGen
X#define MAP_SMBusMasterARPResetDeviceGen                                              ROM_SMBusMasterARPResetDeviceGen
N#else
S#define MAP_SMBusMasterARPResetDeviceGen                                      \
S        SMBusMasterARPResetDeviceGen
X#define MAP_SMBusMasterARPResetDeviceGen                                              SMBusMasterARPResetDeviceGen
N#endif
N#ifdef ROM_SMBusMasterBlockProcessCall
N#define MAP_SMBusMasterBlockProcessCall                                       \
N        ROM_SMBusMasterBlockProcessCall
X#define MAP_SMBusMasterBlockProcessCall                                               ROM_SMBusMasterBlockProcessCall
N#else
S#define MAP_SMBusMasterBlockProcessCall                                       \
S        SMBusMasterBlockProcessCall
X#define MAP_SMBusMasterBlockProcessCall                                               SMBusMasterBlockProcessCall
N#endif
N#ifdef ROM_SMBusMasterBlockRead
N#define MAP_SMBusMasterBlockRead                                              \
N        ROM_SMBusMasterBlockRead
X#define MAP_SMBusMasterBlockRead                                                      ROM_SMBusMasterBlockRead
N#else
S#define MAP_SMBusMasterBlockRead                                              \
S        SMBusMasterBlockRead
X#define MAP_SMBusMasterBlockRead                                                      SMBusMasterBlockRead
N#endif
N#ifdef ROM_SMBusMasterBlockWrite
N#define MAP_SMBusMasterBlockWrite                                             \
N        ROM_SMBusMasterBlockWrite
X#define MAP_SMBusMasterBlockWrite                                                     ROM_SMBusMasterBlockWrite
N#else
S#define MAP_SMBusMasterBlockWrite                                             \
S        SMBusMasterBlockWrite
X#define MAP_SMBusMasterBlockWrite                                                     SMBusMasterBlockWrite
N#endif
N#ifdef ROM_SMBusMasterByteReceive
N#define MAP_SMBusMasterByteReceive                                            \
N        ROM_SMBusMasterByteReceive
X#define MAP_SMBusMasterByteReceive                                                    ROM_SMBusMasterByteReceive
N#else
S#define MAP_SMBusMasterByteReceive                                            \
S        SMBusMasterByteReceive
X#define MAP_SMBusMasterByteReceive                                                    SMBusMasterByteReceive
N#endif
N#ifdef ROM_SMBusMasterByteSend
N#define MAP_SMBusMasterByteSend                                               \
N        ROM_SMBusMasterByteSend
X#define MAP_SMBusMasterByteSend                                                       ROM_SMBusMasterByteSend
N#else
S#define MAP_SMBusMasterByteSend                                               \
S        SMBusMasterByteSend
X#define MAP_SMBusMasterByteSend                                                       SMBusMasterByteSend
N#endif
N#ifdef ROM_SMBusMasterByteWordRead
N#define MAP_SMBusMasterByteWordRead                                           \
N        ROM_SMBusMasterByteWordRead
X#define MAP_SMBusMasterByteWordRead                                                   ROM_SMBusMasterByteWordRead
N#else
S#define MAP_SMBusMasterByteWordRead                                           \
S        SMBusMasterByteWordRead
X#define MAP_SMBusMasterByteWordRead                                                   SMBusMasterByteWordRead
N#endif
N#ifdef ROM_SMBusMasterByteWordWrite
N#define MAP_SMBusMasterByteWordWrite                                          \
N        ROM_SMBusMasterByteWordWrite
X#define MAP_SMBusMasterByteWordWrite                                                  ROM_SMBusMasterByteWordWrite
N#else
S#define MAP_SMBusMasterByteWordWrite                                          \
S        SMBusMasterByteWordWrite
X#define MAP_SMBusMasterByteWordWrite                                                  SMBusMasterByteWordWrite
N#endif
N#ifdef ROM_SMBusMasterHostNotify
N#define MAP_SMBusMasterHostNotify                                             \
N        ROM_SMBusMasterHostNotify
X#define MAP_SMBusMasterHostNotify                                                     ROM_SMBusMasterHostNotify
N#else
S#define MAP_SMBusMasterHostNotify                                             \
S        SMBusMasterHostNotify
X#define MAP_SMBusMasterHostNotify                                                     SMBusMasterHostNotify
N#endif
N#ifdef ROM_SMBusMasterI2CRead
N#define MAP_SMBusMasterI2CRead                                                \
N        ROM_SMBusMasterI2CRead
X#define MAP_SMBusMasterI2CRead                                                        ROM_SMBusMasterI2CRead
N#else
S#define MAP_SMBusMasterI2CRead                                                \
S        SMBusMasterI2CRead
X#define MAP_SMBusMasterI2CRead                                                        SMBusMasterI2CRead
N#endif
N#ifdef ROM_SMBusMasterI2CWrite
N#define MAP_SMBusMasterI2CWrite                                               \
N        ROM_SMBusMasterI2CWrite
X#define MAP_SMBusMasterI2CWrite                                                       ROM_SMBusMasterI2CWrite
N#else
S#define MAP_SMBusMasterI2CWrite                                               \
S        SMBusMasterI2CWrite
X#define MAP_SMBusMasterI2CWrite                                                       SMBusMasterI2CWrite
N#endif
N#ifdef ROM_SMBusMasterI2CWriteRead
N#define MAP_SMBusMasterI2CWriteRead                                           \
N        ROM_SMBusMasterI2CWriteRead
X#define MAP_SMBusMasterI2CWriteRead                                                   ROM_SMBusMasterI2CWriteRead
N#else
S#define MAP_SMBusMasterI2CWriteRead                                           \
S        SMBusMasterI2CWriteRead
X#define MAP_SMBusMasterI2CWriteRead                                                   SMBusMasterI2CWriteRead
N#endif
N#ifdef ROM_SMBusMasterInit
N#define MAP_SMBusMasterInit                                                   \
N        ROM_SMBusMasterInit
X#define MAP_SMBusMasterInit                                                           ROM_SMBusMasterInit
N#else
S#define MAP_SMBusMasterInit                                                   \
S        SMBusMasterInit
X#define MAP_SMBusMasterInit                                                           SMBusMasterInit
N#endif
N#ifdef ROM_SMBusMasterIntEnable
N#define MAP_SMBusMasterIntEnable                                              \
N        ROM_SMBusMasterIntEnable
X#define MAP_SMBusMasterIntEnable                                                      ROM_SMBusMasterIntEnable
N#else
S#define MAP_SMBusMasterIntEnable                                              \
S        SMBusMasterIntEnable
X#define MAP_SMBusMasterIntEnable                                                      SMBusMasterIntEnable
N#endif
N#ifdef ROM_SMBusMasterProcessCall
N#define MAP_SMBusMasterProcessCall                                            \
N        ROM_SMBusMasterProcessCall
X#define MAP_SMBusMasterProcessCall                                                    ROM_SMBusMasterProcessCall
N#else
S#define MAP_SMBusMasterProcessCall                                            \
S        SMBusMasterProcessCall
X#define MAP_SMBusMasterProcessCall                                                    SMBusMasterProcessCall
N#endif
N#ifdef ROM_SMBusMasterQuickCommand
N#define MAP_SMBusMasterQuickCommand                                           \
N        ROM_SMBusMasterQuickCommand
X#define MAP_SMBusMasterQuickCommand                                                   ROM_SMBusMasterQuickCommand
N#else
S#define MAP_SMBusMasterQuickCommand                                           \
S        SMBusMasterQuickCommand
X#define MAP_SMBusMasterQuickCommand                                                   SMBusMasterQuickCommand
N#endif
N#ifdef ROM_SMBusPECDisable
N#define MAP_SMBusPECDisable                                                   \
N        ROM_SMBusPECDisable
X#define MAP_SMBusPECDisable                                                           ROM_SMBusPECDisable
N#else
S#define MAP_SMBusPECDisable                                                   \
S        SMBusPECDisable
X#define MAP_SMBusPECDisable                                                           SMBusPECDisable
N#endif
N#ifdef ROM_SMBusPECEnable
N#define MAP_SMBusPECEnable                                                    \
N        ROM_SMBusPECEnable
X#define MAP_SMBusPECEnable                                                            ROM_SMBusPECEnable
N#else
S#define MAP_SMBusPECEnable                                                    \
S        SMBusPECEnable
X#define MAP_SMBusPECEnable                                                            SMBusPECEnable
N#endif
N#ifdef ROM_SMBusRxPacketSizeGet
N#define MAP_SMBusRxPacketSizeGet                                              \
N        ROM_SMBusRxPacketSizeGet
X#define MAP_SMBusRxPacketSizeGet                                                      ROM_SMBusRxPacketSizeGet
N#else
S#define MAP_SMBusRxPacketSizeGet                                              \
S        SMBusRxPacketSizeGet
X#define MAP_SMBusRxPacketSizeGet                                                      SMBusRxPacketSizeGet
N#endif
N#ifdef ROM_SMBusSlaveACKSend
N#define MAP_SMBusSlaveACKSend                                                 \
N        ROM_SMBusSlaveACKSend
X#define MAP_SMBusSlaveACKSend                                                         ROM_SMBusSlaveACKSend
N#else
S#define MAP_SMBusSlaveACKSend                                                 \
S        SMBusSlaveACKSend
X#define MAP_SMBusSlaveACKSend                                                         SMBusSlaveACKSend
N#endif
N#ifdef ROM_SMBusSlaveAddressSet
N#define MAP_SMBusSlaveAddressSet                                              \
N        ROM_SMBusSlaveAddressSet
X#define MAP_SMBusSlaveAddressSet                                                      ROM_SMBusSlaveAddressSet
N#else
S#define MAP_SMBusSlaveAddressSet                                              \
S        SMBusSlaveAddressSet
X#define MAP_SMBusSlaveAddressSet                                                      SMBusSlaveAddressSet
N#endif
N#ifdef ROM_SMBusSlaveARPFlagARGet
N#define MAP_SMBusSlaveARPFlagARGet                                            \
N        ROM_SMBusSlaveARPFlagARGet
X#define MAP_SMBusSlaveARPFlagARGet                                                    ROM_SMBusSlaveARPFlagARGet
N#else
S#define MAP_SMBusSlaveARPFlagARGet                                            \
S        SMBusSlaveARPFlagARGet
X#define MAP_SMBusSlaveARPFlagARGet                                                    SMBusSlaveARPFlagARGet
N#endif
N#ifdef ROM_SMBusSlaveARPFlagARSet
N#define MAP_SMBusSlaveARPFlagARSet                                            \
N        ROM_SMBusSlaveARPFlagARSet
X#define MAP_SMBusSlaveARPFlagARSet                                                    ROM_SMBusSlaveARPFlagARSet
N#else
S#define MAP_SMBusSlaveARPFlagARSet                                            \
S        SMBusSlaveARPFlagARSet
X#define MAP_SMBusSlaveARPFlagARSet                                                    SMBusSlaveARPFlagARSet
N#endif
N#ifdef ROM_SMBusSlaveARPFlagAVGet
N#define MAP_SMBusSlaveARPFlagAVGet                                            \
N        ROM_SMBusSlaveARPFlagAVGet
X#define MAP_SMBusSlaveARPFlagAVGet                                                    ROM_SMBusSlaveARPFlagAVGet
N#else
S#define MAP_SMBusSlaveARPFlagAVGet                                            \
S        SMBusSlaveARPFlagAVGet
X#define MAP_SMBusSlaveARPFlagAVGet                                                    SMBusSlaveARPFlagAVGet
N#endif
N#ifdef ROM_SMBusSlaveARPFlagAVSet
N#define MAP_SMBusSlaveARPFlagAVSet                                            \
N        ROM_SMBusSlaveARPFlagAVSet
X#define MAP_SMBusSlaveARPFlagAVSet                                                    ROM_SMBusSlaveARPFlagAVSet
N#else
S#define MAP_SMBusSlaveARPFlagAVSet                                            \
S        SMBusSlaveARPFlagAVSet
X#define MAP_SMBusSlaveARPFlagAVSet                                                    SMBusSlaveARPFlagAVSet
N#endif
N#ifdef ROM_SMBusSlaveBlockTransferDisable
N#define MAP_SMBusSlaveBlockTransferDisable                                    \
N        ROM_SMBusSlaveBlockTransferDisable
X#define MAP_SMBusSlaveBlockTransferDisable                                            ROM_SMBusSlaveBlockTransferDisable
N#else
S#define MAP_SMBusSlaveBlockTransferDisable                                    \
S        SMBusSlaveBlockTransferDisable
X#define MAP_SMBusSlaveBlockTransferDisable                                            SMBusSlaveBlockTransferDisable
N#endif
N#ifdef ROM_SMBusSlaveBlockTransferEnable
N#define MAP_SMBusSlaveBlockTransferEnable                                     \
N        ROM_SMBusSlaveBlockTransferEnable
X#define MAP_SMBusSlaveBlockTransferEnable                                             ROM_SMBusSlaveBlockTransferEnable
N#else
S#define MAP_SMBusSlaveBlockTransferEnable                                     \
S        SMBusSlaveBlockTransferEnable
X#define MAP_SMBusSlaveBlockTransferEnable                                             SMBusSlaveBlockTransferEnable
N#endif
N#ifdef ROM_SMBusSlaveCommandGet
N#define MAP_SMBusSlaveCommandGet                                              \
N        ROM_SMBusSlaveCommandGet
X#define MAP_SMBusSlaveCommandGet                                                      ROM_SMBusSlaveCommandGet
N#else
S#define MAP_SMBusSlaveCommandGet                                              \
S        SMBusSlaveCommandGet
X#define MAP_SMBusSlaveCommandGet                                                      SMBusSlaveCommandGet
N#endif
N#ifdef ROM_SMBusSlaveI2CDisable
N#define MAP_SMBusSlaveI2CDisable                                              \
N        ROM_SMBusSlaveI2CDisable
X#define MAP_SMBusSlaveI2CDisable                                                      ROM_SMBusSlaveI2CDisable
N#else
S#define MAP_SMBusSlaveI2CDisable                                              \
S        SMBusSlaveI2CDisable
X#define MAP_SMBusSlaveI2CDisable                                                      SMBusSlaveI2CDisable
N#endif
N#ifdef ROM_SMBusSlaveI2CEnable
N#define MAP_SMBusSlaveI2CEnable                                               \
N        ROM_SMBusSlaveI2CEnable
X#define MAP_SMBusSlaveI2CEnable                                                       ROM_SMBusSlaveI2CEnable
N#else
S#define MAP_SMBusSlaveI2CEnable                                               \
S        SMBusSlaveI2CEnable
X#define MAP_SMBusSlaveI2CEnable                                                       SMBusSlaveI2CEnable
N#endif
N#ifdef ROM_SMBusSlaveInit
N#define MAP_SMBusSlaveInit                                                    \
N        ROM_SMBusSlaveInit
X#define MAP_SMBusSlaveInit                                                            ROM_SMBusSlaveInit
N#else
S#define MAP_SMBusSlaveInit                                                    \
S        SMBusSlaveInit
X#define MAP_SMBusSlaveInit                                                            SMBusSlaveInit
N#endif
N#ifdef ROM_SMBusSlaveIntAddressGet
N#define MAP_SMBusSlaveIntAddressGet                                           \
N        ROM_SMBusSlaveIntAddressGet
X#define MAP_SMBusSlaveIntAddressGet                                                   ROM_SMBusSlaveIntAddressGet
N#else
S#define MAP_SMBusSlaveIntAddressGet                                           \
S        SMBusSlaveIntAddressGet
X#define MAP_SMBusSlaveIntAddressGet                                                   SMBusSlaveIntAddressGet
N#endif
N#ifdef ROM_SMBusSlaveIntEnable
N#define MAP_SMBusSlaveIntEnable                                               \
N        ROM_SMBusSlaveIntEnable
X#define MAP_SMBusSlaveIntEnable                                                       ROM_SMBusSlaveIntEnable
N#else
S#define MAP_SMBusSlaveIntEnable                                               \
S        SMBusSlaveIntEnable
X#define MAP_SMBusSlaveIntEnable                                                       SMBusSlaveIntEnable
N#endif
N#ifdef ROM_SMBusSlaveIntProcess
N#define MAP_SMBusSlaveIntProcess                                              \
N        ROM_SMBusSlaveIntProcess
X#define MAP_SMBusSlaveIntProcess                                                      ROM_SMBusSlaveIntProcess
N#else
S#define MAP_SMBusSlaveIntProcess                                              \
S        SMBusSlaveIntProcess
X#define MAP_SMBusSlaveIntProcess                                                      SMBusSlaveIntProcess
N#endif
N#ifdef ROM_SMBusSlaveManualACKDisable
N#define MAP_SMBusSlaveManualACKDisable                                        \
N        ROM_SMBusSlaveManualACKDisable
X#define MAP_SMBusSlaveManualACKDisable                                                ROM_SMBusSlaveManualACKDisable
N#else
S#define MAP_SMBusSlaveManualACKDisable                                        \
S        SMBusSlaveManualACKDisable
X#define MAP_SMBusSlaveManualACKDisable                                                SMBusSlaveManualACKDisable
N#endif
N#ifdef ROM_SMBusSlaveManualACKEnable
N#define MAP_SMBusSlaveManualACKEnable                                         \
N        ROM_SMBusSlaveManualACKEnable
X#define MAP_SMBusSlaveManualACKEnable                                                 ROM_SMBusSlaveManualACKEnable
N#else
S#define MAP_SMBusSlaveManualACKEnable                                         \
S        SMBusSlaveManualACKEnable
X#define MAP_SMBusSlaveManualACKEnable                                                 SMBusSlaveManualACKEnable
N#endif
N#ifdef ROM_SMBusSlaveManualACKStatusGet
N#define MAP_SMBusSlaveManualACKStatusGet                                      \
N        ROM_SMBusSlaveManualACKStatusGet
X#define MAP_SMBusSlaveManualACKStatusGet                                              ROM_SMBusSlaveManualACKStatusGet
N#else
S#define MAP_SMBusSlaveManualACKStatusGet                                      \
S        SMBusSlaveManualACKStatusGet
X#define MAP_SMBusSlaveManualACKStatusGet                                              SMBusSlaveManualACKStatusGet
N#endif
N#ifdef ROM_SMBusSlaveProcessCallDisable
N#define MAP_SMBusSlaveProcessCallDisable                                      \
N        ROM_SMBusSlaveProcessCallDisable
X#define MAP_SMBusSlaveProcessCallDisable                                              ROM_SMBusSlaveProcessCallDisable
N#else
S#define MAP_SMBusSlaveProcessCallDisable                                      \
S        SMBusSlaveProcessCallDisable
X#define MAP_SMBusSlaveProcessCallDisable                                              SMBusSlaveProcessCallDisable
N#endif
N#ifdef ROM_SMBusSlaveProcessCallEnable
N#define MAP_SMBusSlaveProcessCallEnable                                       \
N        ROM_SMBusSlaveProcessCallEnable
X#define MAP_SMBusSlaveProcessCallEnable                                               ROM_SMBusSlaveProcessCallEnable
N#else
S#define MAP_SMBusSlaveProcessCallEnable                                       \
S        SMBusSlaveProcessCallEnable
X#define MAP_SMBusSlaveProcessCallEnable                                               SMBusSlaveProcessCallEnable
N#endif
N#ifdef ROM_SMBusSlaveRxBufferSet
N#define MAP_SMBusSlaveRxBufferSet                                             \
N        ROM_SMBusSlaveRxBufferSet
X#define MAP_SMBusSlaveRxBufferSet                                                     ROM_SMBusSlaveRxBufferSet
N#else
S#define MAP_SMBusSlaveRxBufferSet                                             \
S        SMBusSlaveRxBufferSet
X#define MAP_SMBusSlaveRxBufferSet                                                     SMBusSlaveRxBufferSet
N#endif
N#ifdef ROM_SMBusSlaveTransferInit
N#define MAP_SMBusSlaveTransferInit                                            \
N        ROM_SMBusSlaveTransferInit
X#define MAP_SMBusSlaveTransferInit                                                    ROM_SMBusSlaveTransferInit
N#else
S#define MAP_SMBusSlaveTransferInit                                            \
S        SMBusSlaveTransferInit
X#define MAP_SMBusSlaveTransferInit                                                    SMBusSlaveTransferInit
N#endif
N#ifdef ROM_SMBusSlaveTxBufferSet
N#define MAP_SMBusSlaveTxBufferSet                                             \
N        ROM_SMBusSlaveTxBufferSet
X#define MAP_SMBusSlaveTxBufferSet                                                     ROM_SMBusSlaveTxBufferSet
N#else
S#define MAP_SMBusSlaveTxBufferSet                                             \
S        SMBusSlaveTxBufferSet
X#define MAP_SMBusSlaveTxBufferSet                                                     SMBusSlaveTxBufferSet
N#endif
N#ifdef ROM_SMBusSlaveUDIDSet
N#define MAP_SMBusSlaveUDIDSet                                                 \
N        ROM_SMBusSlaveUDIDSet
X#define MAP_SMBusSlaveUDIDSet                                                         ROM_SMBusSlaveUDIDSet
N#else
S#define MAP_SMBusSlaveUDIDSet                                                 \
S        SMBusSlaveUDIDSet
X#define MAP_SMBusSlaveUDIDSet                                                         SMBusSlaveUDIDSet
N#endif
N#ifdef ROM_SMBusStatusGet
N#define MAP_SMBusStatusGet                                                    \
N        ROM_SMBusStatusGet
X#define MAP_SMBusStatusGet                                                            ROM_SMBusStatusGet
N#else
S#define MAP_SMBusStatusGet                                                    \
S        SMBusStatusGet
X#define MAP_SMBusStatusGet                                                            SMBusStatusGet
N#endif
N#ifdef ROM_SMBusSlaveDataSend
N#define MAP_SMBusSlaveDataSend                                                \
N        ROM_SMBusSlaveDataSend
X#define MAP_SMBusSlaveDataSend                                                        ROM_SMBusSlaveDataSend
N#else
S#define MAP_SMBusSlaveDataSend                                                \
S        SMBusSlaveDataSend
X#define MAP_SMBusSlaveDataSend                                                        SMBusSlaveDataSend
N#endif
N#ifdef ROM_SMBusFIFOEnable
S#define MAP_SMBusFIFOEnable                                                   \
S        ROM_SMBusFIFOEnable
X#define MAP_SMBusFIFOEnable                                                           ROM_SMBusFIFOEnable
N#else
N#define MAP_SMBusFIFOEnable                                                   \
N        SMBusFIFOEnable
X#define MAP_SMBusFIFOEnable                                                           SMBusFIFOEnable
N#endif
N#ifdef ROM_SMBusFIFODisable
S#define MAP_SMBusFIFODisable                                                  \
S        ROM_SMBusFIFODisable
X#define MAP_SMBusFIFODisable                                                          ROM_SMBusFIFODisable
N#else
N#define MAP_SMBusFIFODisable                                                  \
N        SMBusFIFODisable
X#define MAP_SMBusFIFODisable                                                          SMBusFIFODisable
N#endif
N#ifdef ROM_SMBusDMAEnable
S#define MAP_SMBusDMAEnable                                                    \
S        ROM_SMBusDMAEnable
X#define MAP_SMBusDMAEnable                                                            ROM_SMBusDMAEnable
N#else
N#define MAP_SMBusDMAEnable                                                    \
N        SMBusDMAEnable
X#define MAP_SMBusDMAEnable                                                            SMBusDMAEnable
N#endif
N#ifdef ROM_SMBusDMADisable
S#define MAP_SMBusDMADisable                                                   \
S        ROM_SMBusDMADisable
X#define MAP_SMBusDMADisable                                                           ROM_SMBusDMADisable
N#else
N#define MAP_SMBusDMADisable                                                   \
N        SMBusDMADisable
X#define MAP_SMBusDMADisable                                                           SMBusDMADisable
N#endif
N
N//*****************************************************************************
N//
N// Macros for the SPIFlash API.
N//
N//*****************************************************************************
N#ifdef ROM_SPIFlashIntHandler
S#define MAP_SPIFlashIntHandler                                                \
S        ROM_SPIFlashIntHandler
X#define MAP_SPIFlashIntHandler                                                        ROM_SPIFlashIntHandler
N#else
N#define MAP_SPIFlashIntHandler                                                \
N        SPIFlashIntHandler
X#define MAP_SPIFlashIntHandler                                                        SPIFlashIntHandler
N#endif
N#ifdef ROM_SPIFlashInit
S#define MAP_SPIFlashInit                                                      \
S        ROM_SPIFlashInit
X#define MAP_SPIFlashInit                                                              ROM_SPIFlashInit
N#else
N#define MAP_SPIFlashInit                                                      \
N        SPIFlashInit
X#define MAP_SPIFlashInit                                                              SPIFlashInit
N#endif
N#ifdef ROM_SPIFlashWriteStatus
S#define MAP_SPIFlashWriteStatus                                               \
S        ROM_SPIFlashWriteStatus
X#define MAP_SPIFlashWriteStatus                                                       ROM_SPIFlashWriteStatus
N#else
N#define MAP_SPIFlashWriteStatus                                               \
N        SPIFlashWriteStatus
X#define MAP_SPIFlashWriteStatus                                                       SPIFlashWriteStatus
N#endif
N#ifdef ROM_SPIFlashPageProgram
S#define MAP_SPIFlashPageProgram                                               \
S        ROM_SPIFlashPageProgram
X#define MAP_SPIFlashPageProgram                                                       ROM_SPIFlashPageProgram
N#else
N#define MAP_SPIFlashPageProgram                                               \
N        SPIFlashPageProgram
X#define MAP_SPIFlashPageProgram                                                       SPIFlashPageProgram
N#endif
N#ifdef ROM_SPIFlashPageProgramNonBlocking
S#define MAP_SPIFlashPageProgramNonBlocking                                    \
S        ROM_SPIFlashPageProgramNonBlocking
X#define MAP_SPIFlashPageProgramNonBlocking                                            ROM_SPIFlashPageProgramNonBlocking
N#else
N#define MAP_SPIFlashPageProgramNonBlocking                                    \
N        SPIFlashPageProgramNonBlocking
X#define MAP_SPIFlashPageProgramNonBlocking                                            SPIFlashPageProgramNonBlocking
N#endif
N#ifdef ROM_SPIFlashRead
S#define MAP_SPIFlashRead                                                      \
S        ROM_SPIFlashRead
X#define MAP_SPIFlashRead                                                              ROM_SPIFlashRead
N#else
N#define MAP_SPIFlashRead                                                      \
N        SPIFlashRead
X#define MAP_SPIFlashRead                                                              SPIFlashRead
N#endif
N#ifdef ROM_SPIFlashReadNonBlocking
S#define MAP_SPIFlashReadNonBlocking                                           \
S        ROM_SPIFlashReadNonBlocking
X#define MAP_SPIFlashReadNonBlocking                                                   ROM_SPIFlashReadNonBlocking
N#else
N#define MAP_SPIFlashReadNonBlocking                                           \
N        SPIFlashReadNonBlocking
X#define MAP_SPIFlashReadNonBlocking                                                   SPIFlashReadNonBlocking
N#endif
N#ifdef ROM_SPIFlashWriteDisable
S#define MAP_SPIFlashWriteDisable                                              \
S        ROM_SPIFlashWriteDisable
X#define MAP_SPIFlashWriteDisable                                                      ROM_SPIFlashWriteDisable
N#else
N#define MAP_SPIFlashWriteDisable                                              \
N        SPIFlashWriteDisable
X#define MAP_SPIFlashWriteDisable                                                      SPIFlashWriteDisable
N#endif
N#ifdef ROM_SPIFlashReadStatus
S#define MAP_SPIFlashReadStatus                                                \
S        ROM_SPIFlashReadStatus
X#define MAP_SPIFlashReadStatus                                                        ROM_SPIFlashReadStatus
N#else
N#define MAP_SPIFlashReadStatus                                                \
N        SPIFlashReadStatus
X#define MAP_SPIFlashReadStatus                                                        SPIFlashReadStatus
N#endif
N#ifdef ROM_SPIFlashWriteEnable
S#define MAP_SPIFlashWriteEnable                                               \
S        ROM_SPIFlashWriteEnable
X#define MAP_SPIFlashWriteEnable                                                       ROM_SPIFlashWriteEnable
N#else
N#define MAP_SPIFlashWriteEnable                                               \
N        SPIFlashWriteEnable
X#define MAP_SPIFlashWriteEnable                                                       SPIFlashWriteEnable
N#endif
N#ifdef ROM_SPIFlashFastRead
S#define MAP_SPIFlashFastRead                                                  \
S        ROM_SPIFlashFastRead
X#define MAP_SPIFlashFastRead                                                          ROM_SPIFlashFastRead
N#else
N#define MAP_SPIFlashFastRead                                                  \
N        SPIFlashFastRead
X#define MAP_SPIFlashFastRead                                                          SPIFlashFastRead
N#endif
N#ifdef ROM_SPIFlashFastReadNonBlocking
S#define MAP_SPIFlashFastReadNonBlocking                                       \
S        ROM_SPIFlashFastReadNonBlocking
X#define MAP_SPIFlashFastReadNonBlocking                                               ROM_SPIFlashFastReadNonBlocking
N#else
N#define MAP_SPIFlashFastReadNonBlocking                                       \
N        SPIFlashFastReadNonBlocking
X#define MAP_SPIFlashFastReadNonBlocking                                               SPIFlashFastReadNonBlocking
N#endif
N#ifdef ROM_SPIFlashSectorErase
S#define MAP_SPIFlashSectorErase                                               \
S        ROM_SPIFlashSectorErase
X#define MAP_SPIFlashSectorErase                                                       ROM_SPIFlashSectorErase
N#else
N#define MAP_SPIFlashSectorErase                                               \
N        SPIFlashSectorErase
X#define MAP_SPIFlashSectorErase                                                       SPIFlashSectorErase
N#endif
N#ifdef ROM_SPIFlashDualRead
S#define MAP_SPIFlashDualRead                                                  \
S        ROM_SPIFlashDualRead
X#define MAP_SPIFlashDualRead                                                          ROM_SPIFlashDualRead
N#else
N#define MAP_SPIFlashDualRead                                                  \
N        SPIFlashDualRead
X#define MAP_SPIFlashDualRead                                                          SPIFlashDualRead
N#endif
N#ifdef ROM_SPIFlashDualReadNonBlocking
S#define MAP_SPIFlashDualReadNonBlocking                                       \
S        ROM_SPIFlashDualReadNonBlocking
X#define MAP_SPIFlashDualReadNonBlocking                                               ROM_SPIFlashDualReadNonBlocking
N#else
N#define MAP_SPIFlashDualReadNonBlocking                                       \
N        SPIFlashDualReadNonBlocking
X#define MAP_SPIFlashDualReadNonBlocking                                               SPIFlashDualReadNonBlocking
N#endif
N#ifdef ROM_SPIFlashBlockErase32
S#define MAP_SPIFlashBlockErase32                                              \
S        ROM_SPIFlashBlockErase32
X#define MAP_SPIFlashBlockErase32                                                      ROM_SPIFlashBlockErase32
N#else
N#define MAP_SPIFlashBlockErase32                                              \
N        SPIFlashBlockErase32
X#define MAP_SPIFlashBlockErase32                                                      SPIFlashBlockErase32
N#endif
N#ifdef ROM_SPIFlashQuadRead
S#define MAP_SPIFlashQuadRead                                                  \
S        ROM_SPIFlashQuadRead
X#define MAP_SPIFlashQuadRead                                                          ROM_SPIFlashQuadRead
N#else
N#define MAP_SPIFlashQuadRead                                                  \
N        SPIFlashQuadRead
X#define MAP_SPIFlashQuadRead                                                          SPIFlashQuadRead
N#endif
N#ifdef ROM_SPIFlashQuadReadNonBlocking
S#define MAP_SPIFlashQuadReadNonBlocking                                       \
S        ROM_SPIFlashQuadReadNonBlocking
X#define MAP_SPIFlashQuadReadNonBlocking                                               ROM_SPIFlashQuadReadNonBlocking
N#else
N#define MAP_SPIFlashQuadReadNonBlocking                                       \
N        SPIFlashQuadReadNonBlocking
X#define MAP_SPIFlashQuadReadNonBlocking                                               SPIFlashQuadReadNonBlocking
N#endif
N#ifdef ROM_SPIFlashReadID
S#define MAP_SPIFlashReadID                                                    \
S        ROM_SPIFlashReadID
X#define MAP_SPIFlashReadID                                                            ROM_SPIFlashReadID
N#else
N#define MAP_SPIFlashReadID                                                    \
N        SPIFlashReadID
X#define MAP_SPIFlashReadID                                                            SPIFlashReadID
N#endif
N#ifdef ROM_SPIFlashChipErase
S#define MAP_SPIFlashChipErase                                                 \
S        ROM_SPIFlashChipErase
X#define MAP_SPIFlashChipErase                                                         ROM_SPIFlashChipErase
N#else
N#define MAP_SPIFlashChipErase                                                 \
N        SPIFlashChipErase
X#define MAP_SPIFlashChipErase                                                         SPIFlashChipErase
N#endif
N#ifdef ROM_SPIFlashBlockErase64
S#define MAP_SPIFlashBlockErase64                                              \
S        ROM_SPIFlashBlockErase64
X#define MAP_SPIFlashBlockErase64                                                      ROM_SPIFlashBlockErase64
N#else
N#define MAP_SPIFlashBlockErase64                                              \
N        SPIFlashBlockErase64
X#define MAP_SPIFlashBlockErase64                                                      SPIFlashBlockErase64
N#endif
N
N//*****************************************************************************
N//
N// Macros for the SSI API.
N//
N//*****************************************************************************
N#ifdef ROM_SSIDataPut
N#define MAP_SSIDataPut                                                        \
N        ROM_SSIDataPut
X#define MAP_SSIDataPut                                                                ROM_SSIDataPut
N#else
S#define MAP_SSIDataPut                                                        \
S        SSIDataPut
X#define MAP_SSIDataPut                                                                SSIDataPut
N#endif
N#ifdef ROM_SSIConfigSetExpClk
N#define MAP_SSIConfigSetExpClk                                                \
N        ROM_SSIConfigSetExpClk
X#define MAP_SSIConfigSetExpClk                                                        ROM_SSIConfigSetExpClk
N#else
S#define MAP_SSIConfigSetExpClk                                                \
S        SSIConfigSetExpClk
X#define MAP_SSIConfigSetExpClk                                                        SSIConfigSetExpClk
N#endif
N#ifdef ROM_SSIEnable
N#define MAP_SSIEnable                                                         \
N        ROM_SSIEnable
X#define MAP_SSIEnable                                                                 ROM_SSIEnable
N#else
S#define MAP_SSIEnable                                                         \
S        SSIEnable
X#define MAP_SSIEnable                                                                 SSIEnable
N#endif
N#ifdef ROM_SSIDisable
N#define MAP_SSIDisable                                                        \
N        ROM_SSIDisable
X#define MAP_SSIDisable                                                                ROM_SSIDisable
N#else
S#define MAP_SSIDisable                                                        \
S        SSIDisable
X#define MAP_SSIDisable                                                                SSIDisable
N#endif
N#ifdef ROM_SSIIntEnable
N#define MAP_SSIIntEnable                                                      \
N        ROM_SSIIntEnable
X#define MAP_SSIIntEnable                                                              ROM_SSIIntEnable
N#else
S#define MAP_SSIIntEnable                                                      \
S        SSIIntEnable
X#define MAP_SSIIntEnable                                                              SSIIntEnable
N#endif
N#ifdef ROM_SSIIntDisable
N#define MAP_SSIIntDisable                                                     \
N        ROM_SSIIntDisable
X#define MAP_SSIIntDisable                                                             ROM_SSIIntDisable
N#else
S#define MAP_SSIIntDisable                                                     \
S        SSIIntDisable
X#define MAP_SSIIntDisable                                                             SSIIntDisable
N#endif
N#ifdef ROM_SSIIntStatus
N#define MAP_SSIIntStatus                                                      \
N        ROM_SSIIntStatus
X#define MAP_SSIIntStatus                                                              ROM_SSIIntStatus
N#else
S#define MAP_SSIIntStatus                                                      \
S        SSIIntStatus
X#define MAP_SSIIntStatus                                                              SSIIntStatus
N#endif
N#ifdef ROM_SSIIntClear
N#define MAP_SSIIntClear                                                       \
N        ROM_SSIIntClear
X#define MAP_SSIIntClear                                                               ROM_SSIIntClear
N#else
S#define MAP_SSIIntClear                                                       \
S        SSIIntClear
X#define MAP_SSIIntClear                                                               SSIIntClear
N#endif
N#ifdef ROM_SSIDataPutNonBlocking
N#define MAP_SSIDataPutNonBlocking                                             \
N        ROM_SSIDataPutNonBlocking
X#define MAP_SSIDataPutNonBlocking                                                     ROM_SSIDataPutNonBlocking
N#else
S#define MAP_SSIDataPutNonBlocking                                             \
S        SSIDataPutNonBlocking
X#define MAP_SSIDataPutNonBlocking                                                     SSIDataPutNonBlocking
N#endif
N#ifdef ROM_SSIDataGet
N#define MAP_SSIDataGet                                                        \
N        ROM_SSIDataGet
X#define MAP_SSIDataGet                                                                ROM_SSIDataGet
N#else
S#define MAP_SSIDataGet                                                        \
S        SSIDataGet
X#define MAP_SSIDataGet                                                                SSIDataGet
N#endif
N#ifdef ROM_SSIDataGetNonBlocking
N#define MAP_SSIDataGetNonBlocking                                             \
N        ROM_SSIDataGetNonBlocking
X#define MAP_SSIDataGetNonBlocking                                                     ROM_SSIDataGetNonBlocking
N#else
S#define MAP_SSIDataGetNonBlocking                                             \
S        SSIDataGetNonBlocking
X#define MAP_SSIDataGetNonBlocking                                                     SSIDataGetNonBlocking
N#endif
N#ifdef ROM_SSIDMAEnable
N#define MAP_SSIDMAEnable                                                      \
N        ROM_SSIDMAEnable
X#define MAP_SSIDMAEnable                                                              ROM_SSIDMAEnable
N#else
S#define MAP_SSIDMAEnable                                                      \
S        SSIDMAEnable
X#define MAP_SSIDMAEnable                                                              SSIDMAEnable
N#endif
N#ifdef ROM_SSIDMADisable
N#define MAP_SSIDMADisable                                                     \
N        ROM_SSIDMADisable
X#define MAP_SSIDMADisable                                                             ROM_SSIDMADisable
N#else
S#define MAP_SSIDMADisable                                                     \
S        SSIDMADisable
X#define MAP_SSIDMADisable                                                             SSIDMADisable
N#endif
N#ifdef ROM_SSIBusy
N#define MAP_SSIBusy                                                           \
N        ROM_SSIBusy
X#define MAP_SSIBusy                                                                   ROM_SSIBusy
N#else
S#define MAP_SSIBusy                                                           \
S        SSIBusy
X#define MAP_SSIBusy                                                                   SSIBusy
N#endif
N#ifdef ROM_SSIClockSourceGet
N#define MAP_SSIClockSourceGet                                                 \
N        ROM_SSIClockSourceGet
X#define MAP_SSIClockSourceGet                                                         ROM_SSIClockSourceGet
N#else
S#define MAP_SSIClockSourceGet                                                 \
S        SSIClockSourceGet
X#define MAP_SSIClockSourceGet                                                         SSIClockSourceGet
N#endif
N#ifdef ROM_SSIClockSourceSet
N#define MAP_SSIClockSourceSet                                                 \
N        ROM_SSIClockSourceSet
X#define MAP_SSIClockSourceSet                                                         ROM_SSIClockSourceSet
N#else
S#define MAP_SSIClockSourceSet                                                 \
S        SSIClockSourceSet
X#define MAP_SSIClockSourceSet                                                         SSIClockSourceSet
N#endif
N#ifdef ROM_SSIAdvModeSet
S#define MAP_SSIAdvModeSet                                                     \
S        ROM_SSIAdvModeSet
X#define MAP_SSIAdvModeSet                                                             ROM_SSIAdvModeSet
N#else
N#define MAP_SSIAdvModeSet                                                     \
N        SSIAdvModeSet
X#define MAP_SSIAdvModeSet                                                             SSIAdvModeSet
N#endif
N#ifdef ROM_SSIAdvDataPutFrameEnd
S#define MAP_SSIAdvDataPutFrameEnd                                             \
S        ROM_SSIAdvDataPutFrameEnd
X#define MAP_SSIAdvDataPutFrameEnd                                                     ROM_SSIAdvDataPutFrameEnd
N#else
N#define MAP_SSIAdvDataPutFrameEnd                                             \
N        SSIAdvDataPutFrameEnd
X#define MAP_SSIAdvDataPutFrameEnd                                                     SSIAdvDataPutFrameEnd
N#endif
N#ifdef ROM_SSIAdvDataPutFrameEndNonBlocking
S#define MAP_SSIAdvDataPutFrameEndNonBlocking                                  \
S        ROM_SSIAdvDataPutFrameEndNonBlocking
X#define MAP_SSIAdvDataPutFrameEndNonBlocking                                          ROM_SSIAdvDataPutFrameEndNonBlocking
N#else
N#define MAP_SSIAdvDataPutFrameEndNonBlocking                                  \
N        SSIAdvDataPutFrameEndNonBlocking
X#define MAP_SSIAdvDataPutFrameEndNonBlocking                                          SSIAdvDataPutFrameEndNonBlocking
N#endif
N#ifdef ROM_SSIAdvFrameHoldEnable
S#define MAP_SSIAdvFrameHoldEnable                                             \
S        ROM_SSIAdvFrameHoldEnable
X#define MAP_SSIAdvFrameHoldEnable                                                     ROM_SSIAdvFrameHoldEnable
N#else
N#define MAP_SSIAdvFrameHoldEnable                                             \
N        SSIAdvFrameHoldEnable
X#define MAP_SSIAdvFrameHoldEnable                                                     SSIAdvFrameHoldEnable
N#endif
N#ifdef ROM_SSIAdvFrameHoldDisable
S#define MAP_SSIAdvFrameHoldDisable                                            \
S        ROM_SSIAdvFrameHoldDisable
X#define MAP_SSIAdvFrameHoldDisable                                                    ROM_SSIAdvFrameHoldDisable
N#else
N#define MAP_SSIAdvFrameHoldDisable                                            \
N        SSIAdvFrameHoldDisable
X#define MAP_SSIAdvFrameHoldDisable                                                    SSIAdvFrameHoldDisable
N#endif
N
N//*****************************************************************************
N//
N// Macros for the SysCtl API.
N//
N//*****************************************************************************
N#ifdef ROM_SysCtlSleep
N#define MAP_SysCtlSleep                                                       \
N        ROM_SysCtlSleep
X#define MAP_SysCtlSleep                                                               ROM_SysCtlSleep
N#else
S#define MAP_SysCtlSleep                                                       \
S        SysCtlSleep
X#define MAP_SysCtlSleep                                                               SysCtlSleep
N#endif
N#ifdef ROM_SysCtlSRAMSizeGet
N#define MAP_SysCtlSRAMSizeGet                                                 \
N        ROM_SysCtlSRAMSizeGet
X#define MAP_SysCtlSRAMSizeGet                                                         ROM_SysCtlSRAMSizeGet
N#else
S#define MAP_SysCtlSRAMSizeGet                                                 \
S        SysCtlSRAMSizeGet
X#define MAP_SysCtlSRAMSizeGet                                                         SysCtlSRAMSizeGet
N#endif
N#ifdef ROM_SysCtlFlashSizeGet
N#define MAP_SysCtlFlashSizeGet                                                \
N        ROM_SysCtlFlashSizeGet
X#define MAP_SysCtlFlashSizeGet                                                        ROM_SysCtlFlashSizeGet
N#else
S#define MAP_SysCtlFlashSizeGet                                                \
S        SysCtlFlashSizeGet
X#define MAP_SysCtlFlashSizeGet                                                        SysCtlFlashSizeGet
N#endif
N#ifdef ROM_SysCtlPeripheralPresent
N#define MAP_SysCtlPeripheralPresent                                           \
N        ROM_SysCtlPeripheralPresent
X#define MAP_SysCtlPeripheralPresent                                                   ROM_SysCtlPeripheralPresent
N#else
S#define MAP_SysCtlPeripheralPresent                                           \
S        SysCtlPeripheralPresent
X#define MAP_SysCtlPeripheralPresent                                                   SysCtlPeripheralPresent
N#endif
N#ifdef ROM_SysCtlPeripheralReset
N#define MAP_SysCtlPeripheralReset                                             \
N        ROM_SysCtlPeripheralReset
X#define MAP_SysCtlPeripheralReset                                                     ROM_SysCtlPeripheralReset
N#else
S#define MAP_SysCtlPeripheralReset                                             \
S        SysCtlPeripheralReset
X#define MAP_SysCtlPeripheralReset                                                     SysCtlPeripheralReset
N#endif
N#ifdef ROM_SysCtlPeripheralEnable
N#define MAP_SysCtlPeripheralEnable                                            \
N        ROM_SysCtlPeripheralEnable
X#define MAP_SysCtlPeripheralEnable                                                    ROM_SysCtlPeripheralEnable
N#else
S#define MAP_SysCtlPeripheralEnable                                            \
S        SysCtlPeripheralEnable
X#define MAP_SysCtlPeripheralEnable                                                    SysCtlPeripheralEnable
N#endif
N#ifdef ROM_SysCtlPeripheralDisable
N#define MAP_SysCtlPeripheralDisable                                           \
N        ROM_SysCtlPeripheralDisable
X#define MAP_SysCtlPeripheralDisable                                                   ROM_SysCtlPeripheralDisable
N#else
S#define MAP_SysCtlPeripheralDisable                                           \
S        SysCtlPeripheralDisable
X#define MAP_SysCtlPeripheralDisable                                                   SysCtlPeripheralDisable
N#endif
N#ifdef ROM_SysCtlPeripheralSleepEnable
N#define MAP_SysCtlPeripheralSleepEnable                                       \
N        ROM_SysCtlPeripheralSleepEnable
X#define MAP_SysCtlPeripheralSleepEnable                                               ROM_SysCtlPeripheralSleepEnable
N#else
S#define MAP_SysCtlPeripheralSleepEnable                                       \
S        SysCtlPeripheralSleepEnable
X#define MAP_SysCtlPeripheralSleepEnable                                               SysCtlPeripheralSleepEnable
N#endif
N#ifdef ROM_SysCtlPeripheralSleepDisable
N#define MAP_SysCtlPeripheralSleepDisable                                      \
N        ROM_SysCtlPeripheralSleepDisable
X#define MAP_SysCtlPeripheralSleepDisable                                              ROM_SysCtlPeripheralSleepDisable
N#else
S#define MAP_SysCtlPeripheralSleepDisable                                      \
S        SysCtlPeripheralSleepDisable
X#define MAP_SysCtlPeripheralSleepDisable                                              SysCtlPeripheralSleepDisable
N#endif
N#ifdef ROM_SysCtlPeripheralDeepSleepEnable
N#define MAP_SysCtlPeripheralDeepSleepEnable                                   \
N        ROM_SysCtlPeripheralDeepSleepEnable
X#define MAP_SysCtlPeripheralDeepSleepEnable                                           ROM_SysCtlPeripheralDeepSleepEnable
N#else
S#define MAP_SysCtlPeripheralDeepSleepEnable                                   \
S        SysCtlPeripheralDeepSleepEnable
X#define MAP_SysCtlPeripheralDeepSleepEnable                                           SysCtlPeripheralDeepSleepEnable
N#endif
N#ifdef ROM_SysCtlPeripheralDeepSleepDisable
N#define MAP_SysCtlPeripheralDeepSleepDisable                                  \
N        ROM_SysCtlPeripheralDeepSleepDisable
X#define MAP_SysCtlPeripheralDeepSleepDisable                                          ROM_SysCtlPeripheralDeepSleepDisable
N#else
S#define MAP_SysCtlPeripheralDeepSleepDisable                                  \
S        SysCtlPeripheralDeepSleepDisable
X#define MAP_SysCtlPeripheralDeepSleepDisable                                          SysCtlPeripheralDeepSleepDisable
N#endif
N#ifdef ROM_SysCtlPeripheralClockGating
N#define MAP_SysCtlPeripheralClockGating                                       \
N        ROM_SysCtlPeripheralClockGating
X#define MAP_SysCtlPeripheralClockGating                                               ROM_SysCtlPeripheralClockGating
N#else
S#define MAP_SysCtlPeripheralClockGating                                       \
S        SysCtlPeripheralClockGating
X#define MAP_SysCtlPeripheralClockGating                                               SysCtlPeripheralClockGating
N#endif
N#ifdef ROM_SysCtlIntEnable
N#define MAP_SysCtlIntEnable                                                   \
N        ROM_SysCtlIntEnable
X#define MAP_SysCtlIntEnable                                                           ROM_SysCtlIntEnable
N#else
S#define MAP_SysCtlIntEnable                                                   \
S        SysCtlIntEnable
X#define MAP_SysCtlIntEnable                                                           SysCtlIntEnable
N#endif
N#ifdef ROM_SysCtlIntDisable
N#define MAP_SysCtlIntDisable                                                  \
N        ROM_SysCtlIntDisable
X#define MAP_SysCtlIntDisable                                                          ROM_SysCtlIntDisable
N#else
S#define MAP_SysCtlIntDisable                                                  \
S        SysCtlIntDisable
X#define MAP_SysCtlIntDisable                                                          SysCtlIntDisable
N#endif
N#ifdef ROM_SysCtlIntClear
N#define MAP_SysCtlIntClear                                                    \
N        ROM_SysCtlIntClear
X#define MAP_SysCtlIntClear                                                            ROM_SysCtlIntClear
N#else
S#define MAP_SysCtlIntClear                                                    \
S        SysCtlIntClear
X#define MAP_SysCtlIntClear                                                            SysCtlIntClear
N#endif
N#ifdef ROM_SysCtlIntStatus
N#define MAP_SysCtlIntStatus                                                   \
N        ROM_SysCtlIntStatus
X#define MAP_SysCtlIntStatus                                                           ROM_SysCtlIntStatus
N#else
S#define MAP_SysCtlIntStatus                                                   \
S        SysCtlIntStatus
X#define MAP_SysCtlIntStatus                                                           SysCtlIntStatus
N#endif
N#ifdef ROM_SysCtlReset
N#define MAP_SysCtlReset                                                       \
N        ROM_SysCtlReset
X#define MAP_SysCtlReset                                                               ROM_SysCtlReset
N#else
S#define MAP_SysCtlReset                                                       \
S        SysCtlReset
X#define MAP_SysCtlReset                                                               SysCtlReset
N#endif
N#ifdef ROM_SysCtlDeepSleep
N#define MAP_SysCtlDeepSleep                                                   \
N        ROM_SysCtlDeepSleep
X#define MAP_SysCtlDeepSleep                                                           ROM_SysCtlDeepSleep
N#else
S#define MAP_SysCtlDeepSleep                                                   \
S        SysCtlDeepSleep
X#define MAP_SysCtlDeepSleep                                                           SysCtlDeepSleep
N#endif
N#ifdef ROM_SysCtlResetCauseGet
N#define MAP_SysCtlResetCauseGet                                               \
N        ROM_SysCtlResetCauseGet
X#define MAP_SysCtlResetCauseGet                                                       ROM_SysCtlResetCauseGet
N#else
S#define MAP_SysCtlResetCauseGet                                               \
S        SysCtlResetCauseGet
X#define MAP_SysCtlResetCauseGet                                                       SysCtlResetCauseGet
N#endif
N#ifdef ROM_SysCtlResetCauseClear
N#define MAP_SysCtlResetCauseClear                                             \
N        ROM_SysCtlResetCauseClear
X#define MAP_SysCtlResetCauseClear                                                     ROM_SysCtlResetCauseClear
N#else
S#define MAP_SysCtlResetCauseClear                                             \
S        SysCtlResetCauseClear
X#define MAP_SysCtlResetCauseClear                                                     SysCtlResetCauseClear
N#endif
N#ifdef ROM_SysCtlClockSet
N#define MAP_SysCtlClockSet                                                    \
N        ROM_SysCtlClockSet
X#define MAP_SysCtlClockSet                                                            ROM_SysCtlClockSet
N#else
S#define MAP_SysCtlClockSet                                                    \
S        SysCtlClockSet
X#define MAP_SysCtlClockSet                                                            SysCtlClockSet
N#endif
N#ifdef ROM_SysCtlClockGet
N#define MAP_SysCtlClockGet                                                    \
N        ROM_SysCtlClockGet
X#define MAP_SysCtlClockGet                                                            ROM_SysCtlClockGet
N#else
S#define MAP_SysCtlClockGet                                                    \
S        SysCtlClockGet
X#define MAP_SysCtlClockGet                                                            SysCtlClockGet
N#endif
N#ifdef ROM_SysCtlPWMClockSet
N#define MAP_SysCtlPWMClockSet                                                 \
N        ROM_SysCtlPWMClockSet
X#define MAP_SysCtlPWMClockSet                                                         ROM_SysCtlPWMClockSet
N#else
S#define MAP_SysCtlPWMClockSet                                                 \
S        SysCtlPWMClockSet
X#define MAP_SysCtlPWMClockSet                                                         SysCtlPWMClockSet
N#endif
N#ifdef ROM_SysCtlPWMClockGet
N#define MAP_SysCtlPWMClockGet                                                 \
N        ROM_SysCtlPWMClockGet
X#define MAP_SysCtlPWMClockGet                                                         ROM_SysCtlPWMClockGet
N#else
S#define MAP_SysCtlPWMClockGet                                                 \
S        SysCtlPWMClockGet
X#define MAP_SysCtlPWMClockGet                                                         SysCtlPWMClockGet
N#endif
N#ifdef ROM_SysCtlUSBPLLEnable
N#define MAP_SysCtlUSBPLLEnable                                                \
N        ROM_SysCtlUSBPLLEnable
X#define MAP_SysCtlUSBPLLEnable                                                        ROM_SysCtlUSBPLLEnable
N#else
S#define MAP_SysCtlUSBPLLEnable                                                \
S        SysCtlUSBPLLEnable
X#define MAP_SysCtlUSBPLLEnable                                                        SysCtlUSBPLLEnable
N#endif
N#ifdef ROM_SysCtlUSBPLLDisable
N#define MAP_SysCtlUSBPLLDisable                                               \
N        ROM_SysCtlUSBPLLDisable
X#define MAP_SysCtlUSBPLLDisable                                                       ROM_SysCtlUSBPLLDisable
N#else
S#define MAP_SysCtlUSBPLLDisable                                               \
S        SysCtlUSBPLLDisable
X#define MAP_SysCtlUSBPLLDisable                                                       SysCtlUSBPLLDisable
N#endif
N#ifdef ROM_SysCtlDelay
N#define MAP_SysCtlDelay                                                       \
N        ROM_SysCtlDelay
X#define MAP_SysCtlDelay                                                               ROM_SysCtlDelay
N#else
S#define MAP_SysCtlDelay                                                       \
S        SysCtlDelay
X#define MAP_SysCtlDelay                                                               SysCtlDelay
N#endif
N#ifdef ROM_SysCtlPeripheralReady
N#define MAP_SysCtlPeripheralReady                                             \
N        ROM_SysCtlPeripheralReady
X#define MAP_SysCtlPeripheralReady                                                     ROM_SysCtlPeripheralReady
N#else
S#define MAP_SysCtlPeripheralReady                                             \
S        SysCtlPeripheralReady
X#define MAP_SysCtlPeripheralReady                                                     SysCtlPeripheralReady
N#endif
N#ifdef ROM_SysCtlPeripheralPowerOn
N#define MAP_SysCtlPeripheralPowerOn                                           \
N        ROM_SysCtlPeripheralPowerOn
X#define MAP_SysCtlPeripheralPowerOn                                                   ROM_SysCtlPeripheralPowerOn
N#else
S#define MAP_SysCtlPeripheralPowerOn                                           \
S        SysCtlPeripheralPowerOn
X#define MAP_SysCtlPeripheralPowerOn                                                   SysCtlPeripheralPowerOn
N#endif
N#ifdef ROM_SysCtlPeripheralPowerOff
N#define MAP_SysCtlPeripheralPowerOff                                          \
N        ROM_SysCtlPeripheralPowerOff
X#define MAP_SysCtlPeripheralPowerOff                                                  ROM_SysCtlPeripheralPowerOff
N#else
S#define MAP_SysCtlPeripheralPowerOff                                          \
S        SysCtlPeripheralPowerOff
X#define MAP_SysCtlPeripheralPowerOff                                                  SysCtlPeripheralPowerOff
N#endif
N#ifdef ROM_SysCtlMOSCConfigSet
N#define MAP_SysCtlMOSCConfigSet                                               \
N        ROM_SysCtlMOSCConfigSet
X#define MAP_SysCtlMOSCConfigSet                                                       ROM_SysCtlMOSCConfigSet
N#else
S#define MAP_SysCtlMOSCConfigSet                                               \
S        SysCtlMOSCConfigSet
X#define MAP_SysCtlMOSCConfigSet                                                       SysCtlMOSCConfigSet
N#endif
N#ifdef ROM_SysCtlPIOSCCalibrate
N#define MAP_SysCtlPIOSCCalibrate                                              \
N        ROM_SysCtlPIOSCCalibrate
X#define MAP_SysCtlPIOSCCalibrate                                                      ROM_SysCtlPIOSCCalibrate
N#else
S#define MAP_SysCtlPIOSCCalibrate                                              \
S        SysCtlPIOSCCalibrate
X#define MAP_SysCtlPIOSCCalibrate                                                      SysCtlPIOSCCalibrate
N#endif
N#ifdef ROM_SysCtlDeepSleepClockSet
N#define MAP_SysCtlDeepSleepClockSet                                           \
N        ROM_SysCtlDeepSleepClockSet
X#define MAP_SysCtlDeepSleepClockSet                                                   ROM_SysCtlDeepSleepClockSet
N#else
S#define MAP_SysCtlDeepSleepClockSet                                           \
S        SysCtlDeepSleepClockSet
X#define MAP_SysCtlDeepSleepClockSet                                                   SysCtlDeepSleepClockSet
N#endif
N#ifdef ROM_SysCtlDeepSleepClockConfigSet
S#define MAP_SysCtlDeepSleepClockConfigSet                                     \
S        ROM_SysCtlDeepSleepClockConfigSet
X#define MAP_SysCtlDeepSleepClockConfigSet                                             ROM_SysCtlDeepSleepClockConfigSet
N#else
N#define MAP_SysCtlDeepSleepClockConfigSet                                     \
N        SysCtlDeepSleepClockConfigSet
X#define MAP_SysCtlDeepSleepClockConfigSet                                             SysCtlDeepSleepClockConfigSet
N#endif
N#ifdef ROM_SysCtlClockFreqSet
S#define MAP_SysCtlClockFreqSet                                                \
S        ROM_SysCtlClockFreqSet
X#define MAP_SysCtlClockFreqSet                                                        ROM_SysCtlClockFreqSet
N#else
N#define MAP_SysCtlClockFreqSet                                                \
N        SysCtlClockFreqSet
X#define MAP_SysCtlClockFreqSet                                                        SysCtlClockFreqSet
N#endif
N#ifdef ROM_SysCtlResetBehaviorSet
S#define MAP_SysCtlResetBehaviorSet                                            \
S        ROM_SysCtlResetBehaviorSet
X#define MAP_SysCtlResetBehaviorSet                                                    ROM_SysCtlResetBehaviorSet
N#else
N#define MAP_SysCtlResetBehaviorSet                                            \
N        SysCtlResetBehaviorSet
X#define MAP_SysCtlResetBehaviorSet                                                    SysCtlResetBehaviorSet
N#endif
N#ifdef ROM_SysCtlResetBehaviorGet
S#define MAP_SysCtlResetBehaviorGet                                            \
S        ROM_SysCtlResetBehaviorGet
X#define MAP_SysCtlResetBehaviorGet                                                    ROM_SysCtlResetBehaviorGet
N#else
N#define MAP_SysCtlResetBehaviorGet                                            \
N        SysCtlResetBehaviorGet
X#define MAP_SysCtlResetBehaviorGet                                                    SysCtlResetBehaviorGet
N#endif
N#ifdef ROM_SysCtlFlashSectorSizeGet
S#define MAP_SysCtlFlashSectorSizeGet                                          \
S        ROM_SysCtlFlashSectorSizeGet
X#define MAP_SysCtlFlashSectorSizeGet                                                  ROM_SysCtlFlashSectorSizeGet
N#else
N#define MAP_SysCtlFlashSectorSizeGet                                          \
N        SysCtlFlashSectorSizeGet
X#define MAP_SysCtlFlashSectorSizeGet                                                  SysCtlFlashSectorSizeGet
N#endif
N#ifdef ROM_SysCtlVoltageEventConfig
N#define MAP_SysCtlVoltageEventConfig                                          \
N        ROM_SysCtlVoltageEventConfig
X#define MAP_SysCtlVoltageEventConfig                                                  ROM_SysCtlVoltageEventConfig
N#else
S#define MAP_SysCtlVoltageEventConfig                                          \
S        SysCtlVoltageEventConfig
X#define MAP_SysCtlVoltageEventConfig                                                  SysCtlVoltageEventConfig
N#endif
N#ifdef ROM_SysCtlVoltageEventStatus
S#define MAP_SysCtlVoltageEventStatus                                          \
S        ROM_SysCtlVoltageEventStatus
X#define MAP_SysCtlVoltageEventStatus                                                  ROM_SysCtlVoltageEventStatus
N#else
N#define MAP_SysCtlVoltageEventStatus                                          \
N        SysCtlVoltageEventStatus
X#define MAP_SysCtlVoltageEventStatus                                                  SysCtlVoltageEventStatus
N#endif
N#ifdef ROM_SysCtlVoltageEventClear
S#define MAP_SysCtlVoltageEventClear                                           \
S        ROM_SysCtlVoltageEventClear
X#define MAP_SysCtlVoltageEventClear                                                   ROM_SysCtlVoltageEventClear
N#else
N#define MAP_SysCtlVoltageEventClear                                           \
N        SysCtlVoltageEventClear
X#define MAP_SysCtlVoltageEventClear                                                   SysCtlVoltageEventClear
N#endif
N#ifdef ROM_SysCtlNMIStatus
S#define MAP_SysCtlNMIStatus                                                   \
S        ROM_SysCtlNMIStatus
X#define MAP_SysCtlNMIStatus                                                           ROM_SysCtlNMIStatus
N#else
N#define MAP_SysCtlNMIStatus                                                   \
N        SysCtlNMIStatus
X#define MAP_SysCtlNMIStatus                                                           SysCtlNMIStatus
N#endif
N#ifdef ROM_SysCtlNMIClear
S#define MAP_SysCtlNMIClear                                                    \
S        ROM_SysCtlNMIClear
X#define MAP_SysCtlNMIClear                                                            ROM_SysCtlNMIClear
N#else
N#define MAP_SysCtlNMIClear                                                    \
N        SysCtlNMIClear
X#define MAP_SysCtlNMIClear                                                            SysCtlNMIClear
N#endif
N#ifdef ROM_SysCtlClockOutConfig
S#define MAP_SysCtlClockOutConfig                                              \
S        ROM_SysCtlClockOutConfig
X#define MAP_SysCtlClockOutConfig                                                      ROM_SysCtlClockOutConfig
N#else
N#define MAP_SysCtlClockOutConfig                                              \
N        SysCtlClockOutConfig
X#define MAP_SysCtlClockOutConfig                                                      SysCtlClockOutConfig
N#endif
N#ifdef ROM_SysCtlAltClkConfig
S#define MAP_SysCtlAltClkConfig                                                \
S        ROM_SysCtlAltClkConfig
X#define MAP_SysCtlAltClkConfig                                                        ROM_SysCtlAltClkConfig
N#else
N#define MAP_SysCtlAltClkConfig                                                \
N        SysCtlAltClkConfig
X#define MAP_SysCtlAltClkConfig                                                        SysCtlAltClkConfig
N#endif
N
N//*****************************************************************************
N//
N// Macros for the SysExc API.
N//
N//*****************************************************************************
N#ifdef ROM_SysExcIntStatus
N#define MAP_SysExcIntStatus                                                   \
N        ROM_SysExcIntStatus
X#define MAP_SysExcIntStatus                                                           ROM_SysExcIntStatus
N#else
S#define MAP_SysExcIntStatus                                                   \
S        SysExcIntStatus
X#define MAP_SysExcIntStatus                                                           SysExcIntStatus
N#endif
N#ifdef ROM_SysExcIntClear
N#define MAP_SysExcIntClear                                                    \
N        ROM_SysExcIntClear
X#define MAP_SysExcIntClear                                                            ROM_SysExcIntClear
N#else
S#define MAP_SysExcIntClear                                                    \
S        SysExcIntClear
X#define MAP_SysExcIntClear                                                            SysExcIntClear
N#endif
N#ifdef ROM_SysExcIntDisable
N#define MAP_SysExcIntDisable                                                  \
N        ROM_SysExcIntDisable
X#define MAP_SysExcIntDisable                                                          ROM_SysExcIntDisable
N#else
S#define MAP_SysExcIntDisable                                                  \
S        SysExcIntDisable
X#define MAP_SysExcIntDisable                                                          SysExcIntDisable
N#endif
N#ifdef ROM_SysExcIntEnable
N#define MAP_SysExcIntEnable                                                   \
N        ROM_SysExcIntEnable
X#define MAP_SysExcIntEnable                                                           ROM_SysExcIntEnable
N#else
S#define MAP_SysExcIntEnable                                                   \
S        SysExcIntEnable
X#define MAP_SysExcIntEnable                                                           SysExcIntEnable
N#endif
N
N//*****************************************************************************
N//
N// Macros for the SysTick API.
N//
N//*****************************************************************************
N#ifdef ROM_SysTickValueGet
N#define MAP_SysTickValueGet                                                   \
N        ROM_SysTickValueGet
X#define MAP_SysTickValueGet                                                           ROM_SysTickValueGet
N#else
S#define MAP_SysTickValueGet                                                   \
S        SysTickValueGet
X#define MAP_SysTickValueGet                                                           SysTickValueGet
N#endif
N#ifdef ROM_SysTickEnable
N#define MAP_SysTickEnable                                                     \
N        ROM_SysTickEnable
X#define MAP_SysTickEnable                                                             ROM_SysTickEnable
N#else
S#define MAP_SysTickEnable                                                     \
S        SysTickEnable
X#define MAP_SysTickEnable                                                             SysTickEnable
N#endif
N#ifdef ROM_SysTickDisable
N#define MAP_SysTickDisable                                                    \
N        ROM_SysTickDisable
X#define MAP_SysTickDisable                                                            ROM_SysTickDisable
N#else
S#define MAP_SysTickDisable                                                    \
S        SysTickDisable
X#define MAP_SysTickDisable                                                            SysTickDisable
N#endif
N#ifdef ROM_SysTickIntEnable
N#define MAP_SysTickIntEnable                                                  \
N        ROM_SysTickIntEnable
X#define MAP_SysTickIntEnable                                                          ROM_SysTickIntEnable
N#else
S#define MAP_SysTickIntEnable                                                  \
S        SysTickIntEnable
X#define MAP_SysTickIntEnable                                                          SysTickIntEnable
N#endif
N#ifdef ROM_SysTickIntDisable
N#define MAP_SysTickIntDisable                                                 \
N        ROM_SysTickIntDisable
X#define MAP_SysTickIntDisable                                                         ROM_SysTickIntDisable
N#else
S#define MAP_SysTickIntDisable                                                 \
S        SysTickIntDisable
X#define MAP_SysTickIntDisable                                                         SysTickIntDisable
N#endif
N#ifdef ROM_SysTickPeriodSet
N#define MAP_SysTickPeriodSet                                                  \
N        ROM_SysTickPeriodSet
X#define MAP_SysTickPeriodSet                                                          ROM_SysTickPeriodSet
N#else
S#define MAP_SysTickPeriodSet                                                  \
S        SysTickPeriodSet
X#define MAP_SysTickPeriodSet                                                          SysTickPeriodSet
N#endif
N#ifdef ROM_SysTickPeriodGet
N#define MAP_SysTickPeriodGet                                                  \
N        ROM_SysTickPeriodGet
X#define MAP_SysTickPeriodGet                                                          ROM_SysTickPeriodGet
N#else
S#define MAP_SysTickPeriodGet                                                  \
S        SysTickPeriodGet
X#define MAP_SysTickPeriodGet                                                          SysTickPeriodGet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the Timer API.
N//
N//*****************************************************************************
N#ifdef ROM_TimerIntClear
N#define MAP_TimerIntClear                                                     \
N        ROM_TimerIntClear
X#define MAP_TimerIntClear                                                             ROM_TimerIntClear
N#else
S#define MAP_TimerIntClear                                                     \
S        TimerIntClear
X#define MAP_TimerIntClear                                                             TimerIntClear
N#endif
N#ifdef ROM_TimerEnable
N#define MAP_TimerEnable                                                       \
N        ROM_TimerEnable
X#define MAP_TimerEnable                                                               ROM_TimerEnable
N#else
S#define MAP_TimerEnable                                                       \
S        TimerEnable
X#define MAP_TimerEnable                                                               TimerEnable
N#endif
N#ifdef ROM_TimerDisable
N#define MAP_TimerDisable                                                      \
N        ROM_TimerDisable
X#define MAP_TimerDisable                                                              ROM_TimerDisable
N#else
S#define MAP_TimerDisable                                                      \
S        TimerDisable
X#define MAP_TimerDisable                                                              TimerDisable
N#endif
N#ifdef ROM_TimerConfigure
N#define MAP_TimerConfigure                                                    \
N        ROM_TimerConfigure
X#define MAP_TimerConfigure                                                            ROM_TimerConfigure
N#else
S#define MAP_TimerConfigure                                                    \
S        TimerConfigure
X#define MAP_TimerConfigure                                                            TimerConfigure
N#endif
N#ifdef ROM_TimerControlLevel
N#define MAP_TimerControlLevel                                                 \
N        ROM_TimerControlLevel
X#define MAP_TimerControlLevel                                                         ROM_TimerControlLevel
N#else
S#define MAP_TimerControlLevel                                                 \
S        TimerControlLevel
X#define MAP_TimerControlLevel                                                         TimerControlLevel
N#endif
N#ifdef ROM_TimerControlTrigger
N#define MAP_TimerControlTrigger                                               \
N        ROM_TimerControlTrigger
X#define MAP_TimerControlTrigger                                                       ROM_TimerControlTrigger
N#else
S#define MAP_TimerControlTrigger                                               \
S        TimerControlTrigger
X#define MAP_TimerControlTrigger                                                       TimerControlTrigger
N#endif
N#ifdef ROM_TimerControlEvent
N#define MAP_TimerControlEvent                                                 \
N        ROM_TimerControlEvent
X#define MAP_TimerControlEvent                                                         ROM_TimerControlEvent
N#else
S#define MAP_TimerControlEvent                                                 \
S        TimerControlEvent
X#define MAP_TimerControlEvent                                                         TimerControlEvent
N#endif
N#ifdef ROM_TimerControlStall
N#define MAP_TimerControlStall                                                 \
N        ROM_TimerControlStall
X#define MAP_TimerControlStall                                                         ROM_TimerControlStall
N#else
S#define MAP_TimerControlStall                                                 \
S        TimerControlStall
X#define MAP_TimerControlStall                                                         TimerControlStall
N#endif
N#ifdef ROM_TimerRTCEnable
N#define MAP_TimerRTCEnable                                                    \
N        ROM_TimerRTCEnable
X#define MAP_TimerRTCEnable                                                            ROM_TimerRTCEnable
N#else
S#define MAP_TimerRTCEnable                                                    \
S        TimerRTCEnable
X#define MAP_TimerRTCEnable                                                            TimerRTCEnable
N#endif
N#ifdef ROM_TimerRTCDisable
N#define MAP_TimerRTCDisable                                                   \
N        ROM_TimerRTCDisable
X#define MAP_TimerRTCDisable                                                           ROM_TimerRTCDisable
N#else
S#define MAP_TimerRTCDisable                                                   \
S        TimerRTCDisable
X#define MAP_TimerRTCDisable                                                           TimerRTCDisable
N#endif
N#ifdef ROM_TimerPrescaleSet
N#define MAP_TimerPrescaleSet                                                  \
N        ROM_TimerPrescaleSet
X#define MAP_TimerPrescaleSet                                                          ROM_TimerPrescaleSet
N#else
S#define MAP_TimerPrescaleSet                                                  \
S        TimerPrescaleSet
X#define MAP_TimerPrescaleSet                                                          TimerPrescaleSet
N#endif
N#ifdef ROM_TimerPrescaleGet
N#define MAP_TimerPrescaleGet                                                  \
N        ROM_TimerPrescaleGet
X#define MAP_TimerPrescaleGet                                                          ROM_TimerPrescaleGet
N#else
S#define MAP_TimerPrescaleGet                                                  \
S        TimerPrescaleGet
X#define MAP_TimerPrescaleGet                                                          TimerPrescaleGet
N#endif
N#ifdef ROM_TimerPrescaleMatchSet
N#define MAP_TimerPrescaleMatchSet                                             \
N        ROM_TimerPrescaleMatchSet
X#define MAP_TimerPrescaleMatchSet                                                     ROM_TimerPrescaleMatchSet
N#else
S#define MAP_TimerPrescaleMatchSet                                             \
S        TimerPrescaleMatchSet
X#define MAP_TimerPrescaleMatchSet                                                     TimerPrescaleMatchSet
N#endif
N#ifdef ROM_TimerPrescaleMatchGet
N#define MAP_TimerPrescaleMatchGet                                             \
N        ROM_TimerPrescaleMatchGet
X#define MAP_TimerPrescaleMatchGet                                                     ROM_TimerPrescaleMatchGet
N#else
S#define MAP_TimerPrescaleMatchGet                                             \
S        TimerPrescaleMatchGet
X#define MAP_TimerPrescaleMatchGet                                                     TimerPrescaleMatchGet
N#endif
N#ifdef ROM_TimerLoadSet
N#define MAP_TimerLoadSet                                                      \
N        ROM_TimerLoadSet
X#define MAP_TimerLoadSet                                                              ROM_TimerLoadSet
N#else
S#define MAP_TimerLoadSet                                                      \
S        TimerLoadSet
X#define MAP_TimerLoadSet                                                              TimerLoadSet
N#endif
N#ifdef ROM_TimerLoadGet
N#define MAP_TimerLoadGet                                                      \
N        ROM_TimerLoadGet
X#define MAP_TimerLoadGet                                                              ROM_TimerLoadGet
N#else
S#define MAP_TimerLoadGet                                                      \
S        TimerLoadGet
X#define MAP_TimerLoadGet                                                              TimerLoadGet
N#endif
N#ifdef ROM_TimerValueGet
N#define MAP_TimerValueGet                                                     \
N        ROM_TimerValueGet
X#define MAP_TimerValueGet                                                             ROM_TimerValueGet
N#else
S#define MAP_TimerValueGet                                                     \
S        TimerValueGet
X#define MAP_TimerValueGet                                                             TimerValueGet
N#endif
N#ifdef ROM_TimerMatchSet
N#define MAP_TimerMatchSet                                                     \
N        ROM_TimerMatchSet
X#define MAP_TimerMatchSet                                                             ROM_TimerMatchSet
N#else
S#define MAP_TimerMatchSet                                                     \
S        TimerMatchSet
X#define MAP_TimerMatchSet                                                             TimerMatchSet
N#endif
N#ifdef ROM_TimerMatchGet
N#define MAP_TimerMatchGet                                                     \
N        ROM_TimerMatchGet
X#define MAP_TimerMatchGet                                                             ROM_TimerMatchGet
N#else
S#define MAP_TimerMatchGet                                                     \
S        TimerMatchGet
X#define MAP_TimerMatchGet                                                             TimerMatchGet
N#endif
N#ifdef ROM_TimerIntEnable
N#define MAP_TimerIntEnable                                                    \
N        ROM_TimerIntEnable
X#define MAP_TimerIntEnable                                                            ROM_TimerIntEnable
N#else
S#define MAP_TimerIntEnable                                                    \
S        TimerIntEnable
X#define MAP_TimerIntEnable                                                            TimerIntEnable
N#endif
N#ifdef ROM_TimerIntDisable
N#define MAP_TimerIntDisable                                                   \
N        ROM_TimerIntDisable
X#define MAP_TimerIntDisable                                                           ROM_TimerIntDisable
N#else
S#define MAP_TimerIntDisable                                                   \
S        TimerIntDisable
X#define MAP_TimerIntDisable                                                           TimerIntDisable
N#endif
N#ifdef ROM_TimerIntStatus
N#define MAP_TimerIntStatus                                                    \
N        ROM_TimerIntStatus
X#define MAP_TimerIntStatus                                                            ROM_TimerIntStatus
N#else
S#define MAP_TimerIntStatus                                                    \
S        TimerIntStatus
X#define MAP_TimerIntStatus                                                            TimerIntStatus
N#endif
N#ifdef ROM_TimerControlWaitOnTrigger
N#define MAP_TimerControlWaitOnTrigger                                         \
N        ROM_TimerControlWaitOnTrigger
X#define MAP_TimerControlWaitOnTrigger                                                 ROM_TimerControlWaitOnTrigger
N#else
S#define MAP_TimerControlWaitOnTrigger                                         \
S        TimerControlWaitOnTrigger
X#define MAP_TimerControlWaitOnTrigger                                                 TimerControlWaitOnTrigger
N#endif
N#ifdef ROM_TimerLoadSet64
N#define MAP_TimerLoadSet64                                                    \
N        ROM_TimerLoadSet64
X#define MAP_TimerLoadSet64                                                            ROM_TimerLoadSet64
N#else
S#define MAP_TimerLoadSet64                                                    \
S        TimerLoadSet64
X#define MAP_TimerLoadSet64                                                            TimerLoadSet64
N#endif
N#ifdef ROM_TimerLoadGet64
N#define MAP_TimerLoadGet64                                                    \
N        ROM_TimerLoadGet64
X#define MAP_TimerLoadGet64                                                            ROM_TimerLoadGet64
N#else
S#define MAP_TimerLoadGet64                                                    \
S        TimerLoadGet64
X#define MAP_TimerLoadGet64                                                            TimerLoadGet64
N#endif
N#ifdef ROM_TimerValueGet64
N#define MAP_TimerValueGet64                                                   \
N        ROM_TimerValueGet64
X#define MAP_TimerValueGet64                                                           ROM_TimerValueGet64
N#else
S#define MAP_TimerValueGet64                                                   \
S        TimerValueGet64
X#define MAP_TimerValueGet64                                                           TimerValueGet64
N#endif
N#ifdef ROM_TimerMatchSet64
N#define MAP_TimerMatchSet64                                                   \
N        ROM_TimerMatchSet64
X#define MAP_TimerMatchSet64                                                           ROM_TimerMatchSet64
N#else
S#define MAP_TimerMatchSet64                                                   \
S        TimerMatchSet64
X#define MAP_TimerMatchSet64                                                           TimerMatchSet64
N#endif
N#ifdef ROM_TimerMatchGet64
N#define MAP_TimerMatchGet64                                                   \
N        ROM_TimerMatchGet64
X#define MAP_TimerMatchGet64                                                           ROM_TimerMatchGet64
N#else
S#define MAP_TimerMatchGet64                                                   \
S        TimerMatchGet64
X#define MAP_TimerMatchGet64                                                           TimerMatchGet64
N#endif
N#ifdef ROM_TimerClockSourceGet
S#define MAP_TimerClockSourceGet                                               \
S        ROM_TimerClockSourceGet
X#define MAP_TimerClockSourceGet                                                       ROM_TimerClockSourceGet
N#else
N#define MAP_TimerClockSourceGet                                               \
N        TimerClockSourceGet
X#define MAP_TimerClockSourceGet                                                       TimerClockSourceGet
N#endif
N#ifdef ROM_TimerClockSourceSet
S#define MAP_TimerClockSourceSet                                               \
S        ROM_TimerClockSourceSet
X#define MAP_TimerClockSourceSet                                                       ROM_TimerClockSourceSet
N#else
N#define MAP_TimerClockSourceSet                                               \
N        TimerClockSourceSet
X#define MAP_TimerClockSourceSet                                                       TimerClockSourceSet
N#endif
N#ifdef ROM_TimerADCEventGet
S#define MAP_TimerADCEventGet                                                  \
S        ROM_TimerADCEventGet
X#define MAP_TimerADCEventGet                                                          ROM_TimerADCEventGet
N#else
N#define MAP_TimerADCEventGet                                                  \
N        TimerADCEventGet
X#define MAP_TimerADCEventGet                                                          TimerADCEventGet
N#endif
N#ifdef ROM_TimerADCEventSet
S#define MAP_TimerADCEventSet                                                  \
S        ROM_TimerADCEventSet
X#define MAP_TimerADCEventSet                                                          ROM_TimerADCEventSet
N#else
N#define MAP_TimerADCEventSet                                                  \
N        TimerADCEventSet
X#define MAP_TimerADCEventSet                                                          TimerADCEventSet
N#endif
N#ifdef ROM_TimerDMAEventGet
S#define MAP_TimerDMAEventGet                                                  \
S        ROM_TimerDMAEventGet
X#define MAP_TimerDMAEventGet                                                          ROM_TimerDMAEventGet
N#else
N#define MAP_TimerDMAEventGet                                                  \
N        TimerDMAEventGet
X#define MAP_TimerDMAEventGet                                                          TimerDMAEventGet
N#endif
N#ifdef ROM_TimerDMAEventSet
S#define MAP_TimerDMAEventSet                                                  \
S        ROM_TimerDMAEventSet
X#define MAP_TimerDMAEventSet                                                          ROM_TimerDMAEventSet
N#else
N#define MAP_TimerDMAEventSet                                                  \
N        TimerDMAEventSet
X#define MAP_TimerDMAEventSet                                                          TimerDMAEventSet
N#endif
N#ifdef ROM_TimerSynchronize
S#define MAP_TimerSynchronize                                                  \
S        ROM_TimerSynchronize
X#define MAP_TimerSynchronize                                                          ROM_TimerSynchronize
N#else
N#define MAP_TimerSynchronize                                                  \
N        TimerSynchronize
X#define MAP_TimerSynchronize                                                          TimerSynchronize
N#endif
N
N//*****************************************************************************
N//
N// Macros for the UART API.
N//
N//*****************************************************************************
N#ifdef ROM_UARTCharPut
N#define MAP_UARTCharPut                                                       \
N        ROM_UARTCharPut
X#define MAP_UARTCharPut                                                               ROM_UARTCharPut
N#else
S#define MAP_UARTCharPut                                                       \
S        UARTCharPut
X#define MAP_UARTCharPut                                                               UARTCharPut
N#endif
N#ifdef ROM_UARTParityModeSet
N#define MAP_UARTParityModeSet                                                 \
N        ROM_UARTParityModeSet
X#define MAP_UARTParityModeSet                                                         ROM_UARTParityModeSet
N#else
S#define MAP_UARTParityModeSet                                                 \
S        UARTParityModeSet
X#define MAP_UARTParityModeSet                                                         UARTParityModeSet
N#endif
N#ifdef ROM_UARTParityModeGet
N#define MAP_UARTParityModeGet                                                 \
N        ROM_UARTParityModeGet
X#define MAP_UARTParityModeGet                                                         ROM_UARTParityModeGet
N#else
S#define MAP_UARTParityModeGet                                                 \
S        UARTParityModeGet
X#define MAP_UARTParityModeGet                                                         UARTParityModeGet
N#endif
N#ifdef ROM_UARTFIFOLevelSet
N#define MAP_UARTFIFOLevelSet                                                  \
N        ROM_UARTFIFOLevelSet
X#define MAP_UARTFIFOLevelSet                                                          ROM_UARTFIFOLevelSet
N#else
S#define MAP_UARTFIFOLevelSet                                                  \
S        UARTFIFOLevelSet
X#define MAP_UARTFIFOLevelSet                                                          UARTFIFOLevelSet
N#endif
N#ifdef ROM_UARTFIFOLevelGet
N#define MAP_UARTFIFOLevelGet                                                  \
N        ROM_UARTFIFOLevelGet
X#define MAP_UARTFIFOLevelGet                                                          ROM_UARTFIFOLevelGet
N#else
S#define MAP_UARTFIFOLevelGet                                                  \
S        UARTFIFOLevelGet
X#define MAP_UARTFIFOLevelGet                                                          UARTFIFOLevelGet
N#endif
N#ifdef ROM_UARTConfigSetExpClk
N#define MAP_UARTConfigSetExpClk                                               \
N        ROM_UARTConfigSetExpClk
X#define MAP_UARTConfigSetExpClk                                                       ROM_UARTConfigSetExpClk
N#else
S#define MAP_UARTConfigSetExpClk                                               \
S        UARTConfigSetExpClk
X#define MAP_UARTConfigSetExpClk                                                       UARTConfigSetExpClk
N#endif
N#ifdef ROM_UARTConfigGetExpClk
N#define MAP_UARTConfigGetExpClk                                               \
N        ROM_UARTConfigGetExpClk
X#define MAP_UARTConfigGetExpClk                                                       ROM_UARTConfigGetExpClk
N#else
S#define MAP_UARTConfigGetExpClk                                               \
S        UARTConfigGetExpClk
X#define MAP_UARTConfigGetExpClk                                                       UARTConfigGetExpClk
N#endif
N#ifdef ROM_UARTEnable
N#define MAP_UARTEnable                                                        \
N        ROM_UARTEnable
X#define MAP_UARTEnable                                                                ROM_UARTEnable
N#else
S#define MAP_UARTEnable                                                        \
S        UARTEnable
X#define MAP_UARTEnable                                                                UARTEnable
N#endif
N#ifdef ROM_UARTDisable
N#define MAP_UARTDisable                                                       \
N        ROM_UARTDisable
X#define MAP_UARTDisable                                                               ROM_UARTDisable
N#else
S#define MAP_UARTDisable                                                       \
S        UARTDisable
X#define MAP_UARTDisable                                                               UARTDisable
N#endif
N#ifdef ROM_UARTEnableSIR
N#define MAP_UARTEnableSIR                                                     \
N        ROM_UARTEnableSIR
X#define MAP_UARTEnableSIR                                                             ROM_UARTEnableSIR
N#else
S#define MAP_UARTEnableSIR                                                     \
S        UARTEnableSIR
X#define MAP_UARTEnableSIR                                                             UARTEnableSIR
N#endif
N#ifdef ROM_UARTDisableSIR
N#define MAP_UARTDisableSIR                                                    \
N        ROM_UARTDisableSIR
X#define MAP_UARTDisableSIR                                                            ROM_UARTDisableSIR
N#else
S#define MAP_UARTDisableSIR                                                    \
S        UARTDisableSIR
X#define MAP_UARTDisableSIR                                                            UARTDisableSIR
N#endif
N#ifdef ROM_UARTCharsAvail
N#define MAP_UARTCharsAvail                                                    \
N        ROM_UARTCharsAvail
X#define MAP_UARTCharsAvail                                                            ROM_UARTCharsAvail
N#else
S#define MAP_UARTCharsAvail                                                    \
S        UARTCharsAvail
X#define MAP_UARTCharsAvail                                                            UARTCharsAvail
N#endif
N#ifdef ROM_UARTSpaceAvail
N#define MAP_UARTSpaceAvail                                                    \
N        ROM_UARTSpaceAvail
X#define MAP_UARTSpaceAvail                                                            ROM_UARTSpaceAvail
N#else
S#define MAP_UARTSpaceAvail                                                    \
S        UARTSpaceAvail
X#define MAP_UARTSpaceAvail                                                            UARTSpaceAvail
N#endif
N#ifdef ROM_UARTCharGetNonBlocking
N#define MAP_UARTCharGetNonBlocking                                            \
N        ROM_UARTCharGetNonBlocking
X#define MAP_UARTCharGetNonBlocking                                                    ROM_UARTCharGetNonBlocking
N#else
S#define MAP_UARTCharGetNonBlocking                                            \
S        UARTCharGetNonBlocking
X#define MAP_UARTCharGetNonBlocking                                                    UARTCharGetNonBlocking
N#endif
N#ifdef ROM_UARTCharGet
N#define MAP_UARTCharGet                                                       \
N        ROM_UARTCharGet
X#define MAP_UARTCharGet                                                               ROM_UARTCharGet
N#else
S#define MAP_UARTCharGet                                                       \
S        UARTCharGet
X#define MAP_UARTCharGet                                                               UARTCharGet
N#endif
N#ifdef ROM_UARTCharPutNonBlocking
N#define MAP_UARTCharPutNonBlocking                                            \
N        ROM_UARTCharPutNonBlocking
X#define MAP_UARTCharPutNonBlocking                                                    ROM_UARTCharPutNonBlocking
N#else
S#define MAP_UARTCharPutNonBlocking                                            \
S        UARTCharPutNonBlocking
X#define MAP_UARTCharPutNonBlocking                                                    UARTCharPutNonBlocking
N#endif
N#ifdef ROM_UARTBreakCtl
N#define MAP_UARTBreakCtl                                                      \
N        ROM_UARTBreakCtl
X#define MAP_UARTBreakCtl                                                              ROM_UARTBreakCtl
N#else
S#define MAP_UARTBreakCtl                                                      \
S        UARTBreakCtl
X#define MAP_UARTBreakCtl                                                              UARTBreakCtl
N#endif
N#ifdef ROM_UARTIntEnable
N#define MAP_UARTIntEnable                                                     \
N        ROM_UARTIntEnable
X#define MAP_UARTIntEnable                                                             ROM_UARTIntEnable
N#else
S#define MAP_UARTIntEnable                                                     \
S        UARTIntEnable
X#define MAP_UARTIntEnable                                                             UARTIntEnable
N#endif
N#ifdef ROM_UARTIntDisable
N#define MAP_UARTIntDisable                                                    \
N        ROM_UARTIntDisable
X#define MAP_UARTIntDisable                                                            ROM_UARTIntDisable
N#else
S#define MAP_UARTIntDisable                                                    \
S        UARTIntDisable
X#define MAP_UARTIntDisable                                                            UARTIntDisable
N#endif
N#ifdef ROM_UARTIntStatus
N#define MAP_UARTIntStatus                                                     \
N        ROM_UARTIntStatus
X#define MAP_UARTIntStatus                                                             ROM_UARTIntStatus
N#else
S#define MAP_UARTIntStatus                                                     \
S        UARTIntStatus
X#define MAP_UARTIntStatus                                                             UARTIntStatus
N#endif
N#ifdef ROM_UARTIntClear
N#define MAP_UARTIntClear                                                      \
N        ROM_UARTIntClear
X#define MAP_UARTIntClear                                                              ROM_UARTIntClear
N#else
S#define MAP_UARTIntClear                                                      \
S        UARTIntClear
X#define MAP_UARTIntClear                                                              UARTIntClear
N#endif
N#ifdef ROM_UARTDMAEnable
N#define MAP_UARTDMAEnable                                                     \
N        ROM_UARTDMAEnable
X#define MAP_UARTDMAEnable                                                             ROM_UARTDMAEnable
N#else
S#define MAP_UARTDMAEnable                                                     \
S        UARTDMAEnable
X#define MAP_UARTDMAEnable                                                             UARTDMAEnable
N#endif
N#ifdef ROM_UARTDMADisable
N#define MAP_UARTDMADisable                                                    \
N        ROM_UARTDMADisable
X#define MAP_UARTDMADisable                                                            ROM_UARTDMADisable
N#else
S#define MAP_UARTDMADisable                                                    \
S        UARTDMADisable
X#define MAP_UARTDMADisable                                                            UARTDMADisable
N#endif
N#ifdef ROM_UARTFIFOEnable
N#define MAP_UARTFIFOEnable                                                    \
N        ROM_UARTFIFOEnable
X#define MAP_UARTFIFOEnable                                                            ROM_UARTFIFOEnable
N#else
S#define MAP_UARTFIFOEnable                                                    \
S        UARTFIFOEnable
X#define MAP_UARTFIFOEnable                                                            UARTFIFOEnable
N#endif
N#ifdef ROM_UARTFIFODisable
N#define MAP_UARTFIFODisable                                                   \
N        ROM_UARTFIFODisable
X#define MAP_UARTFIFODisable                                                           ROM_UARTFIFODisable
N#else
S#define MAP_UARTFIFODisable                                                   \
S        UARTFIFODisable
X#define MAP_UARTFIFODisable                                                           UARTFIFODisable
N#endif
N#ifdef ROM_UARTBusy
N#define MAP_UARTBusy                                                          \
N        ROM_UARTBusy
X#define MAP_UARTBusy                                                                  ROM_UARTBusy
N#else
S#define MAP_UARTBusy                                                          \
S        UARTBusy
X#define MAP_UARTBusy                                                                  UARTBusy
N#endif
N#ifdef ROM_UARTTxIntModeSet
N#define MAP_UARTTxIntModeSet                                                  \
N        ROM_UARTTxIntModeSet
X#define MAP_UARTTxIntModeSet                                                          ROM_UARTTxIntModeSet
N#else
S#define MAP_UARTTxIntModeSet                                                  \
S        UARTTxIntModeSet
X#define MAP_UARTTxIntModeSet                                                          UARTTxIntModeSet
N#endif
N#ifdef ROM_UARTTxIntModeGet
N#define MAP_UARTTxIntModeGet                                                  \
N        ROM_UARTTxIntModeGet
X#define MAP_UARTTxIntModeGet                                                          ROM_UARTTxIntModeGet
N#else
S#define MAP_UARTTxIntModeGet                                                  \
S        UARTTxIntModeGet
X#define MAP_UARTTxIntModeGet                                                          UARTTxIntModeGet
N#endif
N#ifdef ROM_UARTRxErrorGet
N#define MAP_UARTRxErrorGet                                                    \
N        ROM_UARTRxErrorGet
X#define MAP_UARTRxErrorGet                                                            ROM_UARTRxErrorGet
N#else
S#define MAP_UARTRxErrorGet                                                    \
S        UARTRxErrorGet
X#define MAP_UARTRxErrorGet                                                            UARTRxErrorGet
N#endif
N#ifdef ROM_UARTRxErrorClear
N#define MAP_UARTRxErrorClear                                                  \
N        ROM_UARTRxErrorClear
X#define MAP_UARTRxErrorClear                                                          ROM_UARTRxErrorClear
N#else
S#define MAP_UARTRxErrorClear                                                  \
S        UARTRxErrorClear
X#define MAP_UARTRxErrorClear                                                          UARTRxErrorClear
N#endif
N#ifdef ROM_UARTClockSourceSet
N#define MAP_UARTClockSourceSet                                                \
N        ROM_UARTClockSourceSet
X#define MAP_UARTClockSourceSet                                                        ROM_UARTClockSourceSet
N#else
S#define MAP_UARTClockSourceSet                                                \
S        UARTClockSourceSet
X#define MAP_UARTClockSourceSet                                                        UARTClockSourceSet
N#endif
N#ifdef ROM_UARTClockSourceGet
N#define MAP_UARTClockSourceGet                                                \
N        ROM_UARTClockSourceGet
X#define MAP_UARTClockSourceGet                                                        ROM_UARTClockSourceGet
N#else
S#define MAP_UARTClockSourceGet                                                \
S        UARTClockSourceGet
X#define MAP_UARTClockSourceGet                                                        UARTClockSourceGet
N#endif
N#ifdef ROM_UART9BitEnable
N#define MAP_UART9BitEnable                                                    \
N        ROM_UART9BitEnable
X#define MAP_UART9BitEnable                                                            ROM_UART9BitEnable
N#else
S#define MAP_UART9BitEnable                                                    \
S        UART9BitEnable
X#define MAP_UART9BitEnable                                                            UART9BitEnable
N#endif
N#ifdef ROM_UART9BitDisable
N#define MAP_UART9BitDisable                                                   \
N        ROM_UART9BitDisable
X#define MAP_UART9BitDisable                                                           ROM_UART9BitDisable
N#else
S#define MAP_UART9BitDisable                                                   \
S        UART9BitDisable
X#define MAP_UART9BitDisable                                                           UART9BitDisable
N#endif
N#ifdef ROM_UART9BitAddrSet
N#define MAP_UART9BitAddrSet                                                   \
N        ROM_UART9BitAddrSet
X#define MAP_UART9BitAddrSet                                                           ROM_UART9BitAddrSet
N#else
S#define MAP_UART9BitAddrSet                                                   \
S        UART9BitAddrSet
X#define MAP_UART9BitAddrSet                                                           UART9BitAddrSet
N#endif
N#ifdef ROM_UART9BitAddrSend
N#define MAP_UART9BitAddrSend                                                  \
N        ROM_UART9BitAddrSend
X#define MAP_UART9BitAddrSend                                                          ROM_UART9BitAddrSend
N#else
S#define MAP_UART9BitAddrSend                                                  \
S        UART9BitAddrSend
X#define MAP_UART9BitAddrSend                                                          UART9BitAddrSend
N#endif
N#ifdef ROM_UARTSmartCardDisable
S#define MAP_UARTSmartCardDisable                                              \
S        ROM_UARTSmartCardDisable
X#define MAP_UARTSmartCardDisable                                                      ROM_UARTSmartCardDisable
N#else
N#define MAP_UARTSmartCardDisable                                              \
N        UARTSmartCardDisable
X#define MAP_UARTSmartCardDisable                                                      UARTSmartCardDisable
N#endif
N#ifdef ROM_UARTSmartCardEnable
S#define MAP_UARTSmartCardEnable                                               \
S        ROM_UARTSmartCardEnable
X#define MAP_UARTSmartCardEnable                                                       ROM_UARTSmartCardEnable
N#else
N#define MAP_UARTSmartCardEnable                                               \
N        UARTSmartCardEnable
X#define MAP_UARTSmartCardEnable                                                       UARTSmartCardEnable
N#endif
N#ifdef ROM_UARTModemControlClear
N#define MAP_UARTModemControlClear                                             \
N        ROM_UARTModemControlClear
X#define MAP_UARTModemControlClear                                                     ROM_UARTModemControlClear
N#else
S#define MAP_UARTModemControlClear                                             \
S        UARTModemControlClear
X#define MAP_UARTModemControlClear                                                     UARTModemControlClear
N#endif
N#ifdef ROM_UARTModemControlGet
S#define MAP_UARTModemControlGet                                               \
S        ROM_UARTModemControlGet
X#define MAP_UARTModemControlGet                                                       ROM_UARTModemControlGet
N#else
N#define MAP_UARTModemControlGet                                               \
N        UARTModemControlGet
X#define MAP_UARTModemControlGet                                                       UARTModemControlGet
N#endif
N#ifdef ROM_UARTModemControlSet
S#define MAP_UARTModemControlSet                                               \
S        ROM_UARTModemControlSet
X#define MAP_UARTModemControlSet                                                       ROM_UARTModemControlSet
N#else
N#define MAP_UARTModemControlSet                                               \
N        UARTModemControlSet
X#define MAP_UARTModemControlSet                                                       UARTModemControlSet
N#endif
N#ifdef ROM_UARTModemStatusGet
S#define MAP_UARTModemStatusGet                                                \
S        ROM_UARTModemStatusGet
X#define MAP_UARTModemStatusGet                                                        ROM_UARTModemStatusGet
N#else
N#define MAP_UARTModemStatusGet                                                \
N        UARTModemStatusGet
X#define MAP_UARTModemStatusGet                                                        UARTModemStatusGet
N#endif
N#ifdef ROM_UARTFlowControlGet
S#define MAP_UARTFlowControlGet                                                \
S        ROM_UARTFlowControlGet
X#define MAP_UARTFlowControlGet                                                        ROM_UARTFlowControlGet
N#else
N#define MAP_UARTFlowControlGet                                                \
N        UARTFlowControlGet
X#define MAP_UARTFlowControlGet                                                        UARTFlowControlGet
N#endif
N#ifdef ROM_UARTFlowControlSet
S#define MAP_UARTFlowControlSet                                                \
S        ROM_UARTFlowControlSet
X#define MAP_UARTFlowControlSet                                                        ROM_UARTFlowControlSet
N#else
N#define MAP_UARTFlowControlSet                                                \
N        UARTFlowControlSet
X#define MAP_UARTFlowControlSet                                                        UARTFlowControlSet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the uDMA API.
N//
N//*****************************************************************************
N#ifdef ROM_uDMAChannelTransferSet
N#define MAP_uDMAChannelTransferSet                                            \
N        ROM_uDMAChannelTransferSet
X#define MAP_uDMAChannelTransferSet                                                    ROM_uDMAChannelTransferSet
N#else
S#define MAP_uDMAChannelTransferSet                                            \
S        uDMAChannelTransferSet
X#define MAP_uDMAChannelTransferSet                                                    uDMAChannelTransferSet
N#endif
N#ifdef ROM_uDMAEnable
N#define MAP_uDMAEnable                                                        \
N        ROM_uDMAEnable
X#define MAP_uDMAEnable                                                                ROM_uDMAEnable
N#else
S#define MAP_uDMAEnable                                                        \
S        uDMAEnable
X#define MAP_uDMAEnable                                                                uDMAEnable
N#endif
N#ifdef ROM_uDMADisable
N#define MAP_uDMADisable                                                       \
N        ROM_uDMADisable
X#define MAP_uDMADisable                                                               ROM_uDMADisable
N#else
S#define MAP_uDMADisable                                                       \
S        uDMADisable
X#define MAP_uDMADisable                                                               uDMADisable
N#endif
N#ifdef ROM_uDMAErrorStatusGet
N#define MAP_uDMAErrorStatusGet                                                \
N        ROM_uDMAErrorStatusGet
X#define MAP_uDMAErrorStatusGet                                                        ROM_uDMAErrorStatusGet
N#else
S#define MAP_uDMAErrorStatusGet                                                \
S        uDMAErrorStatusGet
X#define MAP_uDMAErrorStatusGet                                                        uDMAErrorStatusGet
N#endif
N#ifdef ROM_uDMAErrorStatusClear
N#define MAP_uDMAErrorStatusClear                                              \
N        ROM_uDMAErrorStatusClear
X#define MAP_uDMAErrorStatusClear                                                      ROM_uDMAErrorStatusClear
N#else
S#define MAP_uDMAErrorStatusClear                                              \
S        uDMAErrorStatusClear
X#define MAP_uDMAErrorStatusClear                                                      uDMAErrorStatusClear
N#endif
N#ifdef ROM_uDMAChannelEnable
N#define MAP_uDMAChannelEnable                                                 \
N        ROM_uDMAChannelEnable
X#define MAP_uDMAChannelEnable                                                         ROM_uDMAChannelEnable
N#else
S#define MAP_uDMAChannelEnable                                                 \
S        uDMAChannelEnable
X#define MAP_uDMAChannelEnable                                                         uDMAChannelEnable
N#endif
N#ifdef ROM_uDMAChannelDisable
N#define MAP_uDMAChannelDisable                                                \
N        ROM_uDMAChannelDisable
X#define MAP_uDMAChannelDisable                                                        ROM_uDMAChannelDisable
N#else
S#define MAP_uDMAChannelDisable                                                \
S        uDMAChannelDisable
X#define MAP_uDMAChannelDisable                                                        uDMAChannelDisable
N#endif
N#ifdef ROM_uDMAChannelIsEnabled
N#define MAP_uDMAChannelIsEnabled                                              \
N        ROM_uDMAChannelIsEnabled
X#define MAP_uDMAChannelIsEnabled                                                      ROM_uDMAChannelIsEnabled
N#else
S#define MAP_uDMAChannelIsEnabled                                              \
S        uDMAChannelIsEnabled
X#define MAP_uDMAChannelIsEnabled                                                      uDMAChannelIsEnabled
N#endif
N#ifdef ROM_uDMAControlBaseSet
N#define MAP_uDMAControlBaseSet                                                \
N        ROM_uDMAControlBaseSet
X#define MAP_uDMAControlBaseSet                                                        ROM_uDMAControlBaseSet
N#else
S#define MAP_uDMAControlBaseSet                                                \
S        uDMAControlBaseSet
X#define MAP_uDMAControlBaseSet                                                        uDMAControlBaseSet
N#endif
N#ifdef ROM_uDMAControlBaseGet
N#define MAP_uDMAControlBaseGet                                                \
N        ROM_uDMAControlBaseGet
X#define MAP_uDMAControlBaseGet                                                        ROM_uDMAControlBaseGet
N#else
S#define MAP_uDMAControlBaseGet                                                \
S        uDMAControlBaseGet
X#define MAP_uDMAControlBaseGet                                                        uDMAControlBaseGet
N#endif
N#ifdef ROM_uDMAChannelRequest
N#define MAP_uDMAChannelRequest                                                \
N        ROM_uDMAChannelRequest
X#define MAP_uDMAChannelRequest                                                        ROM_uDMAChannelRequest
N#else
S#define MAP_uDMAChannelRequest                                                \
S        uDMAChannelRequest
X#define MAP_uDMAChannelRequest                                                        uDMAChannelRequest
N#endif
N#ifdef ROM_uDMAChannelAttributeEnable
N#define MAP_uDMAChannelAttributeEnable                                        \
N        ROM_uDMAChannelAttributeEnable
X#define MAP_uDMAChannelAttributeEnable                                                ROM_uDMAChannelAttributeEnable
N#else
S#define MAP_uDMAChannelAttributeEnable                                        \
S        uDMAChannelAttributeEnable
X#define MAP_uDMAChannelAttributeEnable                                                uDMAChannelAttributeEnable
N#endif
N#ifdef ROM_uDMAChannelAttributeDisable
N#define MAP_uDMAChannelAttributeDisable                                       \
N        ROM_uDMAChannelAttributeDisable
X#define MAP_uDMAChannelAttributeDisable                                               ROM_uDMAChannelAttributeDisable
N#else
S#define MAP_uDMAChannelAttributeDisable                                       \
S        uDMAChannelAttributeDisable
X#define MAP_uDMAChannelAttributeDisable                                               uDMAChannelAttributeDisable
N#endif
N#ifdef ROM_uDMAChannelAttributeGet
N#define MAP_uDMAChannelAttributeGet                                           \
N        ROM_uDMAChannelAttributeGet
X#define MAP_uDMAChannelAttributeGet                                                   ROM_uDMAChannelAttributeGet
N#else
S#define MAP_uDMAChannelAttributeGet                                           \
S        uDMAChannelAttributeGet
X#define MAP_uDMAChannelAttributeGet                                                   uDMAChannelAttributeGet
N#endif
N#ifdef ROM_uDMAChannelControlSet
N#define MAP_uDMAChannelControlSet                                             \
N        ROM_uDMAChannelControlSet
X#define MAP_uDMAChannelControlSet                                                     ROM_uDMAChannelControlSet
N#else
S#define MAP_uDMAChannelControlSet                                             \
S        uDMAChannelControlSet
X#define MAP_uDMAChannelControlSet                                                     uDMAChannelControlSet
N#endif
N#ifdef ROM_uDMAChannelSizeGet
N#define MAP_uDMAChannelSizeGet                                                \
N        ROM_uDMAChannelSizeGet
X#define MAP_uDMAChannelSizeGet                                                        ROM_uDMAChannelSizeGet
N#else
S#define MAP_uDMAChannelSizeGet                                                \
S        uDMAChannelSizeGet
X#define MAP_uDMAChannelSizeGet                                                        uDMAChannelSizeGet
N#endif
N#ifdef ROM_uDMAChannelModeGet
N#define MAP_uDMAChannelModeGet                                                \
N        ROM_uDMAChannelModeGet
X#define MAP_uDMAChannelModeGet                                                        ROM_uDMAChannelModeGet
N#else
S#define MAP_uDMAChannelModeGet                                                \
S        uDMAChannelModeGet
X#define MAP_uDMAChannelModeGet                                                        uDMAChannelModeGet
N#endif
N#ifdef ROM_uDMAChannelSelectSecondary
N#define MAP_uDMAChannelSelectSecondary                                        \
N        ROM_uDMAChannelSelectSecondary
X#define MAP_uDMAChannelSelectSecondary                                                ROM_uDMAChannelSelectSecondary
N#else
S#define MAP_uDMAChannelSelectSecondary                                        \
S        uDMAChannelSelectSecondary
X#define MAP_uDMAChannelSelectSecondary                                                uDMAChannelSelectSecondary
N#endif
N#ifdef ROM_uDMAChannelSelectDefault
N#define MAP_uDMAChannelSelectDefault                                          \
N        ROM_uDMAChannelSelectDefault
X#define MAP_uDMAChannelSelectDefault                                                  ROM_uDMAChannelSelectDefault
N#else
S#define MAP_uDMAChannelSelectDefault                                          \
S        uDMAChannelSelectDefault
X#define MAP_uDMAChannelSelectDefault                                                  uDMAChannelSelectDefault
N#endif
N#ifdef ROM_uDMAIntStatus
N#define MAP_uDMAIntStatus                                                     \
N        ROM_uDMAIntStatus
X#define MAP_uDMAIntStatus                                                             ROM_uDMAIntStatus
N#else
S#define MAP_uDMAIntStatus                                                     \
S        uDMAIntStatus
X#define MAP_uDMAIntStatus                                                             uDMAIntStatus
N#endif
N#ifdef ROM_uDMAIntClear
N#define MAP_uDMAIntClear                                                      \
N        ROM_uDMAIntClear
X#define MAP_uDMAIntClear                                                              ROM_uDMAIntClear
N#else
S#define MAP_uDMAIntClear                                                      \
S        uDMAIntClear
X#define MAP_uDMAIntClear                                                              uDMAIntClear
N#endif
N#ifdef ROM_uDMAControlAlternateBaseGet
N#define MAP_uDMAControlAlternateBaseGet                                       \
N        ROM_uDMAControlAlternateBaseGet
X#define MAP_uDMAControlAlternateBaseGet                                               ROM_uDMAControlAlternateBaseGet
N#else
S#define MAP_uDMAControlAlternateBaseGet                                       \
S        uDMAControlAlternateBaseGet
X#define MAP_uDMAControlAlternateBaseGet                                               uDMAControlAlternateBaseGet
N#endif
N#ifdef ROM_uDMAChannelScatterGatherSet
N#define MAP_uDMAChannelScatterGatherSet                                       \
N        ROM_uDMAChannelScatterGatherSet
X#define MAP_uDMAChannelScatterGatherSet                                               ROM_uDMAChannelScatterGatherSet
N#else
S#define MAP_uDMAChannelScatterGatherSet                                       \
S        uDMAChannelScatterGatherSet
X#define MAP_uDMAChannelScatterGatherSet                                               uDMAChannelScatterGatherSet
N#endif
N#ifdef ROM_uDMAChannelAssign
N#define MAP_uDMAChannelAssign                                                 \
N        ROM_uDMAChannelAssign
X#define MAP_uDMAChannelAssign                                                         ROM_uDMAChannelAssign
N#else
S#define MAP_uDMAChannelAssign                                                 \
S        uDMAChannelAssign
X#define MAP_uDMAChannelAssign                                                         uDMAChannelAssign
N#endif
N
N//*****************************************************************************
N//
N// Macros for the USB API.
N//
N//*****************************************************************************
N#ifdef ROM_USBDevAddrGet
N#define MAP_USBDevAddrGet                                                     \
N        ROM_USBDevAddrGet
X#define MAP_USBDevAddrGet                                                             ROM_USBDevAddrGet
N#else
S#define MAP_USBDevAddrGet                                                     \
S        USBDevAddrGet
X#define MAP_USBDevAddrGet                                                             USBDevAddrGet
N#endif
N#ifdef ROM_USBDevAddrSet
N#define MAP_USBDevAddrSet                                                     \
N        ROM_USBDevAddrSet
X#define MAP_USBDevAddrSet                                                             ROM_USBDevAddrSet
N#else
S#define MAP_USBDevAddrSet                                                     \
S        USBDevAddrSet
X#define MAP_USBDevAddrSet                                                             USBDevAddrSet
N#endif
N#ifdef ROM_USBDevConnect
N#define MAP_USBDevConnect                                                     \
N        ROM_USBDevConnect
X#define MAP_USBDevConnect                                                             ROM_USBDevConnect
N#else
S#define MAP_USBDevConnect                                                     \
S        USBDevConnect
X#define MAP_USBDevConnect                                                             USBDevConnect
N#endif
N#ifdef ROM_USBDevDisconnect
N#define MAP_USBDevDisconnect                                                  \
N        ROM_USBDevDisconnect
X#define MAP_USBDevDisconnect                                                          ROM_USBDevDisconnect
N#else
S#define MAP_USBDevDisconnect                                                  \
S        USBDevDisconnect
X#define MAP_USBDevDisconnect                                                          USBDevDisconnect
N#endif
N#ifdef ROM_USBDevEndpointConfigSet
N#define MAP_USBDevEndpointConfigSet                                           \
N        ROM_USBDevEndpointConfigSet
X#define MAP_USBDevEndpointConfigSet                                                   ROM_USBDevEndpointConfigSet
N#else
S#define MAP_USBDevEndpointConfigSet                                           \
S        USBDevEndpointConfigSet
X#define MAP_USBDevEndpointConfigSet                                                   USBDevEndpointConfigSet
N#endif
N#ifdef ROM_USBDevEndpointDataAck
N#define MAP_USBDevEndpointDataAck                                             \
N        ROM_USBDevEndpointDataAck
X#define MAP_USBDevEndpointDataAck                                                     ROM_USBDevEndpointDataAck
N#else
S#define MAP_USBDevEndpointDataAck                                             \
S        USBDevEndpointDataAck
X#define MAP_USBDevEndpointDataAck                                                     USBDevEndpointDataAck
N#endif
N#ifdef ROM_USBDevEndpointStall
N#define MAP_USBDevEndpointStall                                               \
N        ROM_USBDevEndpointStall
X#define MAP_USBDevEndpointStall                                                       ROM_USBDevEndpointStall
N#else
S#define MAP_USBDevEndpointStall                                               \
S        USBDevEndpointStall
X#define MAP_USBDevEndpointStall                                                       USBDevEndpointStall
N#endif
N#ifdef ROM_USBDevEndpointStallClear
N#define MAP_USBDevEndpointStallClear                                          \
N        ROM_USBDevEndpointStallClear
X#define MAP_USBDevEndpointStallClear                                                  ROM_USBDevEndpointStallClear
N#else
S#define MAP_USBDevEndpointStallClear                                          \
S        USBDevEndpointStallClear
X#define MAP_USBDevEndpointStallClear                                                  USBDevEndpointStallClear
N#endif
N#ifdef ROM_USBDevEndpointStatusClear
N#define MAP_USBDevEndpointStatusClear                                         \
N        ROM_USBDevEndpointStatusClear
X#define MAP_USBDevEndpointStatusClear                                                 ROM_USBDevEndpointStatusClear
N#else
S#define MAP_USBDevEndpointStatusClear                                         \
S        USBDevEndpointStatusClear
X#define MAP_USBDevEndpointStatusClear                                                 USBDevEndpointStatusClear
N#endif
N#ifdef ROM_USBEndpointDataGet
N#define MAP_USBEndpointDataGet                                                \
N        ROM_USBEndpointDataGet
X#define MAP_USBEndpointDataGet                                                        ROM_USBEndpointDataGet
N#else
S#define MAP_USBEndpointDataGet                                                \
S        USBEndpointDataGet
X#define MAP_USBEndpointDataGet                                                        USBEndpointDataGet
N#endif
N#ifdef ROM_USBEndpointDataPut
N#define MAP_USBEndpointDataPut                                                \
N        ROM_USBEndpointDataPut
X#define MAP_USBEndpointDataPut                                                        ROM_USBEndpointDataPut
N#else
S#define MAP_USBEndpointDataPut                                                \
S        USBEndpointDataPut
X#define MAP_USBEndpointDataPut                                                        USBEndpointDataPut
N#endif
N#ifdef ROM_USBEndpointDataSend
N#define MAP_USBEndpointDataSend                                               \
N        ROM_USBEndpointDataSend
X#define MAP_USBEndpointDataSend                                                       ROM_USBEndpointDataSend
N#else
S#define MAP_USBEndpointDataSend                                               \
S        USBEndpointDataSend
X#define MAP_USBEndpointDataSend                                                       USBEndpointDataSend
N#endif
N#ifdef ROM_USBEndpointDataToggleClear
N#define MAP_USBEndpointDataToggleClear                                        \
N        ROM_USBEndpointDataToggleClear
X#define MAP_USBEndpointDataToggleClear                                                ROM_USBEndpointDataToggleClear
N#else
S#define MAP_USBEndpointDataToggleClear                                        \
S        USBEndpointDataToggleClear
X#define MAP_USBEndpointDataToggleClear                                                USBEndpointDataToggleClear
N#endif
N#ifdef ROM_USBEndpointStatus
N#define MAP_USBEndpointStatus                                                 \
N        ROM_USBEndpointStatus
X#define MAP_USBEndpointStatus                                                         ROM_USBEndpointStatus
N#else
S#define MAP_USBEndpointStatus                                                 \
S        USBEndpointStatus
X#define MAP_USBEndpointStatus                                                         USBEndpointStatus
N#endif
N#ifdef ROM_USBFIFOAddrGet
N#define MAP_USBFIFOAddrGet                                                    \
N        ROM_USBFIFOAddrGet
X#define MAP_USBFIFOAddrGet                                                            ROM_USBFIFOAddrGet
N#else
S#define MAP_USBFIFOAddrGet                                                    \
S        USBFIFOAddrGet
X#define MAP_USBFIFOAddrGet                                                            USBFIFOAddrGet
N#endif
N#ifdef ROM_USBFIFOConfigGet
N#define MAP_USBFIFOConfigGet                                                  \
N        ROM_USBFIFOConfigGet
X#define MAP_USBFIFOConfigGet                                                          ROM_USBFIFOConfigGet
N#else
S#define MAP_USBFIFOConfigGet                                                  \
S        USBFIFOConfigGet
X#define MAP_USBFIFOConfigGet                                                          USBFIFOConfigGet
N#endif
N#ifdef ROM_USBFIFOConfigSet
N#define MAP_USBFIFOConfigSet                                                  \
N        ROM_USBFIFOConfigSet
X#define MAP_USBFIFOConfigSet                                                          ROM_USBFIFOConfigSet
N#else
S#define MAP_USBFIFOConfigSet                                                  \
S        USBFIFOConfigSet
X#define MAP_USBFIFOConfigSet                                                          USBFIFOConfigSet
N#endif
N#ifdef ROM_USBFIFOFlush
N#define MAP_USBFIFOFlush                                                      \
N        ROM_USBFIFOFlush
X#define MAP_USBFIFOFlush                                                              ROM_USBFIFOFlush
N#else
S#define MAP_USBFIFOFlush                                                      \
S        USBFIFOFlush
X#define MAP_USBFIFOFlush                                                              USBFIFOFlush
N#endif
N#ifdef ROM_USBFrameNumberGet
N#define MAP_USBFrameNumberGet                                                 \
N        ROM_USBFrameNumberGet
X#define MAP_USBFrameNumberGet                                                         ROM_USBFrameNumberGet
N#else
S#define MAP_USBFrameNumberGet                                                 \
S        USBFrameNumberGet
X#define MAP_USBFrameNumberGet                                                         USBFrameNumberGet
N#endif
N#ifdef ROM_USBHostAddrGet
N#define MAP_USBHostAddrGet                                                    \
N        ROM_USBHostAddrGet
X#define MAP_USBHostAddrGet                                                            ROM_USBHostAddrGet
N#else
S#define MAP_USBHostAddrGet                                                    \
S        USBHostAddrGet
X#define MAP_USBHostAddrGet                                                            USBHostAddrGet
N#endif
N#ifdef ROM_USBHostAddrSet
N#define MAP_USBHostAddrSet                                                    \
N        ROM_USBHostAddrSet
X#define MAP_USBHostAddrSet                                                            ROM_USBHostAddrSet
N#else
S#define MAP_USBHostAddrSet                                                    \
S        USBHostAddrSet
X#define MAP_USBHostAddrSet                                                            USBHostAddrSet
N#endif
N#ifdef ROM_USBHostEndpointConfig
N#define MAP_USBHostEndpointConfig                                             \
N        ROM_USBHostEndpointConfig
X#define MAP_USBHostEndpointConfig                                                     ROM_USBHostEndpointConfig
N#else
S#define MAP_USBHostEndpointConfig                                             \
S        USBHostEndpointConfig
X#define MAP_USBHostEndpointConfig                                                     USBHostEndpointConfig
N#endif
N#ifdef ROM_USBHostEndpointDataAck
N#define MAP_USBHostEndpointDataAck                                            \
N        ROM_USBHostEndpointDataAck
X#define MAP_USBHostEndpointDataAck                                                    ROM_USBHostEndpointDataAck
N#else
S#define MAP_USBHostEndpointDataAck                                            \
S        USBHostEndpointDataAck
X#define MAP_USBHostEndpointDataAck                                                    USBHostEndpointDataAck
N#endif
N#ifdef ROM_USBHostEndpointDataToggle
N#define MAP_USBHostEndpointDataToggle                                         \
N        ROM_USBHostEndpointDataToggle
X#define MAP_USBHostEndpointDataToggle                                                 ROM_USBHostEndpointDataToggle
N#else
S#define MAP_USBHostEndpointDataToggle                                         \
S        USBHostEndpointDataToggle
X#define MAP_USBHostEndpointDataToggle                                                 USBHostEndpointDataToggle
N#endif
N#ifdef ROM_USBHostEndpointStatusClear
N#define MAP_USBHostEndpointStatusClear                                        \
N        ROM_USBHostEndpointStatusClear
X#define MAP_USBHostEndpointStatusClear                                                ROM_USBHostEndpointStatusClear
N#else
S#define MAP_USBHostEndpointStatusClear                                        \
S        USBHostEndpointStatusClear
X#define MAP_USBHostEndpointStatusClear                                                USBHostEndpointStatusClear
N#endif
N#ifdef ROM_USBHostHubAddrGet
N#define MAP_USBHostHubAddrGet                                                 \
N        ROM_USBHostHubAddrGet
X#define MAP_USBHostHubAddrGet                                                         ROM_USBHostHubAddrGet
N#else
S#define MAP_USBHostHubAddrGet                                                 \
S        USBHostHubAddrGet
X#define MAP_USBHostHubAddrGet                                                         USBHostHubAddrGet
N#endif
N#ifdef ROM_USBHostHubAddrSet
N#define MAP_USBHostHubAddrSet                                                 \
N        ROM_USBHostHubAddrSet
X#define MAP_USBHostHubAddrSet                                                         ROM_USBHostHubAddrSet
N#else
S#define MAP_USBHostHubAddrSet                                                 \
S        USBHostHubAddrSet
X#define MAP_USBHostHubAddrSet                                                         USBHostHubAddrSet
N#endif
N#ifdef ROM_USBHostPwrDisable
N#define MAP_USBHostPwrDisable                                                 \
N        ROM_USBHostPwrDisable
X#define MAP_USBHostPwrDisable                                                         ROM_USBHostPwrDisable
N#else
S#define MAP_USBHostPwrDisable                                                 \
S        USBHostPwrDisable
X#define MAP_USBHostPwrDisable                                                         USBHostPwrDisable
N#endif
N#ifdef ROM_USBHostPwrEnable
N#define MAP_USBHostPwrEnable                                                  \
N        ROM_USBHostPwrEnable
X#define MAP_USBHostPwrEnable                                                          ROM_USBHostPwrEnable
N#else
S#define MAP_USBHostPwrEnable                                                  \
S        USBHostPwrEnable
X#define MAP_USBHostPwrEnable                                                          USBHostPwrEnable
N#endif
N#ifdef ROM_USBHostPwrConfig
N#define MAP_USBHostPwrConfig                                                  \
N        ROM_USBHostPwrConfig
X#define MAP_USBHostPwrConfig                                                          ROM_USBHostPwrConfig
N#else
S#define MAP_USBHostPwrConfig                                                  \
S        USBHostPwrConfig
X#define MAP_USBHostPwrConfig                                                          USBHostPwrConfig
N#endif
N#ifdef ROM_USBHostPwrFaultDisable
N#define MAP_USBHostPwrFaultDisable                                            \
N        ROM_USBHostPwrFaultDisable
X#define MAP_USBHostPwrFaultDisable                                                    ROM_USBHostPwrFaultDisable
N#else
S#define MAP_USBHostPwrFaultDisable                                            \
S        USBHostPwrFaultDisable
X#define MAP_USBHostPwrFaultDisable                                                    USBHostPwrFaultDisable
N#endif
N#ifdef ROM_USBHostPwrFaultEnable
N#define MAP_USBHostPwrFaultEnable                                             \
N        ROM_USBHostPwrFaultEnable
X#define MAP_USBHostPwrFaultEnable                                                     ROM_USBHostPwrFaultEnable
N#else
S#define MAP_USBHostPwrFaultEnable                                             \
S        USBHostPwrFaultEnable
X#define MAP_USBHostPwrFaultEnable                                                     USBHostPwrFaultEnable
N#endif
N#ifdef ROM_USBHostRequestIN
N#define MAP_USBHostRequestIN                                                  \
N        ROM_USBHostRequestIN
X#define MAP_USBHostRequestIN                                                          ROM_USBHostRequestIN
N#else
S#define MAP_USBHostRequestIN                                                  \
S        USBHostRequestIN
X#define MAP_USBHostRequestIN                                                          USBHostRequestIN
N#endif
N#ifdef ROM_USBHostRequestStatus
N#define MAP_USBHostRequestStatus                                              \
N        ROM_USBHostRequestStatus
X#define MAP_USBHostRequestStatus                                                      ROM_USBHostRequestStatus
N#else
S#define MAP_USBHostRequestStatus                                              \
S        USBHostRequestStatus
X#define MAP_USBHostRequestStatus                                                      USBHostRequestStatus
N#endif
N#ifdef ROM_USBHostReset
N#define MAP_USBHostReset                                                      \
N        ROM_USBHostReset
X#define MAP_USBHostReset                                                              ROM_USBHostReset
N#else
S#define MAP_USBHostReset                                                      \
S        USBHostReset
X#define MAP_USBHostReset                                                              USBHostReset
N#endif
N#ifdef ROM_USBHostResume
N#define MAP_USBHostResume                                                     \
N        ROM_USBHostResume
X#define MAP_USBHostResume                                                             ROM_USBHostResume
N#else
S#define MAP_USBHostResume                                                     \
S        USBHostResume
X#define MAP_USBHostResume                                                             USBHostResume
N#endif
N#ifdef ROM_USBHostSpeedGet
N#define MAP_USBHostSpeedGet                                                   \
N        ROM_USBHostSpeedGet
X#define MAP_USBHostSpeedGet                                                           ROM_USBHostSpeedGet
N#else
S#define MAP_USBHostSpeedGet                                                   \
S        USBHostSpeedGet
X#define MAP_USBHostSpeedGet                                                           USBHostSpeedGet
N#endif
N#ifdef ROM_USBHostSuspend
N#define MAP_USBHostSuspend                                                    \
N        ROM_USBHostSuspend
X#define MAP_USBHostSuspend                                                            ROM_USBHostSuspend
N#else
S#define MAP_USBHostSuspend                                                    \
S        USBHostSuspend
X#define MAP_USBHostSuspend                                                            USBHostSuspend
N#endif
N#ifdef ROM_USBDevEndpointConfigGet
N#define MAP_USBDevEndpointConfigGet                                           \
N        ROM_USBDevEndpointConfigGet
X#define MAP_USBDevEndpointConfigGet                                                   ROM_USBDevEndpointConfigGet
N#else
S#define MAP_USBDevEndpointConfigGet                                           \
S        USBDevEndpointConfigGet
X#define MAP_USBDevEndpointConfigGet                                                   USBDevEndpointConfigGet
N#endif
N#ifdef ROM_USBEndpointDMAEnable
N#define MAP_USBEndpointDMAEnable                                              \
N        ROM_USBEndpointDMAEnable
X#define MAP_USBEndpointDMAEnable                                                      ROM_USBEndpointDMAEnable
N#else
S#define MAP_USBEndpointDMAEnable                                              \
S        USBEndpointDMAEnable
X#define MAP_USBEndpointDMAEnable                                                      USBEndpointDMAEnable
N#endif
N#ifdef ROM_USBEndpointDMADisable
N#define MAP_USBEndpointDMADisable                                             \
N        ROM_USBEndpointDMADisable
X#define MAP_USBEndpointDMADisable                                                     ROM_USBEndpointDMADisable
N#else
S#define MAP_USBEndpointDMADisable                                             \
S        USBEndpointDMADisable
X#define MAP_USBEndpointDMADisable                                                     USBEndpointDMADisable
N#endif
N#ifdef ROM_USBEndpointDataAvail
N#define MAP_USBEndpointDataAvail                                              \
N        ROM_USBEndpointDataAvail
X#define MAP_USBEndpointDataAvail                                                      ROM_USBEndpointDataAvail
N#else
S#define MAP_USBEndpointDataAvail                                              \
S        USBEndpointDataAvail
X#define MAP_USBEndpointDataAvail                                                      USBEndpointDataAvail
N#endif
N#ifdef ROM_USBModeGet
N#define MAP_USBModeGet                                                        \
N        ROM_USBModeGet
X#define MAP_USBModeGet                                                                ROM_USBModeGet
N#else
S#define MAP_USBModeGet                                                        \
S        USBModeGet
X#define MAP_USBModeGet                                                                USBModeGet
N#endif
N#ifdef ROM_USBEndpointDMAChannel
N#define MAP_USBEndpointDMAChannel                                             \
N        ROM_USBEndpointDMAChannel
X#define MAP_USBEndpointDMAChannel                                                     ROM_USBEndpointDMAChannel
N#else
S#define MAP_USBEndpointDMAChannel                                             \
S        USBEndpointDMAChannel
X#define MAP_USBEndpointDMAChannel                                                     USBEndpointDMAChannel
N#endif
N#ifdef ROM_USBIntDisableControl
N#define MAP_USBIntDisableControl                                              \
N        ROM_USBIntDisableControl
X#define MAP_USBIntDisableControl                                                      ROM_USBIntDisableControl
N#else
S#define MAP_USBIntDisableControl                                              \
S        USBIntDisableControl
X#define MAP_USBIntDisableControl                                                      USBIntDisableControl
N#endif
N#ifdef ROM_USBIntEnableControl
N#define MAP_USBIntEnableControl                                               \
N        ROM_USBIntEnableControl
X#define MAP_USBIntEnableControl                                                       ROM_USBIntEnableControl
N#else
S#define MAP_USBIntEnableControl                                               \
S        USBIntEnableControl
X#define MAP_USBIntEnableControl                                                       USBIntEnableControl
N#endif
N#ifdef ROM_USBIntStatusControl
N#define MAP_USBIntStatusControl                                               \
N        ROM_USBIntStatusControl
X#define MAP_USBIntStatusControl                                                       ROM_USBIntStatusControl
N#else
S#define MAP_USBIntStatusControl                                               \
S        USBIntStatusControl
X#define MAP_USBIntStatusControl                                                       USBIntStatusControl
N#endif
N#ifdef ROM_USBIntDisableEndpoint
N#define MAP_USBIntDisableEndpoint                                             \
N        ROM_USBIntDisableEndpoint
X#define MAP_USBIntDisableEndpoint                                                     ROM_USBIntDisableEndpoint
N#else
S#define MAP_USBIntDisableEndpoint                                             \
S        USBIntDisableEndpoint
X#define MAP_USBIntDisableEndpoint                                                     USBIntDisableEndpoint
N#endif
N#ifdef ROM_USBIntEnableEndpoint
N#define MAP_USBIntEnableEndpoint                                              \
N        ROM_USBIntEnableEndpoint
X#define MAP_USBIntEnableEndpoint                                                      ROM_USBIntEnableEndpoint
N#else
S#define MAP_USBIntEnableEndpoint                                              \
S        USBIntEnableEndpoint
X#define MAP_USBIntEnableEndpoint                                                      USBIntEnableEndpoint
N#endif
N#ifdef ROM_USBIntStatusEndpoint
N#define MAP_USBIntStatusEndpoint                                              \
N        ROM_USBIntStatusEndpoint
X#define MAP_USBIntStatusEndpoint                                                      ROM_USBIntStatusEndpoint
N#else
S#define MAP_USBIntStatusEndpoint                                              \
S        USBIntStatusEndpoint
X#define MAP_USBIntStatusEndpoint                                                      USBIntStatusEndpoint
N#endif
N#ifdef ROM_USBHostMode
N#define MAP_USBHostMode                                                       \
N        ROM_USBHostMode
X#define MAP_USBHostMode                                                               ROM_USBHostMode
N#else
S#define MAP_USBHostMode                                                       \
S        USBHostMode
X#define MAP_USBHostMode                                                               USBHostMode
N#endif
N#ifdef ROM_USBDevMode
N#define MAP_USBDevMode                                                        \
N        ROM_USBDevMode
X#define MAP_USBDevMode                                                                ROM_USBDevMode
N#else
S#define MAP_USBDevMode                                                        \
S        USBDevMode
X#define MAP_USBDevMode                                                                USBDevMode
N#endif
N#ifdef ROM_USBPHYPowerOff
N#define MAP_USBPHYPowerOff                                                    \
N        ROM_USBPHYPowerOff
X#define MAP_USBPHYPowerOff                                                            ROM_USBPHYPowerOff
N#else
S#define MAP_USBPHYPowerOff                                                    \
S        USBPHYPowerOff
X#define MAP_USBPHYPowerOff                                                            USBPHYPowerOff
N#endif
N#ifdef ROM_USBPHYPowerOn
N#define MAP_USBPHYPowerOn                                                     \
N        ROM_USBPHYPowerOn
X#define MAP_USBPHYPowerOn                                                             ROM_USBPHYPowerOn
N#else
S#define MAP_USBPHYPowerOn                                                     \
S        USBPHYPowerOn
X#define MAP_USBPHYPowerOn                                                             USBPHYPowerOn
N#endif
N#ifdef ROM_USBOTGMode
N#define MAP_USBOTGMode                                                        \
N        ROM_USBOTGMode
X#define MAP_USBOTGMode                                                                ROM_USBOTGMode
N#else
S#define MAP_USBOTGMode                                                        \
S        USBOTGMode
X#define MAP_USBOTGMode                                                                USBOTGMode
N#endif
N#ifdef ROM_USBHostRequestINClear
N#define MAP_USBHostRequestINClear                                             \
N        ROM_USBHostRequestINClear
X#define MAP_USBHostRequestINClear                                                     ROM_USBHostRequestINClear
N#else
S#define MAP_USBHostRequestINClear                                             \
S        USBHostRequestINClear
X#define MAP_USBHostRequestINClear                                                     USBHostRequestINClear
N#endif
N#ifdef ROM_USBNumEndpointsGet
N#define MAP_USBNumEndpointsGet                                                \
N        ROM_USBNumEndpointsGet
X#define MAP_USBNumEndpointsGet                                                        ROM_USBNumEndpointsGet
N#else
S#define MAP_USBNumEndpointsGet                                                \
S        USBNumEndpointsGet
X#define MAP_USBNumEndpointsGet                                                        USBNumEndpointsGet
N#endif
N#ifdef ROM_USBClockDisable
S#define MAP_USBClockDisable                                                   \
S        ROM_USBClockDisable
X#define MAP_USBClockDisable                                                           ROM_USBClockDisable
N#else
N#define MAP_USBClockDisable                                                   \
N        USBClockDisable
X#define MAP_USBClockDisable                                                           USBClockDisable
N#endif
N#ifdef ROM_USBClockEnable
S#define MAP_USBClockEnable                                                    \
S        ROM_USBClockEnable
X#define MAP_USBClockEnable                                                            ROM_USBClockEnable
N#else
N#define MAP_USBClockEnable                                                    \
N        USBClockEnable
X#define MAP_USBClockEnable                                                            USBClockEnable
N#endif
N#ifdef ROM_USBControllerVersion
S#define MAP_USBControllerVersion                                              \
S        ROM_USBControllerVersion
X#define MAP_USBControllerVersion                                                      ROM_USBControllerVersion
N#else
N#define MAP_USBControllerVersion                                              \
N        USBControllerVersion
X#define MAP_USBControllerVersion                                                      USBControllerVersion
N#endif
N#ifdef ROM_USBDevLPMConfig
S#define MAP_USBDevLPMConfig                                                   \
S        ROM_USBDevLPMConfig
X#define MAP_USBDevLPMConfig                                                           ROM_USBDevLPMConfig
N#else
N#define MAP_USBDevLPMConfig                                                   \
N        USBDevLPMConfig
X#define MAP_USBDevLPMConfig                                                           USBDevLPMConfig
N#endif
N#ifdef ROM_USBDevLPMDisable
S#define MAP_USBDevLPMDisable                                                  \
S        ROM_USBDevLPMDisable
X#define MAP_USBDevLPMDisable                                                          ROM_USBDevLPMDisable
N#else
N#define MAP_USBDevLPMDisable                                                  \
N        USBDevLPMDisable
X#define MAP_USBDevLPMDisable                                                          USBDevLPMDisable
N#endif
N#ifdef ROM_USBDevLPMEnable
N#define MAP_USBDevLPMEnable                                                   \
N        ROM_USBDevLPMEnable
X#define MAP_USBDevLPMEnable                                                           ROM_USBDevLPMEnable
N#else
S#define MAP_USBDevLPMEnable                                                   \
S        USBDevLPMEnable
X#define MAP_USBDevLPMEnable                                                           USBDevLPMEnable
N#endif
N#ifdef ROM_USBDevLPMRemoteWake
S#define MAP_USBDevLPMRemoteWake                                               \
S        ROM_USBDevLPMRemoteWake
X#define MAP_USBDevLPMRemoteWake                                                       ROM_USBDevLPMRemoteWake
N#else
N#define MAP_USBDevLPMRemoteWake                                               \
N        USBDevLPMRemoteWake
X#define MAP_USBDevLPMRemoteWake                                                       USBDevLPMRemoteWake
N#endif
N#ifdef ROM_USBDevSpeedGet
S#define MAP_USBDevSpeedGet                                                    \
S        ROM_USBDevSpeedGet
X#define MAP_USBDevSpeedGet                                                            ROM_USBDevSpeedGet
N#else
N#define MAP_USBDevSpeedGet                                                    \
N        USBDevSpeedGet
X#define MAP_USBDevSpeedGet                                                            USBDevSpeedGet
N#endif
N#ifdef ROM_USBDMAChannelAddressGet
S#define MAP_USBDMAChannelAddressGet                                           \
S        ROM_USBDMAChannelAddressGet
X#define MAP_USBDMAChannelAddressGet                                                   ROM_USBDMAChannelAddressGet
N#else
N#define MAP_USBDMAChannelAddressGet                                           \
N        USBDMAChannelAddressGet
X#define MAP_USBDMAChannelAddressGet                                                   USBDMAChannelAddressGet
N#endif
N#ifdef ROM_USBDMAChannelAddressSet
S#define MAP_USBDMAChannelAddressSet                                           \
S        ROM_USBDMAChannelAddressSet
X#define MAP_USBDMAChannelAddressSet                                                   ROM_USBDMAChannelAddressSet
N#else
N#define MAP_USBDMAChannelAddressSet                                           \
N        USBDMAChannelAddressSet
X#define MAP_USBDMAChannelAddressSet                                                   USBDMAChannelAddressSet
N#endif
N#ifdef ROM_USBDMAChannelConfigSet
S#define MAP_USBDMAChannelConfigSet                                            \
S        ROM_USBDMAChannelConfigSet
X#define MAP_USBDMAChannelConfigSet                                                    ROM_USBDMAChannelConfigSet
N#else
N#define MAP_USBDMAChannelConfigSet                                            \
N        USBDMAChannelConfigSet
X#define MAP_USBDMAChannelConfigSet                                                    USBDMAChannelConfigSet
N#endif
N#ifdef ROM_USBDMAChannelDisable
S#define MAP_USBDMAChannelDisable                                              \
S        ROM_USBDMAChannelDisable
X#define MAP_USBDMAChannelDisable                                                      ROM_USBDMAChannelDisable
N#else
N#define MAP_USBDMAChannelDisable                                              \
N        USBDMAChannelDisable
X#define MAP_USBDMAChannelDisable                                                      USBDMAChannelDisable
N#endif
N#ifdef ROM_USBDMAChannelEnable
S#define MAP_USBDMAChannelEnable                                               \
S        ROM_USBDMAChannelEnable
X#define MAP_USBDMAChannelEnable                                                       ROM_USBDMAChannelEnable
N#else
N#define MAP_USBDMAChannelEnable                                               \
N        USBDMAChannelEnable
X#define MAP_USBDMAChannelEnable                                                       USBDMAChannelEnable
N#endif
N#ifdef ROM_USBDMAChannelIntDisable
S#define MAP_USBDMAChannelIntDisable                                           \
S        ROM_USBDMAChannelIntDisable
X#define MAP_USBDMAChannelIntDisable                                                   ROM_USBDMAChannelIntDisable
N#else
N#define MAP_USBDMAChannelIntDisable                                           \
N        USBDMAChannelIntDisable
X#define MAP_USBDMAChannelIntDisable                                                   USBDMAChannelIntDisable
N#endif
N#ifdef ROM_USBDMAChannelIntEnable
S#define MAP_USBDMAChannelIntEnable                                            \
S        ROM_USBDMAChannelIntEnable
X#define MAP_USBDMAChannelIntEnable                                                    ROM_USBDMAChannelIntEnable
N#else
N#define MAP_USBDMAChannelIntEnable                                            \
N        USBDMAChannelIntEnable
X#define MAP_USBDMAChannelIntEnable                                                    USBDMAChannelIntEnable
N#endif
N#ifdef ROM_USBDMAChannelCountGet
S#define MAP_USBDMAChannelCountGet                                             \
S        ROM_USBDMAChannelCountGet
X#define MAP_USBDMAChannelCountGet                                                     ROM_USBDMAChannelCountGet
N#else
N#define MAP_USBDMAChannelCountGet                                             \
N        USBDMAChannelCountGet
X#define MAP_USBDMAChannelCountGet                                                     USBDMAChannelCountGet
N#endif
N#ifdef ROM_USBDMAChannelCountSet
S#define MAP_USBDMAChannelCountSet                                             \
S        ROM_USBDMAChannelCountSet
X#define MAP_USBDMAChannelCountSet                                                     ROM_USBDMAChannelCountSet
N#else
N#define MAP_USBDMAChannelCountSet                                             \
N        USBDMAChannelCountSet
X#define MAP_USBDMAChannelCountSet                                                     USBDMAChannelCountSet
N#endif
N#ifdef ROM_USBDMAChannelIntStatus
S#define MAP_USBDMAChannelIntStatus                                            \
S        ROM_USBDMAChannelIntStatus
X#define MAP_USBDMAChannelIntStatus                                                    ROM_USBDMAChannelIntStatus
N#else
N#define MAP_USBDMAChannelIntStatus                                            \
N        USBDMAChannelIntStatus
X#define MAP_USBDMAChannelIntStatus                                                    USBDMAChannelIntStatus
N#endif
N#ifdef ROM_USBDMAChannelStatus
S#define MAP_USBDMAChannelStatus                                               \
S        ROM_USBDMAChannelStatus
X#define MAP_USBDMAChannelStatus                                                       ROM_USBDMAChannelStatus
N#else
N#define MAP_USBDMAChannelStatus                                               \
N        USBDMAChannelStatus
X#define MAP_USBDMAChannelStatus                                                       USBDMAChannelStatus
N#endif
N#ifdef ROM_USBDMAChannelStatusClear
S#define MAP_USBDMAChannelStatusClear                                          \
S        ROM_USBDMAChannelStatusClear
X#define MAP_USBDMAChannelStatusClear                                                  ROM_USBDMAChannelStatusClear
N#else
N#define MAP_USBDMAChannelStatusClear                                          \
N        USBDMAChannelStatusClear
X#define MAP_USBDMAChannelStatusClear                                                  USBDMAChannelStatusClear
N#endif
N#ifdef ROM_USBHighSpeed
S#define MAP_USBHighSpeed                                                      \
S        ROM_USBHighSpeed
X#define MAP_USBHighSpeed                                                              ROM_USBHighSpeed
N#else
N#define MAP_USBHighSpeed                                                      \
N        USBHighSpeed
X#define MAP_USBHighSpeed                                                              USBHighSpeed
N#endif
N#ifdef ROM_USBHostEndpointPing
S#define MAP_USBHostEndpointPing                                               \
S        ROM_USBHostEndpointPing
X#define MAP_USBHostEndpointPing                                                       ROM_USBHostEndpointPing
N#else
N#define MAP_USBHostEndpointPing                                               \
N        USBHostEndpointPing
X#define MAP_USBHostEndpointPing                                                       USBHostEndpointPing
N#endif
N#ifdef ROM_USBHostEndpointSpeed
S#define MAP_USBHostEndpointSpeed                                              \
S        ROM_USBHostEndpointSpeed
X#define MAP_USBHostEndpointSpeed                                                      ROM_USBHostEndpointSpeed
N#else
N#define MAP_USBHostEndpointSpeed                                              \
N        USBHostEndpointSpeed
X#define MAP_USBHostEndpointSpeed                                                      USBHostEndpointSpeed
N#endif
N#ifdef ROM_USBHostLPMConfig
S#define MAP_USBHostLPMConfig                                                  \
S        ROM_USBHostLPMConfig
X#define MAP_USBHostLPMConfig                                                          ROM_USBHostLPMConfig
N#else
N#define MAP_USBHostLPMConfig                                                  \
N        USBHostLPMConfig
X#define MAP_USBHostLPMConfig                                                          USBHostLPMConfig
N#endif
N#ifdef ROM_USBHostLPMResume
S#define MAP_USBHostLPMResume                                                  \
S        ROM_USBHostLPMResume
X#define MAP_USBHostLPMResume                                                          ROM_USBHostLPMResume
N#else
N#define MAP_USBHostLPMResume                                                  \
N        USBHostLPMResume
X#define MAP_USBHostLPMResume                                                          USBHostLPMResume
N#endif
N#ifdef ROM_USBHostLPMSend
S#define MAP_USBHostLPMSend                                                    \
S        ROM_USBHostLPMSend
X#define MAP_USBHostLPMSend                                                            ROM_USBHostLPMSend
N#else
N#define MAP_USBHostLPMSend                                                    \
N        USBHostLPMSend
X#define MAP_USBHostLPMSend                                                            USBHostLPMSend
N#endif
N#ifdef ROM_USBLPMIntDisable
S#define MAP_USBLPMIntDisable                                                  \
S        ROM_USBLPMIntDisable
X#define MAP_USBLPMIntDisable                                                          ROM_USBLPMIntDisable
N#else
N#define MAP_USBLPMIntDisable                                                  \
N        USBLPMIntDisable
X#define MAP_USBLPMIntDisable                                                          USBLPMIntDisable
N#endif
N#ifdef ROM_USBLPMIntEnable
S#define MAP_USBLPMIntEnable                                                   \
S        ROM_USBLPMIntEnable
X#define MAP_USBLPMIntEnable                                                           ROM_USBLPMIntEnable
N#else
N#define MAP_USBLPMIntEnable                                                   \
N        USBLPMIntEnable
X#define MAP_USBLPMIntEnable                                                           USBLPMIntEnable
N#endif
N#ifdef ROM_USBLPMIntStatus
S#define MAP_USBLPMIntStatus                                                   \
S        ROM_USBLPMIntStatus
X#define MAP_USBLPMIntStatus                                                           ROM_USBLPMIntStatus
N#else
N#define MAP_USBLPMIntStatus                                                   \
N        USBLPMIntStatus
X#define MAP_USBLPMIntStatus                                                           USBLPMIntStatus
N#endif
N#ifdef ROM_USBLPMLinkStateGet
S#define MAP_USBLPMLinkStateGet                                                \
S        ROM_USBLPMLinkStateGet
X#define MAP_USBLPMLinkStateGet                                                        ROM_USBLPMLinkStateGet
N#else
N#define MAP_USBLPMLinkStateGet                                                \
N        USBLPMLinkStateGet
X#define MAP_USBLPMLinkStateGet                                                        USBLPMLinkStateGet
N#endif
N#ifdef ROM_USBEndpointPacketCountSet
S#define MAP_USBEndpointPacketCountSet                                         \
S        ROM_USBEndpointPacketCountSet
X#define MAP_USBEndpointPacketCountSet                                                 ROM_USBEndpointPacketCountSet
N#else
N#define MAP_USBEndpointPacketCountSet                                         \
N        USBEndpointPacketCountSet
X#define MAP_USBEndpointPacketCountSet                                                 USBEndpointPacketCountSet
N#endif
N#ifdef ROM_USBULPIConfig
S#define MAP_USBULPIConfig                                                     \
S        ROM_USBULPIConfig
X#define MAP_USBULPIConfig                                                             ROM_USBULPIConfig
N#else
N#define MAP_USBULPIConfig                                                     \
N        USBULPIConfig
X#define MAP_USBULPIConfig                                                             USBULPIConfig
N#endif
N#ifdef ROM_USBULPIDisable
S#define MAP_USBULPIDisable                                                    \
S        ROM_USBULPIDisable
X#define MAP_USBULPIDisable                                                            ROM_USBULPIDisable
N#else
N#define MAP_USBULPIDisable                                                    \
N        USBULPIDisable
X#define MAP_USBULPIDisable                                                            USBULPIDisable
N#endif
N#ifdef ROM_USBULPIEnable
S#define MAP_USBULPIEnable                                                     \
S        ROM_USBULPIEnable
X#define MAP_USBULPIEnable                                                             ROM_USBULPIEnable
N#else
N#define MAP_USBULPIEnable                                                     \
N        USBULPIEnable
X#define MAP_USBULPIEnable                                                             USBULPIEnable
N#endif
N#ifdef ROM_USBULPIRegRead
S#define MAP_USBULPIRegRead                                                    \
S        ROM_USBULPIRegRead
X#define MAP_USBULPIRegRead                                                            ROM_USBULPIRegRead
N#else
N#define MAP_USBULPIRegRead                                                    \
N        USBULPIRegRead
X#define MAP_USBULPIRegRead                                                            USBULPIRegRead
N#endif
N#ifdef ROM_USBULPIRegWrite
S#define MAP_USBULPIRegWrite                                                   \
S        ROM_USBULPIRegWrite
X#define MAP_USBULPIRegWrite                                                           ROM_USBULPIRegWrite
N#else
N#define MAP_USBULPIRegWrite                                                   \
N        USBULPIRegWrite
X#define MAP_USBULPIRegWrite                                                           USBULPIRegWrite
N#endif
N#ifdef ROM_USBOTGSessionRequest
S#define MAP_USBOTGSessionRequest                                              \
S        ROM_USBOTGSessionRequest
X#define MAP_USBOTGSessionRequest                                                      ROM_USBOTGSessionRequest
N#else
N#define MAP_USBOTGSessionRequest                                              \
N        USBOTGSessionRequest
X#define MAP_USBOTGSessionRequest                                                      USBOTGSessionRequest
N#endif
N#ifdef ROM_USBDMANumChannels
S#define MAP_USBDMANumChannels                                                 \
S        ROM_USBDMANumChannels
X#define MAP_USBDMANumChannels                                                         ROM_USBDMANumChannels
N#else
N#define MAP_USBDMANumChannels                                                 \
N        USBDMANumChannels
X#define MAP_USBDMANumChannels                                                         USBDMANumChannels
N#endif
N#ifdef ROM_USBEndpointDMAConfigSet
S#define MAP_USBEndpointDMAConfigSet                                           \
S        ROM_USBEndpointDMAConfigSet
X#define MAP_USBEndpointDMAConfigSet                                                   ROM_USBEndpointDMAConfigSet
N#else
N#define MAP_USBEndpointDMAConfigSet                                           \
N        USBEndpointDMAConfigSet
X#define MAP_USBEndpointDMAConfigSet                                                   USBEndpointDMAConfigSet
N#endif
N#ifdef ROM_USBLPMRemoteWakeEnabled
S#define MAP_USBLPMRemoteWakeEnabled                                           \
S        ROM_USBLPMRemoteWakeEnabled
X#define MAP_USBLPMRemoteWakeEnabled                                                   ROM_USBLPMRemoteWakeEnabled
N#else
N#define MAP_USBLPMRemoteWakeEnabled                                           \
N        USBLPMRemoteWakeEnabled
X#define MAP_USBLPMRemoteWakeEnabled                                                   USBLPMRemoteWakeEnabled
N#endif
N#ifdef ROM_USBModeConfig
S#define MAP_USBModeConfig                                                     \
S        ROM_USBModeConfig
X#define MAP_USBModeConfig                                                             ROM_USBModeConfig
N#else
N#define MAP_USBModeConfig                                                     \
N        USBModeConfig
X#define MAP_USBModeConfig                                                             USBModeConfig
N#endif
N
N//*****************************************************************************
N//
N// Macros for the Watchdog API.
N//
N//*****************************************************************************
N#ifdef ROM_WatchdogIntClear
N#define MAP_WatchdogIntClear                                                  \
N        ROM_WatchdogIntClear
X#define MAP_WatchdogIntClear                                                          ROM_WatchdogIntClear
N#else
S#define MAP_WatchdogIntClear                                                  \
S        WatchdogIntClear
X#define MAP_WatchdogIntClear                                                          WatchdogIntClear
N#endif
N#ifdef ROM_WatchdogRunning
N#define MAP_WatchdogRunning                                                   \
N        ROM_WatchdogRunning
X#define MAP_WatchdogRunning                                                           ROM_WatchdogRunning
N#else
S#define MAP_WatchdogRunning                                                   \
S        WatchdogRunning
X#define MAP_WatchdogRunning                                                           WatchdogRunning
N#endif
N#ifdef ROM_WatchdogEnable
N#define MAP_WatchdogEnable                                                    \
N        ROM_WatchdogEnable
X#define MAP_WatchdogEnable                                                            ROM_WatchdogEnable
N#else
S#define MAP_WatchdogEnable                                                    \
S        WatchdogEnable
X#define MAP_WatchdogEnable                                                            WatchdogEnable
N#endif
N#ifdef ROM_WatchdogResetEnable
N#define MAP_WatchdogResetEnable                                               \
N        ROM_WatchdogResetEnable
X#define MAP_WatchdogResetEnable                                                       ROM_WatchdogResetEnable
N#else
S#define MAP_WatchdogResetEnable                                               \
S        WatchdogResetEnable
X#define MAP_WatchdogResetEnable                                                       WatchdogResetEnable
N#endif
N#ifdef ROM_WatchdogResetDisable
N#define MAP_WatchdogResetDisable                                              \
N        ROM_WatchdogResetDisable
X#define MAP_WatchdogResetDisable                                                      ROM_WatchdogResetDisable
N#else
S#define MAP_WatchdogResetDisable                                              \
S        WatchdogResetDisable
X#define MAP_WatchdogResetDisable                                                      WatchdogResetDisable
N#endif
N#ifdef ROM_WatchdogLock
N#define MAP_WatchdogLock                                                      \
N        ROM_WatchdogLock
X#define MAP_WatchdogLock                                                              ROM_WatchdogLock
N#else
S#define MAP_WatchdogLock                                                      \
S        WatchdogLock
X#define MAP_WatchdogLock                                                              WatchdogLock
N#endif
N#ifdef ROM_WatchdogUnlock
N#define MAP_WatchdogUnlock                                                    \
N        ROM_WatchdogUnlock
X#define MAP_WatchdogUnlock                                                            ROM_WatchdogUnlock
N#else
S#define MAP_WatchdogUnlock                                                    \
S        WatchdogUnlock
X#define MAP_WatchdogUnlock                                                            WatchdogUnlock
N#endif
N#ifdef ROM_WatchdogLockState
N#define MAP_WatchdogLockState                                                 \
N        ROM_WatchdogLockState
X#define MAP_WatchdogLockState                                                         ROM_WatchdogLockState
N#else
S#define MAP_WatchdogLockState                                                 \
S        WatchdogLockState
X#define MAP_WatchdogLockState                                                         WatchdogLockState
N#endif
N#ifdef ROM_WatchdogReloadSet
N#define MAP_WatchdogReloadSet                                                 \
N        ROM_WatchdogReloadSet
X#define MAP_WatchdogReloadSet                                                         ROM_WatchdogReloadSet
N#else
S#define MAP_WatchdogReloadSet                                                 \
S        WatchdogReloadSet
X#define MAP_WatchdogReloadSet                                                         WatchdogReloadSet
N#endif
N#ifdef ROM_WatchdogReloadGet
N#define MAP_WatchdogReloadGet                                                 \
N        ROM_WatchdogReloadGet
X#define MAP_WatchdogReloadGet                                                         ROM_WatchdogReloadGet
N#else
S#define MAP_WatchdogReloadGet                                                 \
S        WatchdogReloadGet
X#define MAP_WatchdogReloadGet                                                         WatchdogReloadGet
N#endif
N#ifdef ROM_WatchdogValueGet
N#define MAP_WatchdogValueGet                                                  \
N        ROM_WatchdogValueGet
X#define MAP_WatchdogValueGet                                                          ROM_WatchdogValueGet
N#else
S#define MAP_WatchdogValueGet                                                  \
S        WatchdogValueGet
X#define MAP_WatchdogValueGet                                                          WatchdogValueGet
N#endif
N#ifdef ROM_WatchdogIntEnable
N#define MAP_WatchdogIntEnable                                                 \
N        ROM_WatchdogIntEnable
X#define MAP_WatchdogIntEnable                                                         ROM_WatchdogIntEnable
N#else
S#define MAP_WatchdogIntEnable                                                 \
S        WatchdogIntEnable
X#define MAP_WatchdogIntEnable                                                         WatchdogIntEnable
N#endif
N#ifdef ROM_WatchdogIntStatus
N#define MAP_WatchdogIntStatus                                                 \
N        ROM_WatchdogIntStatus
X#define MAP_WatchdogIntStatus                                                         ROM_WatchdogIntStatus
N#else
S#define MAP_WatchdogIntStatus                                                 \
S        WatchdogIntStatus
X#define MAP_WatchdogIntStatus                                                         WatchdogIntStatus
N#endif
N#ifdef ROM_WatchdogStallEnable
N#define MAP_WatchdogStallEnable                                               \
N        ROM_WatchdogStallEnable
X#define MAP_WatchdogStallEnable                                                       ROM_WatchdogStallEnable
N#else
S#define MAP_WatchdogStallEnable                                               \
S        WatchdogStallEnable
X#define MAP_WatchdogStallEnable                                                       WatchdogStallEnable
N#endif
N#ifdef ROM_WatchdogStallDisable
N#define MAP_WatchdogStallDisable                                              \
N        ROM_WatchdogStallDisable
X#define MAP_WatchdogStallDisable                                                      ROM_WatchdogStallDisable
N#else
S#define MAP_WatchdogStallDisable                                              \
S        WatchdogStallDisable
X#define MAP_WatchdogStallDisable                                                      WatchdogStallDisable
N#endif
N#ifdef ROM_WatchdogIntTypeSet
N#define MAP_WatchdogIntTypeSet                                                \
N        ROM_WatchdogIntTypeSet
X#define MAP_WatchdogIntTypeSet                                                        ROM_WatchdogIntTypeSet
N#else
S#define MAP_WatchdogIntTypeSet                                                \
S        WatchdogIntTypeSet
X#define MAP_WatchdogIntTypeSet                                                        WatchdogIntTypeSet
N#endif
N
N//*****************************************************************************
N//
N// Macros for the Software API.
N//
N//*****************************************************************************
N#ifdef ROM_Crc16Array
N#define MAP_Crc16Array                                                        \
N        ROM_Crc16Array
X#define MAP_Crc16Array                                                                ROM_Crc16Array
N#else
S#define MAP_Crc16Array                                                        \
S        Crc16Array
X#define MAP_Crc16Array                                                                Crc16Array
N#endif
N#ifdef ROM_Crc16Array3
N#define MAP_Crc16Array3                                                       \
N        ROM_Crc16Array3
X#define MAP_Crc16Array3                                                               ROM_Crc16Array3
N#else
S#define MAP_Crc16Array3                                                       \
S        Crc16Array3
X#define MAP_Crc16Array3                                                               Crc16Array3
N#endif
N#ifdef ROM_Crc16
N#define MAP_Crc16                                                             \
N        ROM_Crc16
X#define MAP_Crc16                                                                     ROM_Crc16
N#else
S#define MAP_Crc16                                                             \
S        Crc16
X#define MAP_Crc16                                                                     Crc16
N#endif
N#ifdef ROM_Crc8CCITT
N#define MAP_Crc8CCITT                                                         \
N        ROM_Crc8CCITT
X#define MAP_Crc8CCITT                                                                 ROM_Crc8CCITT
N#else
S#define MAP_Crc8CCITT                                                         \
S        Crc8CCITT
X#define MAP_Crc8CCITT                                                                 Crc8CCITT
N#endif
N#ifdef ROM_Crc32
S#define MAP_Crc32                                                             \
S        ROM_Crc32
X#define MAP_Crc32                                                                     ROM_Crc32
N#else
N#define MAP_Crc32                                                             \
N        Crc32
X#define MAP_Crc32                                                                     Crc32
N#endif
N
N#endif // __DRIVERLIB_ROM_MAP_H__
L 30 "GPIO_init.h" 2
N#include "driverlib/rtos_bindings.h"
L 1 "driverlib/rtos_bindings.h" 1
N//*****************************************************************************
N//
N// rtos_bindings.h - Macros intended to aid porting of TivaWare modules
N//                   for use with an RTOS.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_RTOS_BINDINGS_H__
N#define __DRIVERLIB_RTOS_BINDINGS_H__
N
N#ifdef USE_RTOS
S//*****************************************************************************
S//
S// If an RTOS is in use, implement a header file called "tiva_rtos.h"
S// which contains RTOS-specific versions of each of the macros defined below
S// and make sure it appears on the include path set when you build your
S// project.
S//
S// Note that there is no default implementation of this header file included
S// in TivaWare - it is your responsibility to create it specifically for
S// your RTOS.
S//
S//*****************************************************************************
S#include "tiva_rtos.h"
S
N#else
N//*****************************************************************************
N//
N// When no RTOS is in use, the follow macros compile to either nothing or a
N// minimal implementation that works in a bare-metal environment.
N//
N// Each of these macros must be redefined in tiva_rtos.h if you are using
N// TivaWare under an RTOS.
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// A simple macro used to yield within polling loops.  In the default, non-RTOS
N// implementation, this compiles to nothing.
N//
N//*****************************************************************************
N#define OS_YIELD()
N
N//*****************************************************************************
N//
N// A simple macro around the SysCtlDelay function.  The parameter is the number
N// of 3 cycle loops to wait before returning (as for SysCtlDelay).  In an RTOS
N// implementation, this could be replaced with an OS delay call with
N// appropriate parameter scaling.
N//
N//*****************************************************************************
N#define OS_DELAY(ul3Cycles) MAP_SysCtlDelay(ul3Cycles)
N
N//*****************************************************************************
N//
N// Wrappers around low level interrupt control functions.  For information
N// on each of these functions, please see the appropriate API documentation
N// for the DriverLib Interrupt driver.
N//
N// The macros defined here represent interrupt-control functions that may be
N// called from within TivaWare code.  It is expected that application
N// code will use RTOS-specific functions to control interrupt priority, to
N// pend interrupts and to perform runtime vector manipulation.  As a result,
N// no macros are defined to wrap any of these functions from interrupt.c.
N//
N//*****************************************************************************
N#define OS_INT_MASTER_ENABLE() MAP_IntMasterEnable()
N#define OS_INT_MASTER_DISABLE() MAP_IntMasterDisable()
N#define OS_INT_DISABLE(ui32IntID) MAP_IntDisable(ui32IntID)
N#define OS_INT_ENABLE(ui32IntID) MAP_IntEnable(ui32IntID)
N
N#endif // USE_RTOS
N
N#endif // __DRIVERLIB_RTOS_BINDINGS_H__
L 31 "GPIO_init.h" 2
N#include "driverlib/shamd5.h"
L 1 "driverlib/shamd5.h" 1
N//*****************************************************************************
N//
N// shamd5.h - Defines and Macros for the SHA/MD5.
N//
N// Copyright (c) 2012-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_SHAMD5_H__
N#define __DRIVERLIB_SHAMD5_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following defines are used to specify the algorithm in use in the
N// SHA/MD5 module.
N//
N//*****************************************************************************
N#define SHAMD5_ALGO_MD5         0x00000018
N#define SHAMD5_ALGO_SHA1        0x0000001a
N#define SHAMD5_ALGO_SHA224      0x0000001c
N#define SHAMD5_ALGO_SHA256      0x0000001e
N#define SHAMD5_ALGO_HMAC_MD5    0x00000000
N#define SHAMD5_ALGO_HMAC_SHA1   0x00000002
N#define SHAMD5_ALGO_HMAC_SHA224 0x00000004
N#define SHAMD5_ALGO_HMAC_SHA256 0x00000006
N
N//*****************************************************************************
N//
N// The following defines are used to represent the different interrupt sources
N// in SHAMD5IntEnable(), SHAMD5IntDisable(), SHAMD5GetIntStatus(), and
N// SHAMD5BlockOnIntStatus() functions.
N//
N//*****************************************************************************
N#define SHAMD5_INT_CONTEXT_READY \
N                                0x00000008
X#define SHAMD5_INT_CONTEXT_READY                                 0x00000008
N#define SHAMD5_INT_PARTHASH_READY \
N                                0x00000004
X#define SHAMD5_INT_PARTHASH_READY                                 0x00000004
N#define SHAMD5_INT_INPUT_READY  0x00000002
N#define SHAMD5_INT_OUTPUT_READY 0x00000001
N#define SHAMD5_INT_DMA_CONTEXT_IN \
N                                0x00080000
X#define SHAMD5_INT_DMA_CONTEXT_IN                                 0x00080000
N#define SHAMD5_INT_DMA_DATA_IN  0x00020000
N#define SHAMD5_INT_DMA_CONTEXT_OUT \
N                                0x00010000
X#define SHAMD5_INT_DMA_CONTEXT_OUT                                 0x00010000
N
N//*****************************************************************************
N//
N// Function prototypes
N//
N//*****************************************************************************
Nextern void SHAMD5ConfigSet(uint32_t ui32Base, uint32_t ui32Mode);
Nextern void SHAMD5DataProcess(uint32_t ui32Base, uint32_t *pui32DataSrc,
N                              uint32_t ui32DataLength,
N                              uint32_t *pui32HashResult);
Nextern void SHAMD5DataWrite(uint32_t ui32Base, uint32_t *pui32Src);
Nextern bool SHAMD5DataWriteNonBlocking(uint32_t ui32Base, uint32_t *pui32Src);
Xextern _Bool SHAMD5DataWriteNonBlocking(uint32_t ui32Base, uint32_t *pui32Src);
Nextern void SHAMD5DMADisable(uint32_t ui32Base);
Nextern void SHAMD5DMAEnable(uint32_t ui32Base);
Nextern void SHAMD5HashLengthSet(uint32_t ui32Base, uint32_t ui32Length);
Nextern void SHAMD5HMACKeySet(uint32_t ui32Base, uint32_t *pui32Src);
Nextern void SHAMD5HMACPPKeyGenerate(uint32_t ui32Base, uint32_t *pui32Key,
N                                    uint32_t *pui32PPKey);
Nextern void SHAMD5HMACPPKeySet(uint32_t ui32Base, uint32_t *pui32Src);
Nextern void SHAMD5HMACProcess(uint32_t ui32Base, uint32_t *pui32DataSrc,
N                              uint32_t ui32DataLength,
N                              uint32_t *pui32HashResult);
Nextern void SHAMD5IntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void SHAMD5IntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void SHAMD5IntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void SHAMD5IntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern uint32_t SHAMD5IntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t SHAMD5IntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void SHAMD5IntUnregister(uint32_t ui32Base);
Nextern void SHAMD5Reset(uint32_t ui32Base);
Nextern void SHAMD5ResultRead(uint32_t ui32Base, uint32_t *pui32Dest);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_SHAMD5_H__
L 32 "GPIO_init.h" 2
N#include "driverlib/ssi.h"
L 1 "driverlib/ssi.h" 1
N//*****************************************************************************
N//
N// ssi.h - Prototypes for the Synchronous Serial Interface Driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_SSI_H__
N#define __DRIVERLIB_SSI_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to SSIIntEnable, SSIIntDisable, and SSIIntClear
N// as the ui32IntFlags parameter, and returned by SSIIntStatus.
N//
N//*****************************************************************************
N#define SSI_TXEOT               0x00000040  // Transmit FIFO is empty
N#define SSI_DMATX               0x00000020  // DMA Transmit complete
N#define SSI_DMARX               0x00000010  // DMA Receive complete
N#define SSI_TXFF                0x00000008  // TX FIFO half full or less
N#define SSI_RXFF                0x00000004  // RX FIFO half full or more
N#define SSI_RXTO                0x00000002  // RX timeout
N#define SSI_RXOR                0x00000001  // RX overrun
N
N//*****************************************************************************
N//
N// Values that can be passed to SSIConfigSetExpClk.
N//
N//*****************************************************************************
N#define SSI_FRF_MOTO_MODE_0     0x00000000  // Moto fmt, polarity 0, phase 0
N#define SSI_FRF_MOTO_MODE_1     0x00000002  // Moto fmt, polarity 0, phase 1
N#define SSI_FRF_MOTO_MODE_2     0x00000001  // Moto fmt, polarity 1, phase 0
N#define SSI_FRF_MOTO_MODE_3     0x00000003  // Moto fmt, polarity 1, phase 1
N#define SSI_FRF_TI              0x00000010  // TI frame format
N#define SSI_FRF_NMW             0x00000020  // National MicroWire frame format
N
N#define SSI_MODE_MASTER         0x00000000  // SSI master
N#define SSI_MODE_SLAVE          0x00000001  // SSI slave
N#define SSI_MODE_SLAVE_OD       0x00000002  // SSI slave with output disabled
N
N//*****************************************************************************
N//
N// Values that can be passed to SSIDMAEnable() and SSIDMADisable().
N//
N//*****************************************************************************
N#define SSI_DMA_TX              0x00000002  // Enable DMA for transmit
N#define SSI_DMA_RX              0x00000001  // Enable DMA for receive
N
N//*****************************************************************************
N//
N// Values that can be passed to SSIClockSourceSet() or returned from
N// SSIClockSourceGet().
N//
N//*****************************************************************************
N#define SSI_CLOCK_SYSTEM        0x00000000
N#define SSI_CLOCK_PIOSC         0x00000005
N
N//*****************************************************************************
N//
N// Values that can be passed to SSIAdvModeSet().
N//
N//*****************************************************************************
N#define SSI_ADV_MODE_LEGACY     0x00000000
N#define SSI_ADV_MODE_READ_WRITE 0x000001c0
N#define SSI_ADV_MODE_WRITE      0x000000c0
N#define SSI_ADV_MODE_BI_READ    0x00000140
N#define SSI_ADV_MODE_BI_WRITE   0x00000040
N#define SSI_ADV_MODE_QUAD_READ  0x00000180
N#define SSI_ADV_MODE_QUAD_WRITE 0x00000080
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void SSIConfigSetExpClk(uint32_t ui32Base, uint32_t ui32SSIClk,
N                               uint32_t ui32Protocol, uint32_t ui32Mode,
N                               uint32_t ui32BitRate,
N                               uint32_t ui32DataWidth);
Nextern void SSIDataGet(uint32_t ui32Base, uint32_t *pui32Data);
Nextern int32_t SSIDataGetNonBlocking(uint32_t ui32Base,
N                                  uint32_t *pui32Data);
Nextern void SSIDataPut(uint32_t ui32Base, uint32_t ui32Data);
Nextern int32_t SSIDataPutNonBlocking(uint32_t ui32Base, uint32_t ui32Data);
Nextern void SSIDisable(uint32_t ui32Base);
Nextern void SSIEnable(uint32_t ui32Base);
Nextern void SSIIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void SSIIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void SSIIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void SSIIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern uint32_t SSIIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t SSIIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void SSIIntUnregister(uint32_t ui32Base);
Nextern void SSIDMAEnable(uint32_t ui32Base, uint32_t ui32DMAFlags);
Nextern void SSIDMADisable(uint32_t ui32Base, uint32_t ui32DMAFlags);
Nextern bool SSIBusy(uint32_t ui32Base);
Xextern _Bool SSIBusy(uint32_t ui32Base);
Nextern void SSIClockSourceSet(uint32_t ui32Base, uint32_t ui32Source);
Nextern uint32_t SSIClockSourceGet(uint32_t ui32Base);
Nextern void SSIAdvModeSet(uint32_t ui32Base, uint32_t ui32Mode);
Nextern void SSIAdvDataPutFrameEnd(uint32_t ui32Base, uint32_t ui32Data);
Nextern int32_t SSIAdvDataPutFrameEndNonBlocking(uint32_t ui32Base,
N                                             uint32_t ui32Data);
Nextern void SSIAdvFrameHoldEnable(uint32_t ui32Base);
Nextern void SSIAdvFrameHoldDisable(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_SSI_H__
L 33 "GPIO_init.h" 2
N#include "driverlib/sw_crc.h"
L 1 "driverlib/sw_crc.h" 1
N//*****************************************************************************
N//
N// sw_crc.h - Prototypes for the software CRC functions.
N//
N// Copyright (c) 2010-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_SW_CRC_H__
N#define __DRIVERLIB_SW_CRC_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Prototypes for the functions.
N//
N//*****************************************************************************
Nextern uint8_t Crc8CCITT(uint8_t ui8Crc, const uint8_t *pui8Data,
N                         uint32_t ui32Count);
Nextern uint16_t Crc16(uint16_t ui16Crc, const uint8_t *pui8Data,
N                      uint32_t ui32Count);
Nextern uint16_t Crc16Array(uint32_t ui32WordLen, const uint32_t *pui32Data);
Nextern void Crc16Array3(uint32_t ui32WordLen, const uint32_t *pui32Data,
N                        uint16_t *pui16Crc3);
Nextern uint32_t Crc32(uint32_t ui32Crc, const uint8_t *pui8Data,
N                      uint32_t ui32Count);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_SW_CRC_H__
L 34 "GPIO_init.h" 2
N#include "driverlib/sysctl.h"
L 1 "driverlib/sysctl.h" 1
N//*****************************************************************************
N//
N// sysctl.h - Prototypes for the system control driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_SYSCTL_H__
N#define __DRIVERLIB_SYSCTL_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the
N// SysCtlPeripheralPresent(), SysCtlPeripheralEnable(),
N// SysCtlPeripheralDisable(), and SysCtlPeripheralReset() APIs as the
N// ui32Peripheral parameter.  The peripherals in the fourth group (upper nibble
N// is 3) can only be used with the SysCtlPeripheralPresent() API.
N//
N//*****************************************************************************
N#define SYSCTL_PERIPH_ADC0      0xf0003800  // ADC 0
N#define SYSCTL_PERIPH_ADC1      0xf0003801  // ADC 1
N#define SYSCTL_PERIPH_CAN0      0xf0003400  // CAN 0
N#define SYSCTL_PERIPH_CAN1      0xf0003401  // CAN 1
N#define SYSCTL_PERIPH_COMP0     0xf0003c00  // Analog Comparator Module 0
N#define SYSCTL_PERIPH_EMAC0     0xf0009c00  // Ethernet MAC0
N#define SYSCTL_PERIPH_EPHY0     0xf0003000  // Ethernet PHY0
N#define SYSCTL_PERIPH_EPI0      0xf0001000  // EPI0
N#define SYSCTL_PERIPH_GPIOA     0xf0000800  // GPIO A
N#define SYSCTL_PERIPH_GPIOB     0xf0000801  // GPIO B
N#define SYSCTL_PERIPH_GPIOC     0xf0000802  // GPIO C
N#define SYSCTL_PERIPH_GPIOD     0xf0000803  // GPIO D
N#define SYSCTL_PERIPH_GPIOE     0xf0000804  // GPIO E
N#define SYSCTL_PERIPH_GPIOF     0xf0000805  // GPIO F
N#define SYSCTL_PERIPH_GPIOG     0xf0000806  // GPIO G
N#define SYSCTL_PERIPH_GPIOH     0xf0000807  // GPIO H
N#define SYSCTL_PERIPH_GPIOJ     0xf0000808  // GPIO J
N#define SYSCTL_PERIPH_HIBERNATE 0xf0001400  // Hibernation module
N#define SYSCTL_PERIPH_CCM0      0xf0007400  // CCM 0
N#define SYSCTL_PERIPH_EEPROM0   0xf0005800  // EEPROM 0
N#define SYSCTL_PERIPH_FAN0      0xf0005400  // FAN 0
N#define SYSCTL_PERIPH_FAN1      0xf0005401  // FAN 1
N#define SYSCTL_PERIPH_GPIOK     0xf0000809  // GPIO K
N#define SYSCTL_PERIPH_GPIOL     0xf000080a  // GPIO L
N#define SYSCTL_PERIPH_GPIOM     0xf000080b  // GPIO M
N#define SYSCTL_PERIPH_GPION     0xf000080c  // GPIO N
N#define SYSCTL_PERIPH_GPIOP     0xf000080d  // GPIO P
N#define SYSCTL_PERIPH_GPIOQ     0xf000080e  // GPIO Q
N#define SYSCTL_PERIPH_GPIOR     0xf000080f  // GPIO R
N#define SYSCTL_PERIPH_GPIOS     0xf0000810  // GPIO S
N#define SYSCTL_PERIPH_GPIOT     0xf0000811  // GPIO T
N#define SYSCTL_PERIPH_I2C0      0xf0002000  // I2C 0
N#define SYSCTL_PERIPH_I2C1      0xf0002001  // I2C 1
N#define SYSCTL_PERIPH_I2C2      0xf0002002  // I2C 2
N#define SYSCTL_PERIPH_I2C3      0xf0002003  // I2C 3
N#define SYSCTL_PERIPH_I2C4      0xf0002004  // I2C 4
N#define SYSCTL_PERIPH_I2C5      0xf0002005  // I2C 5
N#define SYSCTL_PERIPH_I2C6      0xf0002006  // I2C 6
N#define SYSCTL_PERIPH_I2C7      0xf0002007  // I2C 7
N#define SYSCTL_PERIPH_I2C8      0xf0002008  // I2C 8
N#define SYSCTL_PERIPH_I2C9      0xf0002009  // I2C 9
N#define SYSCTL_PERIPH_LCD0      0xf0009000  // LCD 0
N#define SYSCTL_PERIPH_ONEWIRE0  0xf0009800  // One Wire 0
N#define SYSCTL_PERIPH_PWM0      0xf0004000  // PWM 0
N#define SYSCTL_PERIPH_PWM1      0xf0004001  // PWM 1
N#define SYSCTL_PERIPH_QEI0      0xf0004400  // QEI 0
N#define SYSCTL_PERIPH_QEI1      0xf0004401  // QEI 1
N#define SYSCTL_PERIPH_SSI0      0xf0001c00  // SSI 0
N#define SYSCTL_PERIPH_SSI1      0xf0001c01  // SSI 1
N#define SYSCTL_PERIPH_SSI2      0xf0001c02  // SSI 2
N#define SYSCTL_PERIPH_SSI3      0xf0001c03  // SSI 3
N#define SYSCTL_PERIPH_TIMER0    0xf0000400  // Timer 0
N#define SYSCTL_PERIPH_TIMER1    0xf0000401  // Timer 1
N#define SYSCTL_PERIPH_TIMER2    0xf0000402  // Timer 2
N#define SYSCTL_PERIPH_TIMER3    0xf0000403  // Timer 3
N#define SYSCTL_PERIPH_TIMER4    0xf0000404  // Timer 4
N#define SYSCTL_PERIPH_TIMER5    0xf0000405  // Timer 5
N#define SYSCTL_PERIPH_TIMER6    0xf0000406  // Timer 6
N#define SYSCTL_PERIPH_TIMER7    0xf0000407  // Timer 7
N#define SYSCTL_PERIPH_UART0     0xf0001800  // UART 0
N#define SYSCTL_PERIPH_UART1     0xf0001801  // UART 1
N#define SYSCTL_PERIPH_UART2     0xf0001802  // UART 2
N#define SYSCTL_PERIPH_UART3     0xf0001803  // UART 3
N#define SYSCTL_PERIPH_UART4     0xf0001804  // UART 4
N#define SYSCTL_PERIPH_UART5     0xf0001805  // UART 5
N#define SYSCTL_PERIPH_UART6     0xf0001806  // UART 6
N#define SYSCTL_PERIPH_UART7     0xf0001807  // UART 7
N#define SYSCTL_PERIPH_UDMA      0xf0000c00  // uDMA
N#define SYSCTL_PERIPH_USB0      0xf0002800  // USB 0
N#define SYSCTL_PERIPH_WDOG0     0xf0000000  // Watchdog 0
N#define SYSCTL_PERIPH_WDOG1     0xf0000001  // Watchdog 1
N#define SYSCTL_PERIPH_WTIMER0   0xf0005c00  // Wide Timer 0
N#define SYSCTL_PERIPH_WTIMER1   0xf0005c01  // Wide Timer 1
N#define SYSCTL_PERIPH_WTIMER2   0xf0005c02  // Wide Timer 2
N#define SYSCTL_PERIPH_WTIMER3   0xf0005c03  // Wide Timer 3
N#define SYSCTL_PERIPH_WTIMER4   0xf0005c04  // Wide Timer 4
N#define SYSCTL_PERIPH_WTIMER5   0xf0005c05  // Wide Timer 5
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlLDOSleepSet() and
N// SysCtlLDODeepSleepSet() APIs as the ui32Voltage value, or returned by the
N// SysCtlLDOSleepGet() and SysCtlLDODeepSleepGet() APIs.
N//
N//*****************************************************************************
N#define SYSCTL_LDO_0_90V        0x80000012  // LDO output of 0.90V
N#define SYSCTL_LDO_0_95V        0x80000013  // LDO output of 0.95V
N#define SYSCTL_LDO_1_00V        0x80000014  // LDO output of 1.00V
N#define SYSCTL_LDO_1_05V        0x80000015  // LDO output of 1.05V
N#define SYSCTL_LDO_1_10V        0x80000016  // LDO output of 1.10V
N#define SYSCTL_LDO_1_15V        0x80000017  // LDO output of 1.15V
N#define SYSCTL_LDO_1_20V        0x80000018  // LDO output of 1.20V
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlIntEnable(),
N// SysCtlIntDisable(), and SysCtlIntClear() APIs, or returned in the bit mask
N// by the SysCtlIntStatus() API.
N//
N//*****************************************************************************
N#define SYSCTL_INT_BOR0         0x00000800  // VDD under BOR0
N#define SYSCTL_INT_VDDA_OK      0x00000400  // VDDA Power OK
N#define SYSCTL_INT_MOSC_PUP     0x00000100  // MOSC power-up interrupt
N#define SYSCTL_INT_USBPLL_LOCK  0x00000080  // USB PLL lock interrupt
N#define SYSCTL_INT_PLL_LOCK     0x00000040  // PLL lock interrupt
N#define SYSCTL_INT_MOSC_FAIL    0x00000008  // Main oscillator failure int
N#define SYSCTL_INT_BOR1         0x00000002  // VDD under BOR1
N#define SYSCTL_INT_BOR          0x00000002  // Brown out interrupt
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlResetCauseClear()
N// API or returned by the SysCtlResetCauseGet() API.
N//
N//*****************************************************************************
N#define SYSCTL_CAUSE_HSRVREQ    0x00001000  // Hardware System Service Request
N#define SYSCTL_CAUSE_HIB        0x00000040  // Hibernate reset
N#define SYSCTL_CAUSE_WDOG1      0x00000020  // Watchdog 1 reset
N#define SYSCTL_CAUSE_SW         0x00000010  // Software reset
N#define SYSCTL_CAUSE_WDOG0      0x00000008  // Watchdog 0 reset
N#ifndef DEPRECATED
N#define SYSCTL_CAUSE_WDOG       SYSCTL_CAUSE_WDOG0
N                                            // Watchdog reset(Deprecated)
N#endif
N#define SYSCTL_CAUSE_BOR        0x00000004  // Brown-out reset
N#define SYSCTL_CAUSE_POR        0x00000002  // Power on reset
N#define SYSCTL_CAUSE_EXT        0x00000001  // External reset
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlBrownOutConfigSet()
N// API as the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_BOR_RESET        0x00000002  // Reset instead of interrupting
N#define SYSCTL_BOR_RESAMPLE     0x00000001  // Resample BOR before asserting
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlPWMClockSet() API
N// as the ui32Config parameter, and can be returned by the SysCtlPWMClockGet()
N// API.
N//
N//*****************************************************************************
N#define SYSCTL_PWMDIV_1         0x00000000  // PWM clock is processor clock /1
N#define SYSCTL_PWMDIV_2         0x00100000  // PWM clock is processor clock /2
N#define SYSCTL_PWMDIV_4         0x00120000  // PWM clock is processor clock /4
N#define SYSCTL_PWMDIV_8         0x00140000  // PWM clock is processor clock /8
N#define SYSCTL_PWMDIV_16        0x00160000  // PWM clock is processor clock /16
N#define SYSCTL_PWMDIV_32        0x00180000  // PWM clock is processor clock /32
N#define SYSCTL_PWMDIV_64        0x001A0000  // PWM clock is processor clock /64
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlClockSet() API as
N// the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_SYSDIV_1         0x07800000  // Processor clock is osc/pll /1
N#define SYSCTL_SYSDIV_2         0x00C00000  // Processor clock is osc/pll /2
N#define SYSCTL_SYSDIV_3         0x01400000  // Processor clock is osc/pll /3
N#define SYSCTL_SYSDIV_4         0x01C00000  // Processor clock is osc/pll /4
N#define SYSCTL_SYSDIV_5         0x02400000  // Processor clock is osc/pll /5
N#define SYSCTL_SYSDIV_6         0x02C00000  // Processor clock is osc/pll /6
N#define SYSCTL_SYSDIV_7         0x03400000  // Processor clock is osc/pll /7
N#define SYSCTL_SYSDIV_8         0x03C00000  // Processor clock is osc/pll /8
N#define SYSCTL_SYSDIV_9         0x04400000  // Processor clock is osc/pll /9
N#define SYSCTL_SYSDIV_10        0x04C00000  // Processor clock is osc/pll /10
N#define SYSCTL_SYSDIV_11        0x05400000  // Processor clock is osc/pll /11
N#define SYSCTL_SYSDIV_12        0x05C00000  // Processor clock is osc/pll /12
N#define SYSCTL_SYSDIV_13        0x06400000  // Processor clock is osc/pll /13
N#define SYSCTL_SYSDIV_14        0x06C00000  // Processor clock is osc/pll /14
N#define SYSCTL_SYSDIV_15        0x07400000  // Processor clock is osc/pll /15
N#define SYSCTL_SYSDIV_16        0x07C00000  // Processor clock is osc/pll /16
N#define SYSCTL_SYSDIV_17        0x88400000  // Processor clock is osc/pll /17
N#define SYSCTL_SYSDIV_18        0x88C00000  // Processor clock is osc/pll /18
N#define SYSCTL_SYSDIV_19        0x89400000  // Processor clock is osc/pll /19
N#define SYSCTL_SYSDIV_20        0x89C00000  // Processor clock is osc/pll /20
N#define SYSCTL_SYSDIV_21        0x8A400000  // Processor clock is osc/pll /21
N#define SYSCTL_SYSDIV_22        0x8AC00000  // Processor clock is osc/pll /22
N#define SYSCTL_SYSDIV_23        0x8B400000  // Processor clock is osc/pll /23
N#define SYSCTL_SYSDIV_24        0x8BC00000  // Processor clock is osc/pll /24
N#define SYSCTL_SYSDIV_25        0x8C400000  // Processor clock is osc/pll /25
N#define SYSCTL_SYSDIV_26        0x8CC00000  // Processor clock is osc/pll /26
N#define SYSCTL_SYSDIV_27        0x8D400000  // Processor clock is osc/pll /27
N#define SYSCTL_SYSDIV_28        0x8DC00000  // Processor clock is osc/pll /28
N#define SYSCTL_SYSDIV_29        0x8E400000  // Processor clock is osc/pll /29
N#define SYSCTL_SYSDIV_30        0x8EC00000  // Processor clock is osc/pll /30
N#define SYSCTL_SYSDIV_31        0x8F400000  // Processor clock is osc/pll /31
N#define SYSCTL_SYSDIV_32        0x8FC00000  // Processor clock is osc/pll /32
N#define SYSCTL_SYSDIV_33        0x90400000  // Processor clock is osc/pll /33
N#define SYSCTL_SYSDIV_34        0x90C00000  // Processor clock is osc/pll /34
N#define SYSCTL_SYSDIV_35        0x91400000  // Processor clock is osc/pll /35
N#define SYSCTL_SYSDIV_36        0x91C00000  // Processor clock is osc/pll /36
N#define SYSCTL_SYSDIV_37        0x92400000  // Processor clock is osc/pll /37
N#define SYSCTL_SYSDIV_38        0x92C00000  // Processor clock is osc/pll /38
N#define SYSCTL_SYSDIV_39        0x93400000  // Processor clock is osc/pll /39
N#define SYSCTL_SYSDIV_40        0x93C00000  // Processor clock is osc/pll /40
N#define SYSCTL_SYSDIV_41        0x94400000  // Processor clock is osc/pll /41
N#define SYSCTL_SYSDIV_42        0x94C00000  // Processor clock is osc/pll /42
N#define SYSCTL_SYSDIV_43        0x95400000  // Processor clock is osc/pll /43
N#define SYSCTL_SYSDIV_44        0x95C00000  // Processor clock is osc/pll /44
N#define SYSCTL_SYSDIV_45        0x96400000  // Processor clock is osc/pll /45
N#define SYSCTL_SYSDIV_46        0x96C00000  // Processor clock is osc/pll /46
N#define SYSCTL_SYSDIV_47        0x97400000  // Processor clock is osc/pll /47
N#define SYSCTL_SYSDIV_48        0x97C00000  // Processor clock is osc/pll /48
N#define SYSCTL_SYSDIV_49        0x98400000  // Processor clock is osc/pll /49
N#define SYSCTL_SYSDIV_50        0x98C00000  // Processor clock is osc/pll /50
N#define SYSCTL_SYSDIV_51        0x99400000  // Processor clock is osc/pll /51
N#define SYSCTL_SYSDIV_52        0x99C00000  // Processor clock is osc/pll /52
N#define SYSCTL_SYSDIV_53        0x9A400000  // Processor clock is osc/pll /53
N#define SYSCTL_SYSDIV_54        0x9AC00000  // Processor clock is osc/pll /54
N#define SYSCTL_SYSDIV_55        0x9B400000  // Processor clock is osc/pll /55
N#define SYSCTL_SYSDIV_56        0x9BC00000  // Processor clock is osc/pll /56
N#define SYSCTL_SYSDIV_57        0x9C400000  // Processor clock is osc/pll /57
N#define SYSCTL_SYSDIV_58        0x9CC00000  // Processor clock is osc/pll /58
N#define SYSCTL_SYSDIV_59        0x9D400000  // Processor clock is osc/pll /59
N#define SYSCTL_SYSDIV_60        0x9DC00000  // Processor clock is osc/pll /60
N#define SYSCTL_SYSDIV_61        0x9E400000  // Processor clock is osc/pll /61
N#define SYSCTL_SYSDIV_62        0x9EC00000  // Processor clock is osc/pll /62
N#define SYSCTL_SYSDIV_63        0x9F400000  // Processor clock is osc/pll /63
N#define SYSCTL_SYSDIV_64        0x9FC00000  // Processor clock is osc/pll /64
N#define SYSCTL_SYSDIV_2_5       0xC1000000  // Processor clock is pll / 2.5
N#define SYSCTL_SYSDIV_3_5       0xC1800000  // Processor clock is pll / 3.5
N#define SYSCTL_SYSDIV_4_5       0xC2000000  // Processor clock is pll / 4.5
N#define SYSCTL_SYSDIV_5_5       0xC2800000  // Processor clock is pll / 5.5
N#define SYSCTL_SYSDIV_6_5       0xC3000000  // Processor clock is pll / 6.5
N#define SYSCTL_SYSDIV_7_5       0xC3800000  // Processor clock is pll / 7.5
N#define SYSCTL_SYSDIV_8_5       0xC4000000  // Processor clock is pll / 8.5
N#define SYSCTL_SYSDIV_9_5       0xC4800000  // Processor clock is pll / 9.5
N#define SYSCTL_SYSDIV_10_5      0xC5000000  // Processor clock is pll / 10.5
N#define SYSCTL_SYSDIV_11_5      0xC5800000  // Processor clock is pll / 11.5
N#define SYSCTL_SYSDIV_12_5      0xC6000000  // Processor clock is pll / 12.5
N#define SYSCTL_SYSDIV_13_5      0xC6800000  // Processor clock is pll / 13.5
N#define SYSCTL_SYSDIV_14_5      0xC7000000  // Processor clock is pll / 14.5
N#define SYSCTL_SYSDIV_15_5      0xC7800000  // Processor clock is pll / 15.5
N#define SYSCTL_SYSDIV_16_5      0xC8000000  // Processor clock is pll / 16.5
N#define SYSCTL_SYSDIV_17_5      0xC8800000  // Processor clock is pll / 17.5
N#define SYSCTL_SYSDIV_18_5      0xC9000000  // Processor clock is pll / 18.5
N#define SYSCTL_SYSDIV_19_5      0xC9800000  // Processor clock is pll / 19.5
N#define SYSCTL_SYSDIV_20_5      0xCA000000  // Processor clock is pll / 20.5
N#define SYSCTL_SYSDIV_21_5      0xCA800000  // Processor clock is pll / 21.5
N#define SYSCTL_SYSDIV_22_5      0xCB000000  // Processor clock is pll / 22.5
N#define SYSCTL_SYSDIV_23_5      0xCB800000  // Processor clock is pll / 23.5
N#define SYSCTL_SYSDIV_24_5      0xCC000000  // Processor clock is pll / 24.5
N#define SYSCTL_SYSDIV_25_5      0xCC800000  // Processor clock is pll / 25.5
N#define SYSCTL_SYSDIV_26_5      0xCD000000  // Processor clock is pll / 26.5
N#define SYSCTL_SYSDIV_27_5      0xCD800000  // Processor clock is pll / 27.5
N#define SYSCTL_SYSDIV_28_5      0xCE000000  // Processor clock is pll / 28.5
N#define SYSCTL_SYSDIV_29_5      0xCE800000  // Processor clock is pll / 29.5
N#define SYSCTL_SYSDIV_30_5      0xCF000000  // Processor clock is pll / 30.5
N#define SYSCTL_SYSDIV_31_5      0xCF800000  // Processor clock is pll / 31.5
N#define SYSCTL_SYSDIV_32_5      0xD0000000  // Processor clock is pll / 32.5
N#define SYSCTL_SYSDIV_33_5      0xD0800000  // Processor clock is pll / 33.5
N#define SYSCTL_SYSDIV_34_5      0xD1000000  // Processor clock is pll / 34.5
N#define SYSCTL_SYSDIV_35_5      0xD1800000  // Processor clock is pll / 35.5
N#define SYSCTL_SYSDIV_36_5      0xD2000000  // Processor clock is pll / 36.5
N#define SYSCTL_SYSDIV_37_5      0xD2800000  // Processor clock is pll / 37.5
N#define SYSCTL_SYSDIV_38_5      0xD3000000  // Processor clock is pll / 38.5
N#define SYSCTL_SYSDIV_39_5      0xD3800000  // Processor clock is pll / 39.5
N#define SYSCTL_SYSDIV_40_5      0xD4000000  // Processor clock is pll / 40.5
N#define SYSCTL_SYSDIV_41_5      0xD4800000  // Processor clock is pll / 41.5
N#define SYSCTL_SYSDIV_42_5      0xD5000000  // Processor clock is pll / 42.5
N#define SYSCTL_SYSDIV_43_5      0xD5800000  // Processor clock is pll / 43.5
N#define SYSCTL_SYSDIV_44_5      0xD6000000  // Processor clock is pll / 44.5
N#define SYSCTL_SYSDIV_45_5      0xD6800000  // Processor clock is pll / 45.5
N#define SYSCTL_SYSDIV_46_5      0xD7000000  // Processor clock is pll / 46.5
N#define SYSCTL_SYSDIV_47_5      0xD7800000  // Processor clock is pll / 47.5
N#define SYSCTL_SYSDIV_48_5      0xD8000000  // Processor clock is pll / 48.5
N#define SYSCTL_SYSDIV_49_5      0xD8800000  // Processor clock is pll / 49.5
N#define SYSCTL_SYSDIV_50_5      0xD9000000  // Processor clock is pll / 50.5
N#define SYSCTL_SYSDIV_51_5      0xD9800000  // Processor clock is pll / 51.5
N#define SYSCTL_SYSDIV_52_5      0xDA000000  // Processor clock is pll / 52.5
N#define SYSCTL_SYSDIV_53_5      0xDA800000  // Processor clock is pll / 53.5
N#define SYSCTL_SYSDIV_54_5      0xDB000000  // Processor clock is pll / 54.5
N#define SYSCTL_SYSDIV_55_5      0xDB800000  // Processor clock is pll / 55.5
N#define SYSCTL_SYSDIV_56_5      0xDC000000  // Processor clock is pll / 56.5
N#define SYSCTL_SYSDIV_57_5      0xDC800000  // Processor clock is pll / 57.5
N#define SYSCTL_SYSDIV_58_5      0xDD000000  // Processor clock is pll / 58.5
N#define SYSCTL_SYSDIV_59_5      0xDD800000  // Processor clock is pll / 59.5
N#define SYSCTL_SYSDIV_60_5      0xDE000000  // Processor clock is pll / 60.5
N#define SYSCTL_SYSDIV_61_5      0xDE800000  // Processor clock is pll / 61.5
N#define SYSCTL_SYSDIV_62_5      0xDF000000  // Processor clock is pll / 62.5
N#define SYSCTL_SYSDIV_63_5      0xDF800000  // Processor clock is pll / 63.5
N#define SYSCTL_CFG_VCO_480      0xF1000000  // VCO is 480 MHz
N#define SYSCTL_CFG_VCO_320      0xF0000000  // VCO is 320 MHz
N#define SYSCTL_USE_PLL          0x00000000  // System clock is the PLL clock
N#define SYSCTL_USE_OSC          0x00003800  // System clock is the osc clock
N#define SYSCTL_XTAL_1MHZ        0x00000000  // External crystal is 1MHz
N#define SYSCTL_XTAL_1_84MHZ     0x00000040  // External crystal is 1.8432MHz
N#define SYSCTL_XTAL_2MHZ        0x00000080  // External crystal is 2MHz
N#define SYSCTL_XTAL_2_45MHZ     0x000000C0  // External crystal is 2.4576MHz
N#define SYSCTL_XTAL_3_57MHZ     0x00000100  // External crystal is 3.579545MHz
N#define SYSCTL_XTAL_3_68MHZ     0x00000140  // External crystal is 3.6864MHz
N#define SYSCTL_XTAL_4MHZ        0x00000180  // External crystal is 4MHz
N#define SYSCTL_XTAL_4_09MHZ     0x000001C0  // External crystal is 4.096MHz
N#define SYSCTL_XTAL_4_91MHZ     0x00000200  // External crystal is 4.9152MHz
N#define SYSCTL_XTAL_5MHZ        0x00000240  // External crystal is 5MHz
N#define SYSCTL_XTAL_5_12MHZ     0x00000280  // External crystal is 5.12MHz
N#define SYSCTL_XTAL_6MHZ        0x000002C0  // External crystal is 6MHz
N#define SYSCTL_XTAL_6_14MHZ     0x00000300  // External crystal is 6.144MHz
N#define SYSCTL_XTAL_7_37MHZ     0x00000340  // External crystal is 7.3728MHz
N#define SYSCTL_XTAL_8MHZ        0x00000380  // External crystal is 8MHz
N#define SYSCTL_XTAL_8_19MHZ     0x000003C0  // External crystal is 8.192MHz
N#define SYSCTL_XTAL_10MHZ       0x00000400  // External crystal is 10 MHz
N#define SYSCTL_XTAL_12MHZ       0x00000440  // External crystal is 12 MHz
N#define SYSCTL_XTAL_12_2MHZ     0x00000480  // External crystal is 12.288 MHz
N#define SYSCTL_XTAL_13_5MHZ     0x000004C0  // External crystal is 13.56 MHz
N#define SYSCTL_XTAL_14_3MHZ     0x00000500  // External crystal is 14.31818 MHz
N#define SYSCTL_XTAL_16MHZ       0x00000540  // External crystal is 16 MHz
N#define SYSCTL_XTAL_16_3MHZ     0x00000580  // External crystal is 16.384 MHz
N#define SYSCTL_XTAL_18MHZ       0x000005C0  // External crystal is 18.0 MHz
N#define SYSCTL_XTAL_20MHZ       0x00000600  // External crystal is 20.0 MHz
N#define SYSCTL_XTAL_24MHZ       0x00000640  // External crystal is 24.0 MHz
N#define SYSCTL_XTAL_25MHZ       0x00000680  // External crystal is 25.0 MHz
N#define SYSCTL_OSC_MAIN         0x00000000  // Osc source is main osc
N#define SYSCTL_OSC_INT          0x00000010  // Osc source is int. osc
N#define SYSCTL_OSC_INT4         0x00000020  // Osc source is int. osc /4
N#define SYSCTL_OSC_INT30        0x00000030  // Osc source is int. 30 KHz
N#define SYSCTL_OSC_EXT32        0x80000038  // Osc source is ext. 32 KHz
N#define SYSCTL_INT_OSC_DIS      0x00000002  // Disable internal oscillator
N#define SYSCTL_MAIN_OSC_DIS     0x00000001  // Disable main oscillator
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlDeepSleepClockSet()
N// API as the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_DSLP_DIV_1       0x00000000  // Deep-sleep clock is osc /1
N#define SYSCTL_DSLP_DIV_2       0x00800000  // Deep-sleep clock is osc /2
N#define SYSCTL_DSLP_DIV_3       0x01000000  // Deep-sleep clock is osc /3
N#define SYSCTL_DSLP_DIV_4       0x01800000  // Deep-sleep clock is osc /4
N#define SYSCTL_DSLP_DIV_5       0x02000000  // Deep-sleep clock is osc /5
N#define SYSCTL_DSLP_DIV_6       0x02800000  // Deep-sleep clock is osc /6
N#define SYSCTL_DSLP_DIV_7       0x03000000  // Deep-sleep clock is osc /7
N#define SYSCTL_DSLP_DIV_8       0x03800000  // Deep-sleep clock is osc /8
N#define SYSCTL_DSLP_DIV_9       0x04000000  // Deep-sleep clock is osc /9
N#define SYSCTL_DSLP_DIV_10      0x04800000  // Deep-sleep clock is osc /10
N#define SYSCTL_DSLP_DIV_11      0x05000000  // Deep-sleep clock is osc /11
N#define SYSCTL_DSLP_DIV_12      0x05800000  // Deep-sleep clock is osc /12
N#define SYSCTL_DSLP_DIV_13      0x06000000  // Deep-sleep clock is osc /13
N#define SYSCTL_DSLP_DIV_14      0x06800000  // Deep-sleep clock is osc /14
N#define SYSCTL_DSLP_DIV_15      0x07000000  // Deep-sleep clock is osc /15
N#define SYSCTL_DSLP_DIV_16      0x07800000  // Deep-sleep clock is osc /16
N#define SYSCTL_DSLP_DIV_17      0x08000000  // Deep-sleep clock is osc /17
N#define SYSCTL_DSLP_DIV_18      0x08800000  // Deep-sleep clock is osc /18
N#define SYSCTL_DSLP_DIV_19      0x09000000  // Deep-sleep clock is osc /19
N#define SYSCTL_DSLP_DIV_20      0x09800000  // Deep-sleep clock is osc /20
N#define SYSCTL_DSLP_DIV_21      0x0A000000  // Deep-sleep clock is osc /21
N#define SYSCTL_DSLP_DIV_22      0x0A800000  // Deep-sleep clock is osc /22
N#define SYSCTL_DSLP_DIV_23      0x0B000000  // Deep-sleep clock is osc /23
N#define SYSCTL_DSLP_DIV_24      0x0B800000  // Deep-sleep clock is osc /24
N#define SYSCTL_DSLP_DIV_25      0x0C000000  // Deep-sleep clock is osc /25
N#define SYSCTL_DSLP_DIV_26      0x0C800000  // Deep-sleep clock is osc /26
N#define SYSCTL_DSLP_DIV_27      0x0D000000  // Deep-sleep clock is osc /27
N#define SYSCTL_DSLP_DIV_28      0x0D800000  // Deep-sleep clock is osc /28
N#define SYSCTL_DSLP_DIV_29      0x0E000000  // Deep-sleep clock is osc /29
N#define SYSCTL_DSLP_DIV_30      0x0E800000  // Deep-sleep clock is osc /30
N#define SYSCTL_DSLP_DIV_31      0x0F000000  // Deep-sleep clock is osc /31
N#define SYSCTL_DSLP_DIV_32      0x0F800000  // Deep-sleep clock is osc /32
N#define SYSCTL_DSLP_DIV_33      0x10000000  // Deep-sleep clock is osc /33
N#define SYSCTL_DSLP_DIV_34      0x10800000  // Deep-sleep clock is osc /34
N#define SYSCTL_DSLP_DIV_35      0x11000000  // Deep-sleep clock is osc /35
N#define SYSCTL_DSLP_DIV_36      0x11800000  // Deep-sleep clock is osc /36
N#define SYSCTL_DSLP_DIV_37      0x12000000  // Deep-sleep clock is osc /37
N#define SYSCTL_DSLP_DIV_38      0x12800000  // Deep-sleep clock is osc /38
N#define SYSCTL_DSLP_DIV_39      0x13000000  // Deep-sleep clock is osc /39
N#define SYSCTL_DSLP_DIV_40      0x13800000  // Deep-sleep clock is osc /40
N#define SYSCTL_DSLP_DIV_41      0x14000000  // Deep-sleep clock is osc /41
N#define SYSCTL_DSLP_DIV_42      0x14800000  // Deep-sleep clock is osc /42
N#define SYSCTL_DSLP_DIV_43      0x15000000  // Deep-sleep clock is osc /43
N#define SYSCTL_DSLP_DIV_44      0x15800000  // Deep-sleep clock is osc /44
N#define SYSCTL_DSLP_DIV_45      0x16000000  // Deep-sleep clock is osc /45
N#define SYSCTL_DSLP_DIV_46      0x16800000  // Deep-sleep clock is osc /46
N#define SYSCTL_DSLP_DIV_47      0x17000000  // Deep-sleep clock is osc /47
N#define SYSCTL_DSLP_DIV_48      0x17800000  // Deep-sleep clock is osc /48
N#define SYSCTL_DSLP_DIV_49      0x18000000  // Deep-sleep clock is osc /49
N#define SYSCTL_DSLP_DIV_50      0x18800000  // Deep-sleep clock is osc /50
N#define SYSCTL_DSLP_DIV_51      0x19000000  // Deep-sleep clock is osc /51
N#define SYSCTL_DSLP_DIV_52      0x19800000  // Deep-sleep clock is osc /52
N#define SYSCTL_DSLP_DIV_53      0x1A000000  // Deep-sleep clock is osc /53
N#define SYSCTL_DSLP_DIV_54      0x1A800000  // Deep-sleep clock is osc /54
N#define SYSCTL_DSLP_DIV_55      0x1B000000  // Deep-sleep clock is osc /55
N#define SYSCTL_DSLP_DIV_56      0x1B800000  // Deep-sleep clock is osc /56
N#define SYSCTL_DSLP_DIV_57      0x1C000000  // Deep-sleep clock is osc /57
N#define SYSCTL_DSLP_DIV_58      0x1C800000  // Deep-sleep clock is osc /58
N#define SYSCTL_DSLP_DIV_59      0x1D000000  // Deep-sleep clock is osc /59
N#define SYSCTL_DSLP_DIV_60      0x1D800000  // Deep-sleep clock is osc /60
N#define SYSCTL_DSLP_DIV_61      0x1E000000  // Deep-sleep clock is osc /61
N#define SYSCTL_DSLP_DIV_62      0x1E800000  // Deep-sleep clock is osc /62
N#define SYSCTL_DSLP_DIV_63      0x1F000000  // Deep-sleep clock is osc /63
N#define SYSCTL_DSLP_DIV_64      0x1F800000  // Deep-sleep clock is osc /64
N#define SYSCTL_DSLP_OSC_MAIN    0x00000000  // Osc source is main osc
N#define SYSCTL_DSLP_OSC_INT     0x00000010  // Osc source is int. osc
N#define SYSCTL_DSLP_OSC_INT30   0x00000030  // Osc source is int. 30 KHz
N#define SYSCTL_DSLP_OSC_EXT32   0x00000070  // Osc source is ext. 32 KHz
N#define SYSCTL_DSLP_PIOSC_PD    0x00000002  // Power down PIOSC in deep-sleep
N#define SYSCTL_DSLP_MOSC_PD     0x40000000  // Power down MOSC in deep-sleep
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlPIOSCCalibrate()
N// API as the ui32Type parameter.
N//
N//*****************************************************************************
N#define SYSCTL_PIOSC_CAL_AUTO   0x00000200  // Automatic calibration
N#define SYSCTL_PIOSC_CAL_FACT   0x00000100  // Factory calibration
N#define SYSCTL_PIOSC_CAL_USER   0x80000100  // User-supplied calibration
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlMOSCConfigSet() API
N// as the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_MOSC_VALIDATE    0x00000001  // Enable MOSC validation
N#define SYSCTL_MOSC_INTERRUPT   0x00000002  // Generate interrupt on MOSC fail
N#define SYSCTL_MOSC_NO_XTAL     0x00000004  // No crystal is attached to MOSC
N#define SYSCTL_MOSC_PWR_DIS     0x00000008  // Power down the MOSC.
N#define SYSCTL_MOSC_LOWFREQ     0x00000000  // MOSC is less than 10MHz
N#define SYSCTL_MOSC_HIGHFREQ    0x00000010  // MOSC is greater than 10MHz
N#define SYSCTL_MOSC_SESRC       0x00000020  // Singled ended oscillator source.
N
N//*****************************************************************************
N//
N// The following are values that can be passed to the SysCtlSleepPowerSet() and
N// SysCtlDeepSleepPowerSet() APIs as the ui32Config parameter.
N//
N//*****************************************************************************
N#define SYSCTL_LDO_SLEEP        0x00000200  // LDO in sleep mode
N                                            // (Deep Sleep Only)
N#define SYSCTL_TEMP_LOW_POWER   0x00000100  // Temp sensor in low power mode
N                                            // (Deep Sleep Only)
N#define SYSCTL_FLASH_NORMAL     0x00000000  // Flash in normal mode
N#define SYSCTL_FLASH_LOW_POWER  0x00000020  // Flash in low power mode
N#define SYSCTL_SRAM_NORMAL      0x00000000  // SRAM in normal mode
N#define SYSCTL_SRAM_STANDBY     0x00000001  // SRAM in standby mode
N#define SYSCTL_SRAM_LOW_POWER   0x00000003  // SRAM in low power mode
N
N//*****************************************************************************
N//
N// Defines for the SysCtlResetBehaviorSet() and SysCtlResetBehaviorGet() APIs.
N//
N//*****************************************************************************
N#define SYSCTL_ONRST_WDOG0_POR  0x00000030
N#define SYSCTL_ONRST_WDOG0_SYS  0x00000020
N#define SYSCTL_ONRST_WDOG1_POR  0x000000C0
N#define SYSCTL_ONRST_WDOG1_SYS  0x00000080
N#define SYSCTL_ONRST_BOR_POR    0x0000000C
N#define SYSCTL_ONRST_BOR_SYS    0x00000008
N#define SYSCTL_ONRST_EXT_POR    0x00000003
N#define SYSCTL_ONRST_EXT_SYS    0x00000002
N
N//*****************************************************************************
N//
N// Values used with the SysCtlVoltageEventConfig() API.
N//
N//*****************************************************************************
N#define SYSCTL_VEVENT_VDDABO_NONE                                             \
N                                0x00000000
X#define SYSCTL_VEVENT_VDDABO_NONE                                                                             0x00000000
N#define SYSCTL_VEVENT_VDDABO_INT                                              \
N                                0x00000100
X#define SYSCTL_VEVENT_VDDABO_INT                                                                              0x00000100
N#define SYSCTL_VEVENT_VDDABO_NMI                                              \
N                                0x00000200
X#define SYSCTL_VEVENT_VDDABO_NMI                                                                              0x00000200
N#define SYSCTL_VEVENT_VDDABO_RST                                              \
N                                0x00000300
X#define SYSCTL_VEVENT_VDDABO_RST                                                                              0x00000300
N#define SYSCTL_VEVENT_VDDBO_NONE                                              \
N                                0x00000000
X#define SYSCTL_VEVENT_VDDBO_NONE                                                                              0x00000000
N#define SYSCTL_VEVENT_VDDBO_INT 0x00000001
N#define SYSCTL_VEVENT_VDDBO_NMI 0x00000002
N#define SYSCTL_VEVENT_VDDBO_RST 0x00000003
N
N//*****************************************************************************
N//
N// Values used with the SysCtlVoltageEventStatus() and
N// SysCtlVoltageEventClear() APIs.
N//
N//*****************************************************************************
N#define SYSCTL_VESTAT_VDDBOR    0x00000040
N#define SYSCTL_VESTAT_VDDABOR   0x00000010
N
N//*****************************************************************************
N//
N// Values used with the SysCtlNMIStatus() API.
N//
N//*****************************************************************************
N#define SYSCTL_NMI_MOSCFAIL     0x00010000
N#define SYSCTL_NMI_TAMPER       0x00000200
N#define SYSCTL_NMI_WDT1         0x00000020
N#define SYSCTL_NMI_WDT0         0x00000008
N#define SYSCTL_NMI_POWER        0x00000004
N#define SYSCTL_NMI_EXTERNAL     0x00000001
N
N//*****************************************************************************
N//
N// The defines for the SysCtlClockOutConfig() API.
N//
N//*****************************************************************************
N#define SYSCTL_CLKOUT_EN        0x80000000
N#define SYSCTL_CLKOUT_DIS       0x00000000
N#define SYSCTL_CLKOUT_SYSCLK    0x00000000
N#define SYSCTL_CLKOUT_PIOSC     0x00010000
N#define SYSCTL_CLKOUT_MOSC      0x00020000
N
N//*****************************************************************************
N//
N// The following defines are used with the SysCtlAltClkConfig() function.
N//
N//*****************************************************************************
N#define SYSCTL_ALTCLK_PIOSC     0x00000000
N#define SYSCTL_ALTCLK_RTCOSC    0x00000003
N#define SYSCTL_ALTCLK_LFIOSC    0x00000004
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern uint32_t SysCtlSRAMSizeGet(void);
Nextern uint32_t SysCtlFlashSizeGet(void);
Nextern uint32_t SysCtlFlashSectorSizeGet(void);
Nextern bool SysCtlPeripheralPresent(uint32_t ui32Peripheral);
Xextern _Bool SysCtlPeripheralPresent(uint32_t ui32Peripheral);
Nextern bool SysCtlPeripheralReady(uint32_t ui32Peripheral);
Xextern _Bool SysCtlPeripheralReady(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralPowerOn(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralPowerOff(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralReset(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralEnable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralDisable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralSleepEnable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralSleepDisable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralDeepSleepEnable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralDeepSleepDisable(uint32_t ui32Peripheral);
Nextern void SysCtlPeripheralClockGating(bool bEnable);
Xextern void SysCtlPeripheralClockGating(_Bool bEnable);
Nextern void SysCtlIntRegister(void (*pfnHandler)(void));
Nextern void SysCtlIntUnregister(void);
Nextern void SysCtlIntEnable(uint32_t ui32Ints);
Nextern void SysCtlIntDisable(uint32_t ui32Ints);
Nextern void SysCtlIntClear(uint32_t ui32Ints);
Nextern uint32_t SysCtlIntStatus(bool bMasked);
Xextern uint32_t SysCtlIntStatus(_Bool bMasked);
Nextern void SysCtlLDOSleepSet(uint32_t ui32Voltage);
Nextern uint32_t SysCtlLDOSleepGet(void);
Nextern void SysCtlLDODeepSleepSet(uint32_t ui32Voltage);
Nextern uint32_t SysCtlLDODeepSleepGet(void);
Nextern void SysCtlSleepPowerSet(uint32_t ui32Config);
Nextern void SysCtlDeepSleepPowerSet(uint32_t ui32Config);
Nextern void SysCtlReset(void);
Nextern void SysCtlSleep(void);
Nextern void SysCtlDeepSleep(void);
Nextern uint32_t SysCtlResetCauseGet(void);
Nextern void SysCtlResetCauseClear(uint32_t ui32Causes);
Nextern void SysCtlBrownOutConfigSet(uint32_t ui32Config,
N                                    uint32_t ui32Delay);
Nextern void SysCtlDelay(uint32_t ui32Count);
Nextern void SysCtlMOSCConfigSet(uint32_t ui32Config);
Nextern uint32_t SysCtlPIOSCCalibrate(uint32_t ui32Type);
Nextern void SysCtlClockSet(uint32_t ui32Config);
Nextern uint32_t SysCtlClockGet(void);
Nextern void SysCtlDeepSleepClockSet(uint32_t ui32Config);
Nextern void SysCtlDeepSleepClockConfigSet(uint32_t ui32Div,
N                                          uint32_t ui32Config);
Nextern void SysCtlPWMClockSet(uint32_t ui32Config);
Nextern uint32_t SysCtlPWMClockGet(void);
Nextern void SysCtlIOSCVerificationSet(bool bEnable);
Xextern void SysCtlIOSCVerificationSet(_Bool bEnable);
Nextern void SysCtlMOSCVerificationSet(bool bEnable);
Xextern void SysCtlMOSCVerificationSet(_Bool bEnable);
Nextern void SysCtlPLLVerificationSet(bool bEnable);
Xextern void SysCtlPLLVerificationSet(_Bool bEnable);
Nextern void SysCtlClkVerificationClear(void);
Nextern void SysCtlGPIOAHBEnable(uint32_t ui32GPIOPeripheral);
Nextern void SysCtlGPIOAHBDisable(uint32_t ui32GPIOPeripheral);
Nextern void SysCtlUSBPLLEnable(void);
Nextern void SysCtlUSBPLLDisable(void);
Nextern uint32_t SysCtlClockFreqSet(uint32_t ui32Config,
N                                   uint32_t ui32SysClock);
Nextern void SysCtlResetBehaviorSet(uint32_t ui32Behavior);
Nextern uint32_t SysCtlResetBehaviorGet(void);
Nextern void SysCtlClockOutConfig(uint32_t ui32Config, uint32_t ui32Div);
Nextern void SysCtlAltClkConfig(uint32_t ui32Config);
Nextern uint32_t SysCtlNMIStatus(void);
Nextern void SysCtlNMIClear(uint32_t ui32Status);
Nextern void SysCtlVoltageEventConfig(uint32_t ui32Config);
Nextern uint32_t SysCtlVoltageEventStatus(void);
Nextern void SysCtlVoltageEventClear(uint32_t ui32Status);
Nextern bool SysCtlVCOGet(uint32_t ui32Crystal, uint32_t *pui32VCOFrequency);
Xextern _Bool SysCtlVCOGet(uint32_t ui32Crystal, uint32_t *pui32VCOFrequency);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_SYSCTL_H__
L 35 "GPIO_init.h" 2
N#include "driverlib/sysexc.h"
L 1 "driverlib/sysexc.h" 1
N//*****************************************************************************
N//
N// sysexc.h - Prototypes for the System Exception Module routines.
N//
N// Copyright (c) 2011-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_SYSEXC_H__
N#define __DRIVERLIB_SYSEXC_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to SysExcIntEnable, SysExcIntDisable, and
N// SysExcIntClear as the ui32IntFlags parameter, and returned from
N// SysExcIntStatus.
N//
N//*****************************************************************************
N#define SYSEXC_INT_FP_IXC       0x00000020  // FP Inexact exception interrupt
N#define SYSEXC_INT_FP_OFC       0x00000010  // FP Overflow exception interrupt
N#define SYSEXC_INT_FP_UFC       0x00000008  // FP Underflow exception interrupt
N#define SYSEXC_INT_FP_IOC       0x00000004  // FP Invalid operation interrupt
N#define SYSEXC_INT_FP_DZC       0x00000002  // FP Divide by zero exception int
N#define SYSEXC_INT_FP_IDC       0x00000001  // FP Input denormal exception int
N
N//*****************************************************************************
N//
N// Prototypes.
N//
N//*****************************************************************************
Nextern void SysExcIntRegister(void (*pfnHandler)(void));
Nextern void SysExcIntUnregister(void);
Nextern void SysExcIntEnable(uint32_t ui32IntFlags);
Nextern void SysExcIntDisable(uint32_t ui32IntFlags);
Nextern uint32_t SysExcIntStatus(bool bMasked);
Xextern uint32_t SysExcIntStatus(_Bool bMasked);
Nextern void SysExcIntClear(uint32_t ui32IntFlags);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_SYSEXC_H__
L 36 "GPIO_init.h" 2
N#include "driverlib/systick.h"
L 1 "driverlib/systick.h" 1
N//*****************************************************************************
N//
N// systick.h - Prototypes for the SysTick driver.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_SYSTICK_H__
N#define __DRIVERLIB_SYSTICK_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void SysTickEnable(void);
Nextern void SysTickDisable(void);
Nextern void SysTickIntRegister(void (*pfnHandler)(void));
Nextern void SysTickIntUnregister(void);
Nextern void SysTickIntEnable(void);
Nextern void SysTickIntDisable(void);
Nextern void SysTickPeriodSet(uint32_t ui32Period);
Nextern uint32_t SysTickPeriodGet(void);
Nextern uint32_t SysTickValueGet(void);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_SYSTICK_H__
L 37 "GPIO_init.h" 2
N#include "driverlib/timer.h"
L 1 "driverlib/timer.h" 1
N//*****************************************************************************
N//
N// timer.h - Prototypes for the timer module
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_TIMER_H__
N#define __DRIVERLIB_TIMER_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerConfigure as the ui32Config parameter.
N//
N//*****************************************************************************
N#define TIMER_CFG_ONE_SHOT       0x00000021  // Full-width one-shot timer
N#define TIMER_CFG_ONE_SHOT_UP    0x00000031  // Full-width one-shot up-count
N                                            // timer
N#define TIMER_CFG_PERIODIC       0x00000022  // Full-width periodic timer
N#define TIMER_CFG_PERIODIC_UP    0x00000032  // Full-width periodic up-count
N                                            // timer
N#define TIMER_CFG_RTC            0x01000000  // Full-width RTC timer
N#define TIMER_CFG_SPLIT_PAIR     0x04000000  // Two half-width timers
N#define TIMER_CFG_A_ONE_SHOT     0x00000021  // Timer A one-shot timer
N#define TIMER_CFG_A_ONE_SHOT_UP  0x00000031  // Timer A one-shot up-count timer
N#define TIMER_CFG_A_PERIODIC     0x00000022  // Timer A periodic timer
N#define TIMER_CFG_A_PERIODIC_UP  0x00000032  // Timer A periodic up-count timer
N#define TIMER_CFG_A_CAP_COUNT    0x00000003  // Timer A event counter
N#define TIMER_CFG_A_CAP_COUNT_UP 0x00000013  // Timer A event up-counter
N#define TIMER_CFG_A_CAP_TIME     0x00000007  // Timer A event timer
N#define TIMER_CFG_A_CAP_TIME_UP  0x00000017  // Timer A event up-count timer
N#define TIMER_CFG_A_PWM          0x0000000A  // Timer A PWM output
N#define TIMER_CFG_B_ONE_SHOT     0x00002100  // Timer B one-shot timer
N#define TIMER_CFG_B_ONE_SHOT_UP  0x00003100  // Timer B one-shot up-count timer
N#define TIMER_CFG_B_PERIODIC     0x00002200  // Timer B periodic timer
N#define TIMER_CFG_B_PERIODIC_UP  0x00003200  // Timer B periodic up-count timer
N#define TIMER_CFG_B_CAP_COUNT    0x00000300  // Timer B event counter
N#define TIMER_CFG_B_CAP_COUNT_UP 0x00001300  // Timer B event up-counter
N#define TIMER_CFG_B_CAP_TIME     0x00000700  // Timer B event timer
N#define TIMER_CFG_B_CAP_TIME_UP  0x00001700  // Timer B event up-count timer
N#define TIMER_CFG_B_PWM          0x00000A00  // Timer B PWM output
N#define TIMER_CFG_A_ACT_TOINTD   0x00010000  // Timer A compare action disable
N                                             // time-out interrupt.
N#define TIMER_CFG_A_ACT_NONE     0x00000000  // Timer A compare action none.
N#define TIMER_CFG_A_ACT_TOGGLE   0x00020000  // Timer A compare action toggle.
N#define TIMER_CFG_A_ACT_CLRTO    0x00040000  // Timer A compare action CCP
N                                             // clear on time-out.
N#define TIMER_CFG_A_ACT_SETTO    0x00060000  // Timer A compare action CCP set
N                                             // on time-out.
N#define TIMER_CFG_A_ACT_SETTOGTO 0x00080000  // Timer A compare action set CCP
N                                             // toggle on time-out.
N#define TIMER_CFG_A_ACT_CLRTOGTO 0x000A0000  // Timer A compare action clear
N                                             // CCP toggle on time-out.
N#define TIMER_CFG_A_ACT_SETCLRTO 0x000C0000  // Timer A compare action set CCP
N                                             // clear on time-out.
N#define TIMER_CFG_A_ACT_CLRSETTO 0x000E0000  // Timer A compare action clear
N                                             // CCP set on time-out.
N#define TIMER_CFG_B_ACT_TOINTD   0x00100000  // Timer B compare action disable
N                                             // time-out interrupt.
N#define TIMER_CFG_B_ACT_NONE     0x00000000  // Timer A compare action none.
N#define TIMER_CFG_B_ACT_TOGGLE   0x00200000  // Timer A compare action toggle.
N#define TIMER_CFG_B_ACT_CLRTO    0x00400000  // Timer A compare action CCP
N                                             // clear on time-out.
N#define TIMER_CFG_B_ACT_SETTO    0x00600000  // Timer A compare action CCP set
N                                             // on time-out.
N#define TIMER_CFG_B_ACT_SETTOGTO 0x00800000  // Timer A compare action set CCP
N                                             // toggle on time-out.
N#define TIMER_CFG_B_ACT_CLRTOGTO 0x00A00000  // Timer A compare action clear
N                                             // CCP toggle on time-out.
N#define TIMER_CFG_B_ACT_SETCLRTO 0x00C00000  // Timer A compare action set CCP
N                                             // clear on time-out.
N#define TIMER_CFG_B_ACT_CLRSETTO 0x0000E000  // Timer A compare action clear
N                                             // CCP set on time-out.
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerIntEnable, TimerIntDisable, and
N// TimerIntClear as the ui32IntFlags parameter, and returned from
N// TimerIntStatus.
N//
N//*****************************************************************************
N#define TIMER_TIMB_DMA          0x00002000 // TimerB DMA Complete Interrupt.
N#define TIMER_TIMB_MATCH        0x00000800  // TimerB match interrupt
N#define TIMER_CAPB_EVENT        0x00000400  // CaptureB event interrupt
N#define TIMER_CAPB_MATCH        0x00000200  // CaptureB match interrupt
N#define TIMER_TIMB_TIMEOUT      0x00000100  // TimerB time out interrupt
N#define TIMER_TIMA_DMA          0x00000020 // TimerA DMA Complete Interrupt.
N#define TIMER_TIMA_MATCH        0x00000010  // TimerA match interrupt
N#define TIMER_RTC_MATCH         0x00000008  // RTC interrupt mask
N#define TIMER_CAPA_EVENT        0x00000004  // CaptureA event interrupt
N#define TIMER_CAPA_MATCH        0x00000002  // CaptureA match interrupt
N#define TIMER_TIMA_TIMEOUT      0x00000001  // TimerA time out interrupt
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerControlEvent as the ui32Event parameter.
N//
N//*****************************************************************************
N#define TIMER_EVENT_POS_EDGE    0x00000000  // Count positive edges
N#define TIMER_EVENT_NEG_EDGE    0x00000404  // Count negative edges
N#define TIMER_EVENT_BOTH_EDGES  0x00000C0C  // Count both edges
N
N//*****************************************************************************
N//
N// Values that can be passed to most of the timer APIs as the ui32Timer
N// parameter.
N//
N//*****************************************************************************
N#define TIMER_A                 0x000000ff  // Timer A
N#define TIMER_B                 0x0000ff00  // Timer B
N#define TIMER_BOTH              0x0000ffff  // Timer Both
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerSynchronize as the ui32Timers parameter.
N//
N//*****************************************************************************
N#define TIMER_0A_SYNC           0x00000001  // Synchronize Timer 0A
N#define TIMER_0B_SYNC           0x00000002  // Synchronize Timer 0B
N#define TIMER_1A_SYNC           0x00000004  // Synchronize Timer 1A
N#define TIMER_1B_SYNC           0x00000008  // Synchronize Timer 1B
N#define TIMER_2A_SYNC           0x00000010  // Synchronize Timer 2A
N#define TIMER_2B_SYNC           0x00000020  // Synchronize Timer 2B
N#define TIMER_3A_SYNC           0x00000040  // Synchronize Timer 3A
N#define TIMER_3B_SYNC           0x00000080  // Synchronize Timer 3B
N#define TIMER_4A_SYNC           0x00000100  // Synchronize Timer 4A
N#define TIMER_4B_SYNC           0x00000200  // Synchronize Timer 4B
N#define TIMER_5A_SYNC           0x00000400  // Synchronize Timer 5A
N#define TIMER_5B_SYNC           0x00000800  // Synchronize Timer 5B
N#define WTIMER_0A_SYNC          0x00001000  // Synchronize Wide Timer 0A
N#define WTIMER_0B_SYNC          0x00002000  // Synchronize Wide Timer 0B
N#define WTIMER_1A_SYNC          0x00004000  // Synchronize Wide Timer 1A
N#define WTIMER_1B_SYNC          0x00008000  // Synchronize Wide Timer 1B
N#define WTIMER_2A_SYNC          0x00010000  // Synchronize Wide Timer 2A
N#define WTIMER_2B_SYNC          0x00020000  // Synchronize Wide Timer 2B
N#define WTIMER_3A_SYNC          0x00040000  // Synchronize Wide Timer 3A
N#define WTIMER_3B_SYNC          0x00080000  // Synchronize Wide Timer 3B
N#define WTIMER_4A_SYNC          0x00100000  // Synchronize Wide Timer 4A
N#define WTIMER_4B_SYNC          0x00200000  // Synchronize Wide Timer 4B
N#define WTIMER_5A_SYNC          0x00400000  // Synchronize Wide Timer 5A
N#define WTIMER_5B_SYNC          0x00800000  // Synchronize Wide Timer 5B
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerClockSourceSet() or returned from
N// TimerClockSourceGet().
N//
N//*****************************************************************************
N#define TIMER_CLOCK_SYSTEM      0x00000000
N#define TIMER_CLOCK_PIOSC       0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerDMAEventSet() or returned from
N// TimerDMAEventGet().
N//
N//*****************************************************************************
N#define TIMER_DMA_MODEMATCH_B   0x00000800
N#define TIMER_DMA_CAPEVENT_B    0x00000400
N#define TIMER_DMA_CAPMATCH_B    0x00000200
N#define TIMER_DMA_TIMEOUT_B     0x00000100
N#define TIMER_DMA_MODEMATCH_A   0x00000010
N#define TIMER_DMA_RTC_A         0x00000008
N#define TIMER_DMA_CAPEVENT_A    0x00000004
N#define TIMER_DMA_CAPMATCH_A    0x00000002
N#define TIMER_DMA_TIMEOUT_A     0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerADCEventSet() or returned from
N// TimerADCEventGet().
N//
N//*****************************************************************************
N#define TIMER_ADC_MODEMATCH_B   0x00000800
N#define TIMER_ADC_CAPEVENT_B    0x00000400
N#define TIMER_ADC_CAPMATCH_B    0x00000200
N#define TIMER_ADC_TIMEOUT_B     0x00000100
N#define TIMER_ADC_MODEMATCH_A   0x00000010
N#define TIMER_ADC_RTC_A         0x00000008
N#define TIMER_ADC_CAPEVENT_A    0x00000004
N#define TIMER_ADC_CAPMATCH_A    0x00000002
N#define TIMER_ADC_TIMEOUT_A     0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to TimerUpdateMode().
N//
N//*****************************************************************************
N#define TIMER_UP_LOAD_IMMEDIATE 0x00000000
N#define TIMER_UP_LOAD_TIMEOUT   0x00000100
N#define TIMER_UP_MATCH_IMMEDIATE                                              \
N                                0x00000000
X#define TIMER_UP_MATCH_IMMEDIATE                                                                              0x00000000
N#define TIMER_UP_MATCH_TIMEOUT  0x00000400
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern void TimerEnable(uint32_t ui32Base, uint32_t ui32Timer);
Nextern void TimerDisable(uint32_t ui32Base, uint32_t ui32Timer);
Nextern void TimerConfigure(uint32_t ui32Base, uint32_t ui32Config);
Nextern void TimerControlLevel(uint32_t ui32Base, uint32_t ui32Timer,
N                              bool bInvert);
X                              _Bool bInvert);
Nextern void TimerControlTrigger(uint32_t ui32Base, uint32_t ui32Timer,
N                                bool bEnable);
X                                _Bool bEnable);
Nextern void TimerControlEvent(uint32_t ui32Base, uint32_t ui32Timer,
N                              uint32_t ui32Event);
Nextern void TimerControlStall(uint32_t ui32Base, uint32_t ui32Timer,
N                              bool bStall);
X                              _Bool bStall);
Nextern void TimerControlWaitOnTrigger(uint32_t ui32Base, uint32_t ui32Timer,
N                                      bool bWait);
X                                      _Bool bWait);
Nextern void TimerRTCEnable(uint32_t ui32Base);
Nextern void TimerRTCDisable(uint32_t ui32Base);
Nextern void TimerPrescaleSet(uint32_t ui32Base, uint32_t ui32Timer,
N                             uint32_t ui32Value);
Nextern uint32_t TimerPrescaleGet(uint32_t ui32Base, uint32_t ui32Timer);
Nextern void TimerPrescaleMatchSet(uint32_t ui32Base, uint32_t ui32Timer,
N                                  uint32_t ui32Value);
Nextern uint32_t TimerPrescaleMatchGet(uint32_t ui32Base, uint32_t ui32Timer);
Nextern void TimerLoadSet(uint32_t ui32Base, uint32_t ui32Timer,
N                         uint32_t ui32Value);
Nextern uint32_t TimerLoadGet(uint32_t ui32Base, uint32_t ui32Timer);
Nextern void TimerLoadSet64(uint32_t ui32Base, uint64_t ui64Value);
Nextern uint64_t TimerLoadGet64(uint32_t ui32Base);
Nextern uint32_t TimerValueGet(uint32_t ui32Base, uint32_t ui32Timer);
Nextern uint64_t TimerValueGet64(uint32_t ui32Base);
Nextern void TimerMatchSet(uint32_t ui32Base, uint32_t ui32Timer,
N                          uint32_t ui32Value);
Nextern uint32_t TimerMatchGet(uint32_t ui32Base, uint32_t ui32Timer);
Nextern void TimerMatchSet64(uint32_t ui32Base, uint64_t ui64Value);
Nextern uint64_t TimerMatchGet64(uint32_t ui32Base);
Nextern void TimerIntRegister(uint32_t ui32Base, uint32_t ui32Timer,
N                             void (*pfnHandler)(void));
Nextern void TimerIntUnregister(uint32_t ui32Base, uint32_t ui32Timer);
Nextern void TimerIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void TimerIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t TimerIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t TimerIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void TimerIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void TimerSynchronize(uint32_t ui32Base, uint32_t ui32Timers);
Nextern uint32_t TimerClockSourceGet(uint32_t ui32Base);
Nextern void TimerClockSourceSet(uint32_t ui32Base, uint32_t ui32Source);
Nextern uint32_t TimerADCEventGet(uint32_t ui32Base);
Nextern void TimerADCEventSet(uint32_t ui32Base, uint32_t ui32ADCEvent);
Nextern uint32_t TimerDMAEventGet(uint32_t ui32Base);
Nextern void TimerDMAEventSet(uint32_t ui32Base, uint32_t ui32DMAEvent);
Nextern void TimerUpdateMode(uint32_t ui32Base, uint32_t ui32Timer,
N                            uint32_t ui32Config);
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_TIMER_H__
L 38 "GPIO_init.h" 2
N#include "driverlib/uart.h"
L 1 "driverlib/uart.h" 1
N//*****************************************************************************
N//
N// uart.h - Defines and Macros for the UART.
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_UART_H__
N#define __DRIVERLIB_UART_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTIntEnable, UARTIntDisable, and UARTIntClear
N// as the ui32IntFlags parameter, and returned from UARTIntStatus.
N//
N//*****************************************************************************
N#define UART_INT_DMATX          0x20000     // DMA TX interrupt
N#define UART_INT_DMARX          0x10000     // DMA RX interrupt
N#define UART_INT_9BIT           0x1000      // 9-bit address match interrupt
N#define UART_INT_OE             0x400       // Overrun Error Interrupt Mask
N#define UART_INT_BE             0x200       // Break Error Interrupt Mask
N#define UART_INT_PE             0x100       // Parity Error Interrupt Mask
N#define UART_INT_FE             0x080       // Framing Error Interrupt Mask
N#define UART_INT_RT             0x040       // Receive Timeout Interrupt Mask
N#define UART_INT_TX             0x020       // Transmit Interrupt Mask
N#define UART_INT_RX             0x010       // Receive Interrupt Mask
N#define UART_INT_DSR            0x008       // DSR Modem Interrupt Mask
N#define UART_INT_DCD            0x004       // DCD Modem Interrupt Mask
N#define UART_INT_CTS            0x002       // CTS Modem Interrupt Mask
N#define UART_INT_RI             0x001       // RI Modem Interrupt Mask
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTConfigSetExpClk as the ui32Config parameter
N// and returned by UARTConfigGetExpClk in the pui32Config parameter.
N// Additionally, the UART_CONFIG_PAR_* subset can be passed to
N// UARTParityModeSet as the ui32Parity parameter, and are returned by
N// UARTParityModeGet.
N//
N//*****************************************************************************
N#define UART_CONFIG_WLEN_MASK   0x00000060  // Mask for extracting word length
N#define UART_CONFIG_WLEN_8      0x00000060  // 8 bit data
N#define UART_CONFIG_WLEN_7      0x00000040  // 7 bit data
N#define UART_CONFIG_WLEN_6      0x00000020  // 6 bit data
N#define UART_CONFIG_WLEN_5      0x00000000  // 5 bit data
N#define UART_CONFIG_STOP_MASK   0x00000008  // Mask for extracting stop bits
N#define UART_CONFIG_STOP_ONE    0x00000000  // One stop bit
N#define UART_CONFIG_STOP_TWO    0x00000008  // Two stop bits
N#define UART_CONFIG_PAR_MASK    0x00000086  // Mask for extracting parity
N#define UART_CONFIG_PAR_NONE    0x00000000  // No parity
N#define UART_CONFIG_PAR_EVEN    0x00000006  // Even parity
N#define UART_CONFIG_PAR_ODD     0x00000002  // Odd parity
N#define UART_CONFIG_PAR_ONE     0x00000082  // Parity bit is one
N#define UART_CONFIG_PAR_ZERO    0x00000086  // Parity bit is zero
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTFIFOLevelSet as the ui32TxLevel parameter
N// and returned by UARTFIFOLevelGet in the pui32TxLevel.
N//
N//*****************************************************************************
N#define UART_FIFO_TX1_8         0x00000000  // Transmit interrupt at 1/8 Full
N#define UART_FIFO_TX2_8         0x00000001  // Transmit interrupt at 1/4 Full
N#define UART_FIFO_TX4_8         0x00000002  // Transmit interrupt at 1/2 Full
N#define UART_FIFO_TX6_8         0x00000003  // Transmit interrupt at 3/4 Full
N#define UART_FIFO_TX7_8         0x00000004  // Transmit interrupt at 7/8 Full
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTFIFOLevelSet as the ui32RxLevel parameter
N// and returned by UARTFIFOLevelGet in the pui32RxLevel.
N//
N//*****************************************************************************
N#define UART_FIFO_RX1_8         0x00000000  // Receive interrupt at 1/8 Full
N#define UART_FIFO_RX2_8         0x00000008  // Receive interrupt at 1/4 Full
N#define UART_FIFO_RX4_8         0x00000010  // Receive interrupt at 1/2 Full
N#define UART_FIFO_RX6_8         0x00000018  // Receive interrupt at 3/4 Full
N#define UART_FIFO_RX7_8         0x00000020  // Receive interrupt at 7/8 Full
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTDMAEnable() and UARTDMADisable().
N//
N//*****************************************************************************
N#define UART_DMA_ERR_RXSTOP     0x00000004  // Stop DMA receive if UART error
N#define UART_DMA_TX             0x00000002  // Enable DMA for transmit
N#define UART_DMA_RX             0x00000001  // Enable DMA for receive
N
N//*****************************************************************************
N//
N// Values returned from UARTRxErrorGet().
N//
N//*****************************************************************************
N#define UART_RXERROR_OVERRUN    0x00000008
N#define UART_RXERROR_BREAK      0x00000004
N#define UART_RXERROR_PARITY     0x00000002
N#define UART_RXERROR_FRAMING    0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTHandshakeOutputsSet() or returned from
N// UARTHandshakeOutputGet().
N//
N//*****************************************************************************
N#define UART_OUTPUT_RTS         0x00000800
N#define UART_OUTPUT_DTR         0x00000400
N
N//*****************************************************************************
N//
N// Values that can be returned from UARTHandshakeInputsGet().
N//
N//*****************************************************************************
N#define UART_INPUT_RI           0x00000100
N#define UART_INPUT_DCD          0x00000004
N#define UART_INPUT_DSR          0x00000002
N#define UART_INPUT_CTS          0x00000001
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTFlowControl() or returned from
N// UARTFlowControlGet().
N//
N//*****************************************************************************
N#define UART_FLOWCONTROL_TX     0x00008000
N#define UART_FLOWCONTROL_RX     0x00004000
N#define UART_FLOWCONTROL_NONE   0x00000000
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTTxIntModeSet() or returned from
N// UARTTxIntModeGet().
N//
N//*****************************************************************************
N#define UART_TXINT_MODE_FIFO    0x00000000
N#define UART_TXINT_MODE_EOT     0x00000010
N
N//*****************************************************************************
N//
N// Values that can be passed to UARTClockSourceSet() or returned from
N// UARTClockSourceGet().
N//
N//*****************************************************************************
N#define UART_CLOCK_SYSTEM       0x00000000
N#define UART_CLOCK_PIOSC        0x00000005
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void UARTParityModeSet(uint32_t ui32Base, uint32_t ui32Parity);
Nextern uint32_t UARTParityModeGet(uint32_t ui32Base);
Nextern void UARTFIFOLevelSet(uint32_t ui32Base, uint32_t ui32TxLevel,
N                             uint32_t ui32RxLevel);
Nextern void UARTFIFOLevelGet(uint32_t ui32Base, uint32_t *pui32TxLevel,
N                             uint32_t *pui32RxLevel);
Nextern void UARTConfigSetExpClk(uint32_t ui32Base, uint32_t ui32UARTClk,
N                                uint32_t ui32Baud, uint32_t ui32Config);
Nextern void UARTConfigGetExpClk(uint32_t ui32Base, uint32_t ui32UARTClk,
N                                uint32_t *pui32Baud, uint32_t *pui32Config);
Nextern void UARTEnable(uint32_t ui32Base);
Nextern void UARTDisable(uint32_t ui32Base);
Nextern void UARTFIFOEnable(uint32_t ui32Base);
Nextern void UARTFIFODisable(uint32_t ui32Base);
Nextern void UARTEnableSIR(uint32_t ui32Base, bool bLowPower);
Xextern void UARTEnableSIR(uint32_t ui32Base, _Bool bLowPower);
Nextern void UARTDisableSIR(uint32_t ui32Base);
Nextern bool UARTCharsAvail(uint32_t ui32Base);
Xextern _Bool UARTCharsAvail(uint32_t ui32Base);
Nextern bool UARTSpaceAvail(uint32_t ui32Base);
Xextern _Bool UARTSpaceAvail(uint32_t ui32Base);
Nextern int32_t UARTCharGetNonBlocking(uint32_t ui32Base);
Nextern int32_t UARTCharGet(uint32_t ui32Base);
Nextern bool UARTCharPutNonBlocking(uint32_t ui32Base, unsigned char ucData);
Xextern _Bool UARTCharPutNonBlocking(uint32_t ui32Base, unsigned char ucData);
Nextern void UARTCharPut(uint32_t ui32Base, unsigned char ucData);
Nextern void UARTBreakCtl(uint32_t ui32Base, bool bBreakState);
Xextern void UARTBreakCtl(uint32_t ui32Base, _Bool bBreakState);
Nextern bool UARTBusy(uint32_t ui32Base);
Xextern _Bool UARTBusy(uint32_t ui32Base);
Nextern void UARTIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void UARTIntUnregister(uint32_t ui32Base);
Nextern void UARTIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void UARTIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t UARTIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t UARTIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void UARTIntClear(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void UARTDMAEnable(uint32_t ui32Base, uint32_t ui32DMAFlags);
Nextern void UARTDMADisable(uint32_t ui32Base, uint32_t ui32DMAFlags);
Nextern uint32_t UARTRxErrorGet(uint32_t ui32Base);
Nextern void UARTRxErrorClear(uint32_t ui32Base);
Nextern void UARTSmartCardEnable(uint32_t ui32Base);
Nextern void UARTSmartCardDisable(uint32_t ui32Base);
Nextern void UARTModemControlSet(uint32_t ui32Base, uint32_t ui32Control);
Nextern void UARTModemControlClear(uint32_t ui32Base, uint32_t ui32Control);
Nextern uint32_t UARTModemControlGet(uint32_t ui32Base);
Nextern uint32_t UARTModemStatusGet(uint32_t ui32Base);
Nextern void UARTFlowControlSet(uint32_t ui32Base, uint32_t ui32Mode);
Nextern uint32_t UARTFlowControlGet(uint32_t ui32Base);
Nextern void UARTTxIntModeSet(uint32_t ui32Base, uint32_t ui32Mode);
Nextern uint32_t UARTTxIntModeGet(uint32_t ui32Base);
Nextern void UARTClockSourceSet(uint32_t ui32Base, uint32_t ui32Source);
Nextern uint32_t UARTClockSourceGet(uint32_t ui32Base);
Nextern void UART9BitEnable(uint32_t ui32Base);
Nextern void UART9BitDisable(uint32_t ui32Base);
Nextern void UART9BitAddrSet(uint32_t ui32Base, uint8_t ui8Addr,
N                            uint8_t ui8Mask);
Nextern void UART9BitAddrSend(uint32_t ui32Base, uint8_t ui8Addr);
Nextern void UARTLoopbackEnable(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_UART_H__
L 39 "GPIO_init.h" 2
N#include "driverlib/udma.h"
L 1 "driverlib/udma.h" 1
N//*****************************************************************************
N//
N// udma.h - Prototypes and macros for the uDMA controller.
N//
N// Copyright (c) 2007-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_UDMA_H__
N#define __DRIVERLIB_UDMA_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N//! \addtogroup udma_api
N//! @{
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// A structure that defines an entry in the channel control table.  These
N// fields are used by the uDMA controller and normally it is not necessary for
N// software to directly read or write fields in the table.
N//
N//*****************************************************************************
Ntypedef struct
N{
N    //
N    // The ending source address of the data transfer.
N    //
N    volatile void *pvSrcEndAddr;
N
N    //
N    // The ending destination address of the data transfer.
N    //
N    volatile void *pvDstEndAddr;
N
N    //
N    // The channel control mode.
N    //
N    volatile uint32_t ui32Control;
N
N    //
N    // An unused location.
N    //
N    volatile uint32_t ui32Spare;
N}
NtDMAControlTable;
N
N//*****************************************************************************
N//
N//! A helper macro for building scatter-gather task table entries.
N//!
N//! \param ui32TransferCount is the count of items to transfer for this task.
N//! \param ui32ItemSize is the bit size of the items to transfer for this task.
N//! \param ui32SrcIncrement is the bit size increment for source data.
N//! \param pvSrcAddr is the starting address of the data to transfer.
N//! \param ui32DstIncrement is the bit size increment for destination data.
N//! \param pvDstAddr is the starting address of the destination data.
N//! \param ui32ArbSize is the arbitration size to use for the transfer task.
N//! \param ui32Mode is the transfer mode for this task.
N//!
N//! This macro is intended to be used to help populate a table of uDMA tasks
N//! for a scatter-gather transfer.  This macro will calculate the values for
N//! the fields of a task structure entry based on the input parameters.
N//!
N//! There are specific requirements for the values of each parameter.  No
N//! checking is done so it is up to the caller to ensure that correct values
N//! are used for the parameters.
N//!
N//! The \e ui32TransferCount parameter is the number of items that will be
N//! transferred by this task.  It must be in the range 1-1024.
N//!
N//! The \e ui32ItemSize parameter is the bit size of the transfer data.  It
N//! must be one of \b UDMA_SIZE_8, \b UDMA_SIZE_16, or \b UDMA_SIZE_32.
N//!
N//! The \e ui32SrcIncrement parameter is the increment size for the source
N//! data.  It must be one of \b UDMA_SRC_INC_8, \b UDMA_SRC_INC_16,
N//! \b UDMA_SRC_INC_32, or \b UDMA_SRC_INC_NONE.
N//!
N//! The \e pvSrcAddr parameter is a void pointer to the beginning of the source
N//! data.
N//!
N//! The \e ui32DstIncrement parameter is the increment size for the destination
N//! data.  It must be one of \b UDMA_DST_INC_8, \b UDMA_DST_INC_16,
N//! \b UDMA_DST_INC_32, or \b UDMA_DST_INC_NONE.
N//!
N//! The \e pvDstAddr parameter is a void pointer to the beginning of the
N//! location where the data will be transferred.
N//!
N//! The \e ui32ArbSize parameter is the arbitration size for the transfer, and
N//! must be one of \b UDMA_ARB_1, \b UDMA_ARB_2, \b UDMA_ARB_4, and so on
N//! up to \b UDMA_ARB_1024.  This is used to select the arbitration size in
N//! powers of 2, from 1 to 1024.
N//!
N//! The \e ui32Mode parameter is the mode to use for this transfer task.  It
N//! must be one of \b UDMA_MODE_BASIC, \b UDMA_MODE_AUTO,
N//! \b UDMA_MODE_MEM_SCATTER_GATHER, or \b UDMA_MODE_PER_SCATTER_GATHER.  Note
N//! that normally all tasks will be one of the scatter-gather modes while the
N//! last task is a task list will be AUTO or BASIC.
N//!
N//! This macro is intended to be used to initialize individual entries of
N//! a structure of tDMAControlTable type, like this:
N//!
N//! \verbatim
N//!     tDMAControlTable MyTaskList[] =
N//!     {
N//!         uDMATaskStructEntry(Task1Count, UDMA_SIZE_8,
N//!                             UDMA_SRC_INC_8, MySourceBuf,
N//!                             UDMA_DST_INC_8, MyDestBuf,
N//!                             UDMA_ARB_8, UDMA_MODE_MEM_SCATTER_GATHER),
N//!         uDMATaskStructEntry(Task2Count, ...),
N//!     }
N//! \endverbatim
N//!
N//! \return Nothing; this is not a function.
N//
N//*****************************************************************************
N#define uDMATaskStructEntry(ui32TransferCount,                                \
N                            ui32ItemSize,                                     \
N                            ui32SrcIncrement,                                 \
N                            pvSrcAddr,                                        \
N                            ui32DstIncrement,                                 \
N                            pvDstAddr,                                        \
N                            ui32ArbSize,                                      \
N                            ui32Mode)                                         \
N    {                                                                         \
N        (((ui32SrcIncrement) == UDMA_SRC_INC_NONE) ? (void *)(pvSrcAddr) :    \
N            ((void *)(&((uint8_t *)(pvSrcAddr))[((ui32TransferCount) <<       \
N                                         ((ui32SrcIncrement) >> 26)) - 1]))), \
N            (((ui32DstIncrement) == UDMA_DST_INC_NONE) ? (void *)(pvDstAddr) :\
N            ((void *)(&((uint8_t *)(pvDstAddr))[((ui32TransferCount) <<       \
N                                         ((ui32DstIncrement) >> 30)) - 1]))), \
N        (ui32SrcIncrement) | (ui32DstIncrement) | (ui32ItemSize) |            \
N            (ui32ArbSize) |                                                   \
N        (((ui32TransferCount) - 1) << 4) |                                    \
N        ((((ui32Mode) == UDMA_MODE_MEM_SCATTER_GATHER) ||                     \
N          ((ui32Mode) == UDMA_MODE_PER_SCATTER_GATHER)) ?                     \
N                (ui32Mode) | UDMA_MODE_ALT_SELECT : (ui32Mode)), 0            \
N    }
X#define uDMATaskStructEntry(ui32TransferCount,                                                            ui32ItemSize,                                                                 ui32SrcIncrement,                                                             pvSrcAddr,                                                                    ui32DstIncrement,                                                             pvDstAddr,                                                                    ui32ArbSize,                                                                  ui32Mode)                                             {                                                                                 (((ui32SrcIncrement) == UDMA_SRC_INC_NONE) ? (void *)(pvSrcAddr) :                ((void *)(&((uint8_t *)(pvSrcAddr))[((ui32TransferCount) <<                                                ((ui32SrcIncrement) >> 26)) - 1]))),             (((ui32DstIncrement) == UDMA_DST_INC_NONE) ? (void *)(pvDstAddr) :            ((void *)(&((uint8_t *)(pvDstAddr))[((ui32TransferCount) <<                                                ((ui32DstIncrement) >> 30)) - 1]))),         (ui32SrcIncrement) | (ui32DstIncrement) | (ui32ItemSize) |                        (ui32ArbSize) |                                                           (((ui32TransferCount) - 1) << 4) |                                            ((((ui32Mode) == UDMA_MODE_MEM_SCATTER_GATHER) ||                               ((ui32Mode) == UDMA_MODE_PER_SCATTER_GATHER)) ?                                     (ui32Mode) | UDMA_MODE_ALT_SELECT : (ui32Mode)), 0                }
N
N//*****************************************************************************
N//
N// Close the Doxygen group.
N//! @}
N//
N//*****************************************************************************
N
N//*****************************************************************************
N//
N// Flags that can be passed to uDMAChannelAttributeEnable(),
N// uDMAChannelAttributeDisable(), and returned from uDMAChannelAttributeGet().
N//
N//*****************************************************************************
N#define UDMA_ATTR_USEBURST      0x00000001
N#define UDMA_ATTR_ALTSELECT     0x00000002
N#define UDMA_ATTR_HIGH_PRIORITY 0x00000004
N#define UDMA_ATTR_REQMASK       0x00000008
N#define UDMA_ATTR_ALL           0x0000000F
N
N//*****************************************************************************
N//
N// DMA control modes that can be passed to uDMAModeSet() and returned
N// uDMAModeGet().
N//
N//*****************************************************************************
N#define UDMA_MODE_STOP          0x00000000
N#define UDMA_MODE_BASIC         0x00000001
N#define UDMA_MODE_AUTO          0x00000002
N#define UDMA_MODE_PINGPONG      0x00000003
N#define UDMA_MODE_MEM_SCATTER_GATHER                                          \
N                                0x00000004
X#define UDMA_MODE_MEM_SCATTER_GATHER                                                                          0x00000004
N#define UDMA_MODE_PER_SCATTER_GATHER                                          \
N                                0x00000006
X#define UDMA_MODE_PER_SCATTER_GATHER                                                                          0x00000006
N#define UDMA_MODE_ALT_SELECT    0x00000001
N
N//*****************************************************************************
N//
N// Channel configuration values that can be passed to uDMAControlSet().
N//
N//*****************************************************************************
N#define UDMA_DST_INC_8          0x00000000
N#define UDMA_DST_INC_16         0x40000000
N#define UDMA_DST_INC_32         0x80000000
N#define UDMA_DST_INC_NONE       0xc0000000
N#define UDMA_SRC_INC_8          0x00000000
N#define UDMA_SRC_INC_16         0x04000000
N#define UDMA_SRC_INC_32         0x08000000
N#define UDMA_SRC_INC_NONE       0x0c000000
N#define UDMA_SIZE_8             0x00000000
N#define UDMA_SIZE_16            0x11000000
N#define UDMA_SIZE_32            0x22000000
N#define UDMA_DST_PROT_PRIV      0x00200000
N#define UDMA_SRC_PROT_PRIV      0x00040000
N#define UDMA_ARB_1              0x00000000
N#define UDMA_ARB_2              0x00004000
N#define UDMA_ARB_4              0x00008000
N#define UDMA_ARB_8              0x0000c000
N#define UDMA_ARB_16             0x00010000
N#define UDMA_ARB_32             0x00014000
N#define UDMA_ARB_64             0x00018000
N#define UDMA_ARB_128            0x0001c000
N#define UDMA_ARB_256            0x00020000
N#define UDMA_ARB_512            0x00024000
N#define UDMA_ARB_1024           0x00028000
N#define UDMA_NEXT_USEBURST      0x00000008
N
N//*****************************************************************************
N//
N// Channel numbers to be passed to API functions that require a channel number
N// ID.
N//
N//*****************************************************************************
N#define UDMA_CHANNEL_USBEP1RX   0
N#define UDMA_CHANNEL_USBEP1TX   1
N#define UDMA_CHANNEL_USBEP2RX   2
N#define UDMA_CHANNEL_USBEP2TX   3
N#define UDMA_CHANNEL_USBEP3RX   4
N#define UDMA_CHANNEL_USBEP3TX   5
N#define UDMA_CHANNEL_ETH0RX     6
N#define UDMA_CHANNEL_ETH0TX     7
N#define UDMA_CHANNEL_UART0RX    8
N#define UDMA_CHANNEL_UART0TX    9
N#define UDMA_CHANNEL_SSI0RX     10
N#define UDMA_CHANNEL_SSI0TX     11
N#define UDMA_CHANNEL_ADC0       14
N#define UDMA_CHANNEL_ADC1       15
N#define UDMA_CHANNEL_ADC2       16
N#define UDMA_CHANNEL_ADC3       17
N#define UDMA_CHANNEL_TMR0A      18
N#define UDMA_CHANNEL_TMR0B      19
N#define UDMA_CHANNEL_TMR1A      20
N#define UDMA_CHANNEL_TMR1B      21
N#define UDMA_CHANNEL_UART1RX    22
N#define UDMA_CHANNEL_UART1TX    23
N#define UDMA_CHANNEL_SSI1RX     24
N#define UDMA_CHANNEL_SSI1TX     25
N#define UDMA_CHANNEL_I2S0RX     28
N#define UDMA_CHANNEL_I2S0TX     29
N#define UDMA_CHANNEL_SW         30
N
N//*****************************************************************************
N//
N// Flags to be OR'd with the channel ID to indicate if the primary or alternate
N// control structure should be used.
N//
N//*****************************************************************************
N#define UDMA_PRI_SELECT         0x00000000
N#define UDMA_ALT_SELECT         0x00000020
N
N//*****************************************************************************
N//
N// Channel numbers to be passed to API functions that require a channel number
N// ID.  These are for secondary peripheral assignments.
N//
N//*****************************************************************************
N#define UDMA_SEC_CHANNEL_UART2RX_0                                            \
N                                0
X#define UDMA_SEC_CHANNEL_UART2RX_0                                                                            0
N#define UDMA_SEC_CHANNEL_UART2TX_1                                            \
N                                1
X#define UDMA_SEC_CHANNEL_UART2TX_1                                                                            1
N#define UDMA_SEC_CHANNEL_TMR3A  2
N#define UDMA_SEC_CHANNEL_TMR3B  3
N#define UDMA_SEC_CHANNEL_TMR2A_4                                              \
N                                4
X#define UDMA_SEC_CHANNEL_TMR2A_4                                                                              4
N#define UDMA_SEC_CHANNEL_TMR2B_5                                              \
N                                5
X#define UDMA_SEC_CHANNEL_TMR2B_5                                                                              5
N#define UDMA_SEC_CHANNEL_TMR2A_6                                              \
N                                6
X#define UDMA_SEC_CHANNEL_TMR2A_6                                                                              6
N#define UDMA_SEC_CHANNEL_TMR2B_7                                              \
N                                7
X#define UDMA_SEC_CHANNEL_TMR2B_7                                                                              7
N#define UDMA_SEC_CHANNEL_UART1RX                                              \
N                                8
X#define UDMA_SEC_CHANNEL_UART1RX                                                                              8
N#define UDMA_SEC_CHANNEL_UART1TX                                              \
N                                9
X#define UDMA_SEC_CHANNEL_UART1TX                                                                              9
N#define UDMA_SEC_CHANNEL_SSI1RX 10
N#define UDMA_SEC_CHANNEL_SSI1TX 11
N#define UDMA_SEC_CHANNEL_UART2RX_12                                           \
N                                12
X#define UDMA_SEC_CHANNEL_UART2RX_12                                                                           12
N#define UDMA_SEC_CHANNEL_UART2TX_13                                           \
N                                13
X#define UDMA_SEC_CHANNEL_UART2TX_13                                                                           13
N#define UDMA_SEC_CHANNEL_TMR2A_14                                             \
N                                14
X#define UDMA_SEC_CHANNEL_TMR2A_14                                                                             14
N#define UDMA_SEC_CHANNEL_TMR2B_15                                             \
N                                15
X#define UDMA_SEC_CHANNEL_TMR2B_15                                                                             15
N#define UDMA_SEC_CHANNEL_TMR1A  18
N#define UDMA_SEC_CHANNEL_TMR1B  19
N#define UDMA_SEC_CHANNEL_EPI0RX 20
N#define UDMA_SEC_CHANNEL_EPI0TX 21
N#define UDMA_SEC_CHANNEL_ADC10  24
N#define UDMA_SEC_CHANNEL_ADC11  25
N#define UDMA_SEC_CHANNEL_ADC12  26
N#define UDMA_SEC_CHANNEL_ADC13  27
N#define UDMA_SEC_CHANNEL_SW     30
N
N//*****************************************************************************
N//
N// Values that can be passed to uDMAChannelAssign() to select peripheral
N// mapping for each channel.  The channels named RESERVED may be assigned
N// to a peripheral in future parts.
N//
N//*****************************************************************************
N//
N// Channel 0
N//
N#define UDMA_CH0_USB0EP1RX          0x00000000
N#define UDMA_CH0_UART2RX            0x00010000
N#define UDMA_CH0_RESERVED2          0x00020000
N#define UDMA_CH0_TIMER4A            0x00030000
N#define UDMA_CH0_RESERVED4          0x00040000
N#define UDMA_CH0_RESERVED5          0x00050000
N#define UDMA_CH0_I2C0RX             0x00060000
N#define UDMA_CH0_RESERVED7          0x00070000
N#define UDMA_CH0_RESERVED8          0x00080000
N
N//
N// Channel 1
N//
N#define UDMA_CH1_USB0EP1TX          0x00000001
N#define UDMA_CH1_UART2TX            0x00010001
N#define UDMA_CH1_RESERVED2          0x00020001
N#define UDMA_CH1_TIMER4B            0x00030001
N#define UDMA_CH1_RESERVED4          0x00040001
N#define UDMA_CH1_RESERVED5          0x00050001
N#define UDMA_CH1_I2C0TX             0x00060001
N#define UDMA_CH1_RESERVED7          0x00070001
N#define UDMA_CH1_RESERVED8          0x00080001
N
N//
N// Channel 2
N//
N#define UDMA_CH2_USB0EP2RX          0x00000002
N#define UDMA_CH2_TIMER3A            0x00010002
N#define UDMA_CH2_RESERVED2          0x00020002
N#define UDMA_CH2_RESERVED3          0x00030002
N#define UDMA_CH2_RESERVED4          0x00040002
N#define UDMA_CH2_RESERVED5          0x00050002
N#define UDMA_CH2_I2C1RX             0x00060002
N#define UDMA_CH2_RESERVED7          0x00070002
N#define UDMA_CH2_RESERVED8          0x00080002
N
N//
N// Channel 3
N//
N#define UDMA_CH3_USB0EP2TX          0x00000003
N#define UDMA_CH3_TIMER3B            0x00010003
N#define UDMA_CH3_RESERVED2          0x00020003
N#define UDMA_CH3_LPC0_3             0x00030003
N#define UDMA_CH3_RESERVED4          0x00040003
N#define UDMA_CH3_RESERVED5          0x00050003
N#define UDMA_CH3_I2C1TX             0x00060003
N#define UDMA_CH3_RESERVED7          0x00070003
N#define UDMA_CH3_RESERVED8          0x00080003
N
N//
N// Channel 4
N//
N#define UDMA_CH4_USB0EP3RX          0x00000004
N#define UDMA_CH4_TIMER2A            0x00010004
N#define UDMA_CH4_RESERVED2          0x00020004
N#define UDMA_CH4_GPIOA              0x00030004
N#define UDMA_CH4_RESERVED4          0x00040004
N#define UDMA_CH4_SHAMD50CIN         0x00050004
N#define UDMA_CH4_I2C2RX             0x00060004
N#define UDMA_CH4_RESERVED7          0x00070004
N#define UDMA_CH4_RESERVED8          0x00080004
N
N//
N// Channel 5
N//
N#define UDMA_CH5_USB0EP3TX          0x00000005
N#define UDMA_CH5_TIMER2B            0x00010005
N#define UDMA_CH5_RESERVED2          0x00020005
N#define UDMA_CH5_GPIOB              0x00030005
N#define UDMA_CH5_RESERVED4          0x00040005
N#define UDMA_CH5_SHAMD50DIN         0x00050005
N#define UDMA_CH5_I2C2TX             0x00060005
N#define UDMA_CH5_RESERVED7          0x00070005
N#define UDMA_CH5_RESERVED8          0x00080005
N
N//
N// Channel 6
N//
N#define UDMA_CH6_RESERVED0          0x00000006
N#define UDMA_CH6_ETH0RX             0x00000006
N#define UDMA_CH6_TIMER2A            0x00010006
N#define UDMA_CH6_UART5RX            0x00020006
N#define UDMA_CH6_GPIOC              0x00030006
N#define UDMA_CH6_I2C0RX             0x00040006
N#define UDMA_CH6_SHAMD50COUT        0x00050006
N#define UDMA_CH6_RESERVED6          0x00060006
N#define UDMA_CH6_RESERVED7          0x00070006
N#define UDMA_CH6_RESERVED8          0x00080006
N
N//
N// Channel 7
N//
N#define UDMA_CH7_RESERVED0          0x00000007
N#define UDMA_CH7_ETH0TX             0x00000007
N#define UDMA_CH7_TIMER2B            0x00010007
N#define UDMA_CH7_UART5TX            0x00020007
N#define UDMA_CH7_GPIOD              0x00030007
N#define UDMA_CH7_I2C0TX             0x00040007
N#define UDMA_CH7_RESERVED5          0x00050007
N#define UDMA_CH7_RESERVED6          0x00060007
N#define UDMA_CH7_RESERVED7          0x00070007
N#define UDMA_CH7_RESERVED8          0x00080007
N
N//
N// Channel 8
N//
N#define UDMA_CH8_UART0RX            0x00000008
N#define UDMA_CH8_UART1RX            0x00010008
N#define UDMA_CH8_RESERVED2          0x00020008
N#define UDMA_CH8_TIMER5A            0x00030008
N#define UDMA_CH8_I2C1RX             0x00040008
N#define UDMA_CH8_RESERVED5          0x00050008
N#define UDMA_CH8_RESERVED6          0x00060008
N#define UDMA_CH8_RESERVED7          0x00070008
N#define UDMA_CH8_RESERVED8          0x00080008
N
N//
N// Channel 9
N//
N#define UDMA_CH9_UART0TX            0x00000009
N#define UDMA_CH9_UART1TX            0x00010009
N#define UDMA_CH9_RESERVED2          0x00020009
N#define UDMA_CH9_TIMER5B            0x00030009
N#define UDMA_CH9_I2C1TX             0x00040009
N#define UDMA_CH9_RESERVED5          0x00050009
N#define UDMA_CH9_RESERVED6          0x00060009
N#define UDMA_CH9_RESERVED7          0x00070009
N#define UDMA_CH9_RESERVED8          0x00080009
N
N//
N// Channel 10
N//
N#define UDMA_CH10_SSI0RX            0x0000000A
N#define UDMA_CH10_SSI1RX            0x0001000A
N#define UDMA_CH10_UART6RX           0x0002000A
N#define UDMA_CH10_WTIMER0A          0x0003000A
N#define UDMA_CH10_I2C2RX            0x0004000A
N#define UDMA_CH10_RESERVED5         0x0005000A
N#define UDMA_CH10_RESERVED6         0x0006000A
N#define UDMA_CH10_TIMER6A           0x0007000A
N#define UDMA_CH10_RESERVED8         0x0008000A
N
N//
N// Channel 11
N//
N#define UDMA_CH11_SSI0TX            0x0000000B
N#define UDMA_CH11_SSI1TX            0x0001000B
N#define UDMA_CH11_UART6TX           0x0002000B
N#define UDMA_CH11_WTIMER0B          0x0003000B
N#define UDMA_CH11_I2C2TX            0x0004000B
N#define UDMA_CH11_RESERVED5         0x0005000B
N#define UDMA_CH11_RESERVED6         0x0006000B
N#define UDMA_CH11_TIMER6B           0x0007000B
N#define UDMA_CH11_RESERVED8         0x0008000B
N
N//
N// Channel 12
N//
N#define UDMA_CH12_RESERVED0         0x0000000C
N#define UDMA_CH12_UART2RX           0x0001000C
N#define UDMA_CH12_SSI2RX            0x0002000C
N#define UDMA_CH12_WTIMER1A          0x0003000C
N#define UDMA_CH12_GPIOK             0x0004000C
N#define UDMA_CH12_AES0CIN           0x0005000C
N#define UDMA_CH12_RESERVED6         0x0006000C
N#define UDMA_CH12_TIMER7A           0x0007000C
N#define UDMA_CH12_RESERVED8         0x0008000C
N
N//
N// Channel 13
N//
N#define UDMA_CH13_RESERVED0         0x0000000D
N#define UDMA_CH13_UART2TX           0x0001000D
N#define UDMA_CH13_SSI2TX            0x0002000D
N#define UDMA_CH13_WTIMER1B          0x0003000D
N#define UDMA_CH13_GPIOL             0x0004000D
N#define UDMA_CH13_AES0COUT          0x0005000D
N#define UDMA_CH13_RESERVED6         0x0006000D
N#define UDMA_CH13_TIMER7B           0x0007000D
N#define UDMA_CH13_RESERVED8         0x0008000D
N
N//
N// Channel 14
N//
N#define UDMA_CH14_ADC0_0            0x0000000E
N#define UDMA_CH14_TIMER2A           0x0001000E
N#define UDMA_CH14_SSI3RX            0x0002000E
N#define UDMA_CH14_GPIOE             0x0003000E
N#define UDMA_CH14_GPIOM             0x0004000E
N#define UDMA_CH14_AES0DIN           0x0005000E
N#define UDMA_CH14_RESERVED6         0x0006000E
N#define UDMA_CH14_RESERVED7         0x0007000E
N#define UDMA_CH14_RESERVED8         0x0008000E
N
N//
N// Channel 15
N//
N#define UDMA_CH15_ADC0_1            0x0000000F
N#define UDMA_CH15_TIMER2B           0x0001000F
N#define UDMA_CH15_SSI3TX            0x0002000F
N#define UDMA_CH15_GPIOF             0x0003000F
N#define UDMA_CH15_GPION             0x0004000F
N#define UDMA_CH15_AES0DOUT          0x0005000F
N#define UDMA_CH15_RESERVED6         0x0006000F
N#define UDMA_CH15_RESERVED7         0x0007000F
N#define UDMA_CH15_RESERVED8         0x0008000F
N
N//
N// Channel 16
N//
N#define UDMA_CH16_ADC0_2            0x00000010
N#define UDMA_CH16_RESERVED1         0x00010010
N#define UDMA_CH16_UART3RX           0x00020010
N#define UDMA_CH16_WTIMER2A          0x00030010
N#define UDMA_CH16_GPIOP             0x00040010
N#define UDMA_CH16_RESERVED5         0x00050010
N#define UDMA_CH16_RESERVED6         0x00060010
N#define UDMA_CH16_RESERVED7         0x00070010
N#define UDMA_CH16_RESERVED8         0x00080010
N
N//
N// Channel 17
N//
N#define UDMA_CH17_ADC0_3            0x00000011
N#define UDMA_CH17_RESERVED1         0x00010011
N#define UDMA_CH17_UART3TX           0x00020011
N#define UDMA_CH17_WTIMER2B          0x00030011
N#define UDMA_CH17_RESERVED4         0x00040011
N#define UDMA_CH17_RESERVED5         0x00050011
N#define UDMA_CH17_RESERVED6         0x00060011
N#define UDMA_CH17_RESERVED7         0x00070011
N#define UDMA_CH17_RESERVED8         0x00080011
N
N//
N// Channel 18
N//
N#define UDMA_CH18_TIMER0A           0x00000012
N#define UDMA_CH18_TIMER1A           0x00010012
N#define UDMA_CH18_UART4RX           0x00020012
N#define UDMA_CH18_GPIOB             0x00030012
N#define UDMA_CH18_I2C3RX            0x00040012
N#define UDMA_CH18_RESERVED5         0x00050012
N#define UDMA_CH18_RESERVED6         0x00060012
N#define UDMA_CH18_RESERVED7         0x00070012
N#define UDMA_CH18_RESERVED8         0x00080012
N
N//
N// Channel 19
N//
N#define UDMA_CH19_TIMER0B           0x00000013
N#define UDMA_CH19_TIMER1B           0x00010013
N#define UDMA_CH19_UART4TX           0x00020013
N#define UDMA_CH19_GPIOG             0x00030013
N#define UDMA_CH19_I2C3TX            0x00040013
N#define UDMA_CH19_RESERVED5         0x00050013
N#define UDMA_CH19_RESERVED6         0x00060013
N#define UDMA_CH19_RESERVED7         0x00070013
N#define UDMA_CH19_RESERVED8         0x00080013
N
N//
N// Channel 20
N//
N#define UDMA_CH20_TIMER1A           0x00000014
N#define UDMA_CH20_RESERVED1         0x00010014
N#define UDMA_CH20_EPI0RX            0x00010014
N#define UDMA_CH20_UART7RX           0x00020014
N#define UDMA_CH20_GPIOH             0x00030014
N#define UDMA_CH20_I2C4RX            0x00040014
N#define UDMA_CH20_DES0CIN           0x00050014
N#define UDMA_CH20_RESERVED6         0x00060014
N#define UDMA_CH20_RESERVED7         0x00070014
N#define UDMA_CH20_RESERVED8         0x00080014
N
N//
N// Channel 21
N//
N#define UDMA_CH21_TIMER1B           0x00000015
N#define UDMA_CH21_RESERVED1         0x00010015
N#define UDMA_CH21_EPI0TX            0x00010015
N#define UDMA_CH21_UART7TX           0x00020015
N#define UDMA_CH21_GPIOJ             0x00030015
N#define UDMA_CH21_I2C4TX            0x00040015
N#define UDMA_CH21_DES0DIN           0x00050015
N#define UDMA_CH21_RESERVED6         0x00060015
N#define UDMA_CH21_RESERVED7         0x00070015
N#define UDMA_CH21_RESERVED8         0x00080015
N
N//
N// Channel 22
N//
N#define UDMA_CH22_UART1RX           0x00000016
N#define UDMA_CH22_RESERVED1         0x00010016
N#define UDMA_CH22_RESERVED2         0x00020016
N#define UDMA_CH22_LPC0_2            0x00030016
N#define UDMA_CH22_I2C5RX            0x00040016
N#define UDMA_CH22_DES0DOUT          0x00050016
N#define UDMA_CH22_RESERVED6         0x00060016
N#define UDMA_CH22_RESERVED7         0x00070016
N#define UDMA_CH22_I2C8RX            0x00080016
N
N//
N// Channel 23
N//
N#define UDMA_CH23_UART1TX           0x00000017
N#define UDMA_CH23_RESERVED1         0x00010017
N#define UDMA_CH23_RESERVED2         0x00020017
N#define UDMA_CH23_LPC0_1            0x00030017
N#define UDMA_CH23_I2C5TX            0x00040017
N#define UDMA_CH23_RESERVED5         0x00050017
N#define UDMA_CH23_RESERVED6         0x00060017
N#define UDMA_CH23_RESERVED7         0x00070017
N#define UDMA_CH23_I2C8TX            0x00080017
N
N//
N// Channel 24
N//
N#define UDMA_CH24_SSI1RX            0x00000018
N#define UDMA_CH24_ADC1_0            0x00010018
N#define UDMA_CH24_RESERVED2         0x00020018
N#define UDMA_CH24_WTIMER3A          0x00030018
N#define UDMA_CH24_GPIOQ             0x00040018
N#define UDMA_CH24_RESERVED5         0x00050018
N#define UDMA_CH24_RESERVED6         0x00060018
N#define UDMA_CH24_RESERVED7         0x00070018
N#define UDMA_CH24_I2C9RX            0x00080018
N
N//
N// Channel 25
N//
N#define UDMA_CH25_SSI1TX            0x00000019
N#define UDMA_CH25_ADC1_1            0x00010019
N#define UDMA_CH25_RESERVED2         0x00020019
N#define UDMA_CH25_WTIMER3B          0x00030019
N#define UDMA_CH25_RESERVED4         0x00040019
N#define UDMA_CH25_RESERVED5         0x00050019
N#define UDMA_CH25_RESERVED6         0x00060019
N#define UDMA_CH25_RESERVED7         0x00070019
N#define UDMA_CH25_I2C9TX            0x00080019
N
N//
N// Channel 26
N//
N#define UDMA_CH26_RESERVED0         0x0000001A
N#define UDMA_CH26_ADC1_2            0x0001001A
N#define UDMA_CH26_RESERVED2         0x0002001A
N#define UDMA_CH26_WTIMER4A          0x0003001A
N#define UDMA_CH26_RESERVED4         0x0004001A
N#define UDMA_CH26_RESERVED5         0x0005001A
N#define UDMA_CH26_RESERVED6         0x0006001A
N#define UDMA_CH26_RESERVED7         0x0007001A
N#define UDMA_CH26_I2C6RX            0x0008001A
N
N//
N// Channel 27
N//
N#define UDMA_CH27_RESERVED0         0x0000001B
N#define UDMA_CH27_ADC1_3            0x0001001B
N#define UDMA_CH27_RESERVED2         0x0002001B
N#define UDMA_CH27_WTIMER4B          0x0003001B
N#define UDMA_CH27_RESERVED4         0x0004001B
N#define UDMA_CH27_RESERVED5         0x0005001B
N#define UDMA_CH27_RESERVED6         0x0006001B
N#define UDMA_CH27_RESERVED7         0x0007001B
N#define UDMA_CH27_I2C6TX            0x0008001B
N
N//
N// Channel 28
N//
N#define UDMA_CH28_RESERVED0         0x0000001C
N#define UDMA_CH28_RESERVED1         0x0001001C
N#define UDMA_CH28_RESERVED2         0x0002001C
N#define UDMA_CH28_WTIMER5A          0x0003001C
N#define UDMA_CH28_RESERVED4         0x0004001C
N#define UDMA_CH28_RESERVED5         0x0005001C
N#define UDMA_CH28_RESERVED6         0x0006001C
N#define UDMA_CH28_RESERVED7         0x0007001C
N#define UDMA_CH28_I2C7RX            0x0008001C
N
N//
N// Channel 29
N//
N#define UDMA_CH29_RESERVED0         0x0000001D
N#define UDMA_CH29_RESERVED1         0x0001001D
N#define UDMA_CH29_RESERVED2         0x0002001D
N#define UDMA_CH29_WTIMER5B          0x0003001D
N#define UDMA_CH29_RESERVED4         0x0004001D
N#define UDMA_CH29_RESERVED5         0x0005001D
N#define UDMA_CH29_RESERVED6         0x0006001D
N#define UDMA_CH29_RESERVED7         0x0007001D
N#define UDMA_CH29_I2C7TX            0x0008001D
N
N//
N// Channel 30
N//
N#define UDMA_CH30_SW                0x0000001E
N#define UDMA_CH30_RESERVED1         0x0001001E
N#define UDMA_CH30_RESERVED2         0x0002001E
N#define UDMA_CH30_RESERVED3         0x0003001E
N#define UDMA_CH30_RESERVED4         0x0004001E
N#define UDMA_CH30_RESERVED5         0x0005001E
N#define UDMA_CH30_RESERVED6         0x0006001E
N#define UDMA_CH30_EPI0RX            0x0007001E
N#define UDMA_CH30_1WIRE0            0x0008001E
N
N//
N// Channel 31
N//
N#define UDMA_CH31_RESERVED0         0x0000001F
N#define UDMA_CH31_RESERVED1         0x0001001F
N#define UDMA_CH31_RESERVED2         0x0002001F
N#define UDMA_CH31_LPC0_0            0x0003001F
N#define UDMA_CH31_RESERVED4         0x0004001F
N#define UDMA_CH31_RESERVED5         0x0005001F
N#define UDMA_CH31_RESERVED6         0x0006001F
N#define UDMA_CH31_EPI0RX            0x0007001F
N#define UDMA_CH31_RESERVED8         0x0008001F
N
N//*****************************************************************************
N//
N// API Function prototypes
N//
N//*****************************************************************************
Nextern void uDMAEnable(void);
Nextern void uDMADisable(void);
Nextern uint32_t uDMAErrorStatusGet(void);
Nextern void uDMAErrorStatusClear(void);
Nextern void uDMAChannelEnable(uint32_t ui32ChannelNum);
Nextern void uDMAChannelDisable(uint32_t ui32ChannelNum);
Nextern bool uDMAChannelIsEnabled(uint32_t ui32ChannelNum);
Xextern _Bool uDMAChannelIsEnabled(uint32_t ui32ChannelNum);
Nextern void uDMAControlBaseSet(void *pControlTable);
Nextern void *uDMAControlBaseGet(void);
Nextern void *uDMAControlAlternateBaseGet(void);
Nextern void uDMAChannelRequest(uint32_t ui32ChannelNum);
Nextern void uDMAChannelAttributeEnable(uint32_t ui32ChannelNum,
N                                       uint32_t ui32Attr);
Nextern void uDMAChannelAttributeDisable(uint32_t ui32ChannelNum,
N                                        uint32_t ui32Attr);
Nextern uint32_t uDMAChannelAttributeGet(uint32_t ui32ChannelNum);
Nextern void uDMAChannelControlSet(uint32_t ui32ChannelStructIndex,
N                                  uint32_t ui32Control);
Nextern void uDMAChannelTransferSet(uint32_t ui32ChannelStructIndex,
N                                   uint32_t ui32Mode, void *pvSrcAddr,
N                                   void *pvDstAddr, uint32_t ui32TransferSize);
Nextern void uDMAChannelScatterGatherSet(uint32_t ui32ChannelNum,
N                                        uint32_t ui32TaskCount,
N                                        void *pvTaskList,
N                                        uint32_t ui32IsPeriphSG);
Nextern uint32_t uDMAChannelSizeGet(uint32_t ui32ChannelStructIndex);
Nextern uint32_t uDMAChannelModeGet(uint32_t ui32ChannelStructIndex);
Nextern void uDMAIntRegister(uint32_t ui32IntChannel, void (*pfnHandler)(void));
Nextern void uDMAIntUnregister(uint32_t ui32IntChannel);
Nextern uint32_t uDMAIntStatus(void);
Nextern void uDMAIntClear(uint32_t ui32ChanMask);
Nextern void uDMAChannelAssign(uint32_t ui32Mapping);
N
N//*****************************************************************************
N//
N// The following functions and definitions are deprecated and will be removed
N// from the API in the future.  Use uDMAChannelAssign() instead to accomplish
N// the same end.
N//
N//*****************************************************************************
N#ifndef DEPRECATED
N//*****************************************************************************
N//
N// uDMA default/secondary peripheral selections, to be passed to
N// uDMAChannelSelectSecondary() and uDMAChannelSelectDefault().
N//
N//*****************************************************************************
N#define UDMA_DEF_USBEP1RX_SEC_UART2RX                                         \
N                                0x00000001
X#define UDMA_DEF_USBEP1RX_SEC_UART2RX                                                                         0x00000001
N#define UDMA_DEF_USBEP1TX_SEC_UART2TX                                         \
N                                0x00000002
X#define UDMA_DEF_USBEP1TX_SEC_UART2TX                                                                         0x00000002
N#define UDMA_DEF_USBEP2RX_SEC_TMR3A                                           \
N                                0x00000004
X#define UDMA_DEF_USBEP2RX_SEC_TMR3A                                                                           0x00000004
N#define UDMA_DEF_USBEP2TX_SEC_TMR3B                                           \
N                                0x00000008
X#define UDMA_DEF_USBEP2TX_SEC_TMR3B                                                                           0x00000008
N#define UDMA_DEF_USBEP3RX_SEC_TMR2A                                           \
N                                0x00000010
X#define UDMA_DEF_USBEP3RX_SEC_TMR2A                                                                           0x00000010
N#define UDMA_DEF_USBEP3TX_SEC_TMR2B                                           \
N                                0x00000020
X#define UDMA_DEF_USBEP3TX_SEC_TMR2B                                                                           0x00000020
N#define UDMA_DEF_ETH0RX_SEC_TMR2A                                             \
N                                0x00000040
X#define UDMA_DEF_ETH0RX_SEC_TMR2A                                                                             0x00000040
N#define UDMA_DEF_ETH0TX_SEC_TMR2B                                             \
N                                0x00000080
X#define UDMA_DEF_ETH0TX_SEC_TMR2B                                                                             0x00000080
N#define UDMA_DEF_UART0RX_SEC_UART1RX                                          \
N                                0x00000100
X#define UDMA_DEF_UART0RX_SEC_UART1RX                                                                          0x00000100
N#define UDMA_DEF_UART0TX_SEC_UART1TX                                          \
N                                0x00000200
X#define UDMA_DEF_UART0TX_SEC_UART1TX                                                                          0x00000200
N#define UDMA_DEF_SSI0RX_SEC_SSI1RX                                            \
N                                0x00000400
X#define UDMA_DEF_SSI0RX_SEC_SSI1RX                                                                            0x00000400
N#define UDMA_DEF_SSI0TX_SEC_SSI1TX                                            \
N                                0x00000800
X#define UDMA_DEF_SSI0TX_SEC_SSI1TX                                                                            0x00000800
N#define UDMA_DEF_RESERVED_SEC_UART2RX                                         \
N                                0x00001000
X#define UDMA_DEF_RESERVED_SEC_UART2RX                                                                         0x00001000
N#define UDMA_DEF_RESERVED_SEC_UART2TX                                         \
N                                0x00002000
X#define UDMA_DEF_RESERVED_SEC_UART2TX                                                                         0x00002000
N#define UDMA_DEF_ADC00_SEC_TMR2A                                              \
N                                0x00004000
X#define UDMA_DEF_ADC00_SEC_TMR2A                                                                              0x00004000
N#define UDMA_DEF_ADC01_SEC_TMR2B                                              \
N                                0x00008000
X#define UDMA_DEF_ADC01_SEC_TMR2B                                                                              0x00008000
N#define UDMA_DEF_ADC02_SEC_RESERVED                                           \
N                                0x00010000
X#define UDMA_DEF_ADC02_SEC_RESERVED                                                                           0x00010000
N#define UDMA_DEF_ADC03_SEC_RESERVED                                           \
N                                0x00020000
X#define UDMA_DEF_ADC03_SEC_RESERVED                                                                           0x00020000
N#define UDMA_DEF_TMR0A_SEC_TMR1A                                              \
N                                0x00040000
X#define UDMA_DEF_TMR0A_SEC_TMR1A                                                                              0x00040000
N#define UDMA_DEF_TMR0B_SEC_TMR1B                                              \
N                                0x00080000
X#define UDMA_DEF_TMR0B_SEC_TMR1B                                                                              0x00080000
N#define UDMA_DEF_TMR1A_SEC_EPI0RX                                             \
N                                0x00100000
X#define UDMA_DEF_TMR1A_SEC_EPI0RX                                                                             0x00100000
N#define UDMA_DEF_TMR1B_SEC_EPI0TX                                             \
N                                0x00200000
X#define UDMA_DEF_TMR1B_SEC_EPI0TX                                                                             0x00200000
N#define UDMA_DEF_UART1RX_SEC_RESERVED                                         \
N                                0x00400000
X#define UDMA_DEF_UART1RX_SEC_RESERVED                                                                         0x00400000
N#define UDMA_DEF_UART1TX_SEC_RESERVED                                         \
N                                0x00800000
X#define UDMA_DEF_UART1TX_SEC_RESERVED                                                                         0x00800000
N#define UDMA_DEF_SSI1RX_SEC_ADC10                                             \
N                                0x01000000
X#define UDMA_DEF_SSI1RX_SEC_ADC10                                                                             0x01000000
N#define UDMA_DEF_SSI1TX_SEC_ADC11                                             \
N                                0x02000000
X#define UDMA_DEF_SSI1TX_SEC_ADC11                                                                             0x02000000
N#define UDMA_DEF_RESERVED_SEC_ADC12                                           \
N                                0x04000000
X#define UDMA_DEF_RESERVED_SEC_ADC12                                                                           0x04000000
N#define UDMA_DEF_RESERVED_SEC_ADC13                                           \
N                                0x08000000
X#define UDMA_DEF_RESERVED_SEC_ADC13                                                                           0x08000000
N#define UDMA_DEF_I2S0RX_SEC_RESERVED                                          \
N                                0x10000000
X#define UDMA_DEF_I2S0RX_SEC_RESERVED                                                                          0x10000000
N#define UDMA_DEF_I2S0TX_SEC_RESERVED                                          \
N                                0x20000000
X#define UDMA_DEF_I2S0TX_SEC_RESERVED                                                                          0x20000000
N
Nextern void uDMAChannelSelectDefault(uint32_t ui32DefPeriphs);
Nextern void uDMAChannelSelectSecondary(uint32_t ui32SecPeriphs);
N
N#endif
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_UDMA_H__
L 40 "GPIO_init.h" 2
N#include "driverlib/usb.h"
L 1 "driverlib/usb.h" 1
N//*****************************************************************************
N//
N// usb.h - Prototypes for the USB Interface Driver.
N//
N// Copyright (c) 2007-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_USB_H__
N#define __DRIVERLIB_USB_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The following are values that can be passed to USBIntEnableControl() and
N// USBIntDisableControl() as the ui32Flags parameter, and are returned from
N// USBIntStatusControl().
N//
N//*****************************************************************************
N#define USB_INTCTRL_ALL         0x000003FF  // All control interrupt sources
N#define USB_INTCTRL_STATUS      0x000000FF  // Status Interrupts
N#define USB_INTCTRL_VBUS_ERR    0x00000080  // VBUS Error
N#define USB_INTCTRL_SESSION     0x00000040  // Session Start Detected
N#define USB_INTCTRL_SESSION_END 0x00000040  // Session End Detected
N#define USB_INTCTRL_DISCONNECT  0x00000020  // Disconnect Detected
N#define USB_INTCTRL_CONNECT     0x00000010  // Device Connect Detected
N#define USB_INTCTRL_SOF         0x00000008  // Start of Frame Detected
N#define USB_INTCTRL_BABBLE      0x00000004  // Babble signaled
N#define USB_INTCTRL_RESET       0x00000004  // Reset signaled
N#define USB_INTCTRL_RESUME      0x00000002  // Resume detected
N#define USB_INTCTRL_SUSPEND     0x00000001  // Suspend detected
N#define USB_INTCTRL_MODE_DETECT 0x00000200  // Mode value valid
N#define USB_INTCTRL_POWER_FAULT 0x00000100  // Power Fault detected
N
N//*****************************************************************************
N//
N// The following are values that can be passed to USBIntEnableEndpoint() and
N// USBIntDisableEndpoint() as the ui32Flags parameter, and are returned from
N// USBIntStatusEndpoint().
N//
N//*****************************************************************************
N#define USB_INTEP_ALL           0xFFFFFFFF  // Host IN Interrupts
N#define USB_INTEP_HOST_IN       0xFFFE0000  // Host IN Interrupts
N#define USB_INTEP_HOST_IN_15    0x80000000  // Endpoint 15 Host IN Interrupt
N#define USB_INTEP_HOST_IN_14    0x40000000  // Endpoint 14 Host IN Interrupt
N#define USB_INTEP_HOST_IN_13    0x20000000  // Endpoint 13 Host IN Interrupt
N#define USB_INTEP_HOST_IN_12    0x10000000  // Endpoint 12 Host IN Interrupt
N#define USB_INTEP_HOST_IN_11    0x08000000  // Endpoint 11 Host IN Interrupt
N#define USB_INTEP_HOST_IN_10    0x04000000  // Endpoint 10 Host IN Interrupt
N#define USB_INTEP_HOST_IN_9     0x02000000  // Endpoint 9 Host IN Interrupt
N#define USB_INTEP_HOST_IN_8     0x01000000  // Endpoint 8 Host IN Interrupt
N#define USB_INTEP_HOST_IN_7     0x00800000  // Endpoint 7 Host IN Interrupt
N#define USB_INTEP_HOST_IN_6     0x00400000  // Endpoint 6 Host IN Interrupt
N#define USB_INTEP_HOST_IN_5     0x00200000  // Endpoint 5 Host IN Interrupt
N#define USB_INTEP_HOST_IN_4     0x00100000  // Endpoint 4 Host IN Interrupt
N#define USB_INTEP_HOST_IN_3     0x00080000  // Endpoint 3 Host IN Interrupt
N#define USB_INTEP_HOST_IN_2     0x00040000  // Endpoint 2 Host IN Interrupt
N#define USB_INTEP_HOST_IN_1     0x00020000  // Endpoint 1 Host IN Interrupt
N
N#define USB_INTEP_DEV_OUT       0xFFFE0000  // Device OUT Interrupts
N#define USB_INTEP_DEV_OUT_15    0x80000000  // Endpoint 15 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_14    0x40000000  // Endpoint 14 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_13    0x20000000  // Endpoint 13 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_12    0x10000000  // Endpoint 12 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_11    0x08000000  // Endpoint 11 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_10    0x04000000  // Endpoint 10 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_9     0x02000000  // Endpoint 9 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_8     0x01000000  // Endpoint 8 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_7     0x00800000  // Endpoint 7 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_6     0x00400000  // Endpoint 6 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_5     0x00200000  // Endpoint 5 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_4     0x00100000  // Endpoint 4 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_3     0x00080000  // Endpoint 3 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_2     0x00040000  // Endpoint 2 Device OUT Interrupt
N#define USB_INTEP_DEV_OUT_1     0x00020000  // Endpoint 1 Device OUT Interrupt
N
N#define USB_INTEP_HOST_OUT      0x0000FFFE  // Host OUT Interrupts
N#define USB_INTEP_HOST_OUT_15   0x00008000  // Endpoint 15 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_14   0x00004000  // Endpoint 14 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_13   0x00002000  // Endpoint 13 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_12   0x00001000  // Endpoint 12 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_11   0x00000800  // Endpoint 11 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_10   0x00000400  // Endpoint 10 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_9    0x00000200  // Endpoint 9 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_8    0x00000100  // Endpoint 8 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_7    0x00000080  // Endpoint 7 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_6    0x00000040  // Endpoint 6 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_5    0x00000020  // Endpoint 5 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_4    0x00000010  // Endpoint 4 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_3    0x00000008  // Endpoint 3 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_2    0x00000004  // Endpoint 2 Host OUT Interrupt
N#define USB_INTEP_HOST_OUT_1    0x00000002  // Endpoint 1 Host OUT Interrupt
N
N#define USB_INTEP_DEV_IN        0x0000FFFE  // Device IN Interrupts
N#define USB_INTEP_DEV_IN_15     0x00008000  // Endpoint 15 Device IN Interrupt
N#define USB_INTEP_DEV_IN_14     0x00004000  // Endpoint 14 Device IN Interrupt
N#define USB_INTEP_DEV_IN_13     0x00002000  // Endpoint 13 Device IN Interrupt
N#define USB_INTEP_DEV_IN_12     0x00001000  // Endpoint 12 Device IN Interrupt
N#define USB_INTEP_DEV_IN_11     0x00000800  // Endpoint 11 Device IN Interrupt
N#define USB_INTEP_DEV_IN_10     0x00000400  // Endpoint 10 Device IN Interrupt
N#define USB_INTEP_DEV_IN_9      0x00000200  // Endpoint 9 Device IN Interrupt
N#define USB_INTEP_DEV_IN_8      0x00000100  // Endpoint 8 Device IN Interrupt
N#define USB_INTEP_DEV_IN_7      0x00000080  // Endpoint 7 Device IN Interrupt
N#define USB_INTEP_DEV_IN_6      0x00000040  // Endpoint 6 Device IN Interrupt
N#define USB_INTEP_DEV_IN_5      0x00000020  // Endpoint 5 Device IN Interrupt
N#define USB_INTEP_DEV_IN_4      0x00000010  // Endpoint 4 Device IN Interrupt
N#define USB_INTEP_DEV_IN_3      0x00000008  // Endpoint 3 Device IN Interrupt
N#define USB_INTEP_DEV_IN_2      0x00000004  // Endpoint 2 Device IN Interrupt
N#define USB_INTEP_DEV_IN_1      0x00000002  // Endpoint 1 Device IN Interrupt
N
N#define USB_INTEP_0             0x00000001  // Endpoint 0 Interrupt
N
N//*****************************************************************************
N//
N// The following are values that are returned from USBSpeedGet().
N//
N//*****************************************************************************
N#define USB_UNDEF_SPEED         0x80000000  // Current speed is undefined
N#define USB_HIGH_SPEED          0x00000002  // Current speed is High Speed
N#define USB_FULL_SPEED          0x00000001  // Current speed is Full Speed
N#define USB_LOW_SPEED           0x00000000  // Current speed is Low Speed
N
N//*****************************************************************************
N//
N// The following are values that are returned from USBEndpointStatus().  The
N// USB_HOST_* values are used when the USB controller is in host mode and the
N// USB_DEV_* values are used when the USB controller is in device mode.
N//
N//*****************************************************************************
N#define USB_HOST_IN_STATUS      0x114F0000  // Mask of all host IN interrupts
N#define USB_HOST_IN_PID_ERROR   0x10000000  // Stall on this endpoint received
N#define USB_HOST_IN_NOT_COMP    0x01000000  // Device failed to respond
N#define USB_HOST_IN_STALL       0x00400000  // Stall on this endpoint received
N#define USB_HOST_IN_DATA_ERROR  0x00080000  // CRC or bit-stuff error
N                                            // (ISOC Mode)
N#define USB_HOST_IN_NAK_TO      0x00080000  // NAK received for more than the
N                                            // specified timeout period
N#define USB_HOST_IN_ERROR       0x00040000  // Failed to communicate with a
N                                            // device
N#define USB_HOST_IN_FIFO_FULL   0x00020000  // RX FIFO full
N#define USB_HOST_IN_PKTRDY      0x00010000  // Data packet ready
N#define USB_HOST_OUT_STATUS     0x000000A7  // Mask of all host OUT interrupts
N#define USB_HOST_OUT_NAK_TO     0x00000080  // NAK received for more than the
N                                            // specified timeout period
N#define USB_HOST_OUT_NOT_COMP   0x00000080  // No response from device
N                                            // (ISOC mode)
N#define USB_HOST_OUT_STALL      0x00000020  // Stall on this endpoint received
N#define USB_HOST_OUT_ERROR      0x00000004  // Failed to communicate with a
N                                            // device
N#define USB_HOST_OUT_FIFO_NE    0x00000002  // TX FIFO is not empty
N#define USB_HOST_OUT_PKTPEND    0x00000001  // Transmit still being transmitted
N#define USB_HOST_EP0_NAK_TO     0x00000080  // NAK received for more than the
N                                            // specified timeout period
N#define USB_HOST_EP0_STATUS     0x00000040  // This was a status packet
N#define USB_HOST_EP0_ERROR      0x00000010  // Failed to communicate with a
N                                            // device
N#define USB_HOST_EP0_RX_STALL   0x00000004  // Stall on this endpoint received
N#define USB_HOST_EP0_RXPKTRDY   0x00000001  // Receive data packet ready
N#define USB_DEV_RX_PID_ERROR    0x01000000  // PID error in isochronous
N                                            // transfer
N#define USB_DEV_RX_SENT_STALL   0x00400000  // Stall was sent on this endpoint
N#define USB_DEV_RX_DATA_ERROR   0x00080000  // CRC error on the data
N#define USB_DEV_RX_OVERRUN      0x00040000  // OUT packet was not loaded due to
N                                            // a full FIFO
N#define USB_DEV_RX_FIFO_FULL    0x00020000  // RX FIFO full
N#define USB_DEV_RX_PKT_RDY      0x00010000  // Data packet ready
N#define USB_DEV_TX_NOT_COMP     0x00000080  // Large packet split up, more data
N                                            // to come
N#define USB_DEV_TX_SENT_STALL   0x00000020  // Stall was sent on this endpoint
N#define USB_DEV_TX_UNDERRUN     0x00000004  // IN received with no data ready
N#define USB_DEV_TX_FIFO_NE      0x00000002  // The TX FIFO is not empty
N#define USB_DEV_TX_TXPKTRDY     0x00000001  // Transmit still being transmitted
N#define USB_DEV_EP0_SETUP_END   0x00000010  // Control transaction ended before
N                                            // Data End seen
N#define USB_DEV_EP0_SENT_STALL  0x00000004  // Stall was sent on this endpoint
N#define USB_DEV_EP0_IN_PKTPEND  0x00000002  // Transmit data packet pending
N#define USB_DEV_EP0_OUT_PKTRDY  0x00000001  // Receive data packet ready
N
N//*****************************************************************************
N//
N// The following are values that can be passed to USBHostEndpointConfig() and
N// USBDevEndpointConfigSet() as the ui32Flags parameter.
N//
N//*****************************************************************************
N#define USB_EP_AUTO_SET         0x00000001  // Auto set feature enabled
N#define USB_EP_AUTO_REQUEST     0x00000002  // Auto request feature enabled
N#define USB_EP_AUTO_CLEAR       0x00000004  // Auto clear feature enabled
N#define USB_EP_DMA_MODE_0       0x00000008  // Enable DMA access using mode 0
N#define USB_EP_DMA_MODE_1       0x00000010  // Enable DMA access using mode 1
N#define USB_EP_DIS_NYET         0x00000020  // Disable NYET response for
N                                            // high-speed Bulk and Interrupt
N                                            // endpoints in device mode.
N#define USB_EP_MODE_ISOC        0x00000000  // Isochronous endpoint
N#define USB_EP_MODE_BULK        0x00000100  // Bulk endpoint
N#define USB_EP_MODE_INT         0x00000200  // Interrupt endpoint
N#define USB_EP_MODE_CTRL        0x00000300  // Control endpoint
N#define USB_EP_MODE_MASK        0x00000300  // Mode Mask
N#define USB_EP_SPEED_LOW        0x00000000  // Low Speed
N#define USB_EP_SPEED_FULL       0x00001000  // Full Speed
N#define USB_EP_SPEED_HIGH       0x00004000  // High Speed
N#define USB_EP_HOST_IN          0x00000000  // Host IN endpoint
N#define USB_EP_HOST_OUT         0x00002000  // Host OUT endpoint
N#define USB_EP_DEV_IN           0x00002000  // Device IN endpoint
N#define USB_EP_DEV_OUT          0x00000000  // Device OUT endpoint
N
N//*****************************************************************************
N//
N// The following are values that can be passed to USBHostPwrConfig() as the
N// ui32Flags parameter.
N//
N//*****************************************************************************
N#define USB_HOST_PWRFLT_LOW     0x00000010
N#define USB_HOST_PWRFLT_HIGH    0x00000030
N#define USB_HOST_PWRFLT_EP_NONE 0x00000000
N#define USB_HOST_PWRFLT_EP_TRI  0x00000140
N#define USB_HOST_PWRFLT_EP_LOW  0x00000240
N#define USB_HOST_PWRFLT_EP_HIGH 0x00000340
N#define USB_HOST_PWREN_MAN_LOW  0x00000000
N#define USB_HOST_PWREN_MAN_HIGH 0x00000001
N#define USB_HOST_PWREN_AUTOLOW  0x00000002
N#define USB_HOST_PWREN_AUTOHIGH 0x00000003
N#define USB_HOST_PWREN_FILTER   0x00010000
N
N//*****************************************************************************
N//
N// The following are the valid values that can be passed to the
N// USBHostLPMConfig() function in the ui32Config parameter.
N//
N//*****************************************************************************
N#define USB_HOST_LPM_RMTWAKE    0x00000100
N#define USB_HOST_LPM_L1         0x00000001
N
N//*****************************************************************************
N//
N// The following are the valid values that can be passed to the
N// USBDevLPMConfig() function in the ui32Config parameter.
N//
N//*****************************************************************************
N#define USB_DEV_LPM_NAK         0x00000010
N#define USB_DEV_LPM_NONE        0x00000000
N#define USB_DEV_LPM_EN          0x0000000c
N#define USB_DEV_LPM_EXTONLY     0x00000004
N
N//*****************************************************************************
N//
N// The following are the valid values that are returned from the
N// USBLPMLinkStateGet() function.
N//
N//*****************************************************************************
N#define USB_DEV_LPM_LS_RMTWAKE  0x00000100
N#define USB_DEV_LPM_LS_L1       0x00000001
N
N//*****************************************************************************
N//
N// The following are the valid values that are passed to the USBLPMIntEnable()
N// or USBLPMIntDisable() functions or are returned from the USBLPMIntStatus()
N// function.
N//
N//*****************************************************************************
N#define USB_INTLPM_ERROR        0x00000020
N#define USB_INTLPM_RESUME       0x00000010
N#define USB_INTLPM_INCOMPLETE   0x00000008
N#define USB_INTLPM_ACK          0x00000004
N#define USB_INTLPM_NYET         0x00000002
N#define USB_INTLPM_STALL        0x00000001
N
N//*****************************************************************************
N//
N// The following are the valid values that are passed to the USBClockEnable()
N// functions.
N//
N//*****************************************************************************
N#define USB_CLOCK_INTERNAL      0x00000200
N#define USB_CLOCK_EXTERNAL      0x00000300
N
N//*****************************************************************************
N//
N// The configuration options used with the USBULPIConfig() API.
N//
N//*****************************************************************************
N#define USB_ULPI_EXTVBUS        0x00000001
N#define USB_ULPI_EXTVBUS_IND    0x00000002
N
N//*****************************************************************************
N//
N// The following are special values that can be passed to
N// USBHostEndpointConfig() as the ui32NAKPollInterval parameter.
N//
N//*****************************************************************************
N#define MAX_NAK_LIMIT           31          // Maximum NAK interval
N#define DISABLE_NAK_LIMIT       0           // No NAK timeouts
N
N//*****************************************************************************
N//
N// This value specifies the maximum size of transfers on endpoint 0 as 64
N// bytes.  This value is fixed in hardware as the FIFO size for endpoint 0.
N//
N//*****************************************************************************
N#define MAX_PACKET_SIZE_EP0     64
N
N//*****************************************************************************
N//
N// These values are used to indicate which endpoint to access.
N//
N//*****************************************************************************
N#define USB_EP_0                0x00000000  // Endpoint 0
N#define USB_EP_1                0x00000010  // Endpoint 1
N#define USB_EP_2                0x00000020  // Endpoint 2
N#define USB_EP_3                0x00000030  // Endpoint 3
N#define USB_EP_4                0x00000040  // Endpoint 4
N#define USB_EP_5                0x00000050  // Endpoint 5
N#define USB_EP_6                0x00000060  // Endpoint 6
N#define USB_EP_7                0x00000070  // Endpoint 7
N#define NUM_USB_EP              8           // Number of supported endpoints
N
N//*****************************************************************************
N//
N// These macros allow conversion between 0-based endpoint indices and the
N// USB_EP_x values required when calling various USB APIs.
N//
N//*****************************************************************************
N#define IndexToUSBEP(x)         ((x) << 4)
N#define USBEPToIndex(x)         ((x) >> 4)
N
N//*****************************************************************************
N//
N// The following are values that can be passed to USBFIFOConfigSet() as the
N// ui32FIFOSize parameter.
N//
N//*****************************************************************************
N#define USB_FIFO_SZ_8           0x00000000  // 8 byte FIFO
N#define USB_FIFO_SZ_16          0x00000001  // 16 byte FIFO
N#define USB_FIFO_SZ_32          0x00000002  // 32 byte FIFO
N#define USB_FIFO_SZ_64          0x00000003  // 64 byte FIFO
N#define USB_FIFO_SZ_128         0x00000004  // 128 byte FIFO
N#define USB_FIFO_SZ_256         0x00000005  // 256 byte FIFO
N#define USB_FIFO_SZ_512         0x00000006  // 512 byte FIFO
N#define USB_FIFO_SZ_1024        0x00000007  // 1024 byte FIFO
N#define USB_FIFO_SZ_2048        0x00000008  // 2048 byte FIFO
N
N//*****************************************************************************
N//
N// This macro allow conversion from a FIFO size label as defined above to
N// a number of bytes
N//
N//*****************************************************************************
N#define USBFIFOSizeToBytes(x)   (8 << (x))
N
N//*****************************************************************************
N//
N// The following are values that can be passed to USBEndpointDataSend() as the
N// ui32TransType parameter.
N//
N//*****************************************************************************
N#define USB_TRANS_OUT           0x00000102  // Normal OUT transaction
N#define USB_TRANS_IN            0x00000102  // Normal IN transaction
N#define USB_TRANS_IN_LAST       0x0000010a  // Final IN transaction (for
N                                            // endpoint 0 in device mode)
N#define USB_TRANS_SETUP         0x0000110a  // Setup transaction (for endpoint
N                                            // 0)
N#define USB_TRANS_STATUS        0x00000142  // Status transaction (for endpoint
N                                            // 0)
N
N//*****************************************************************************
N//
N// The following are values are returned by the USBModeGet function.
N//
N//*****************************************************************************
N#define USB_DUAL_MODE_HOST      0x00000001  // Dual mode controller is in Host
N                                            // mode.
N#define USB_DUAL_MODE_DEVICE    0x00000081  // Dual mode controller is in
N                                            // Device mode.
N#define USB_DUAL_MODE_NONE      0x00000080  // Dual mode controller mode is not
N                                            // set.
N#define USB_OTG_MODE_ASIDE_HOST 0x0000001d  // OTG controller on the A side of
N                                            // the cable.
N#define USB_OTG_MODE_ASIDE_NPWR 0x00000001  // OTG controller on the A side of
N                                            // the cable.
N#define USB_OTG_MODE_ASIDE_SESS 0x00000009  // OTG controller on the A side of
N                                            // the cable Session Valid.
N#define USB_OTG_MODE_ASIDE_AVAL 0x00000011  // OTG controller on the A side of
N                                            // the cable A valid.
N#define USB_OTG_MODE_ASIDE_DEV  0x00000019  // OTG controller on the A side of
N                                            // the cable.
N#define USB_OTG_MODE_BSIDE_HOST 0x0000009d  // OTG controller on the B side of
N                                            // the cable.
N#define USB_OTG_MODE_BSIDE_DEV  0x00000099  // OTG controller on the B side of
N                                            // the cable.
N#define USB_OTG_MODE_BSIDE_NPWR 0x00000081  // OTG controller on the B side of
N                                            // the cable.
N#define USB_OTG_MODE_NONE       0x00000080  // OTG controller mode is not set.
N
N//*****************************************************************************
N//
N// The values for the USBDMAChannelIntEnable() and USBDMAChannelIntStatus()
N// APIs.
N//
N//*****************************************************************************
N#define USB_DMA_INT_CH8         0x00000080
N#define USB_DMA_INT_CH7         0x00000040
N#define USB_DMA_INT_CH6         0x00000020
N#define USB_DMA_INT_CH5         0x00000010
N#define USB_DMA_INT_CH4         0x00000008
N#define USB_DMA_INT_CH3         0x00000004
N#define USB_DMA_INT_CH2         0x00000002
N#define USB_DMA_INT_CH1         0x00000001
N
N//*****************************************************************************
N//
N// The values for the USBDMAChannelStatus() API.
N//
N//*****************************************************************************
N#define USB_DMA_STATUS_ERROR    0x00000100
N
N//*****************************************************************************
N//
N// The valid return values for the USBControllerVersion() API.
N//
N//*****************************************************************************
N#define USB_CONTROLLER_VER_0    0x00000000  // This is for Blizzard class
N                                            // devices.
N#define USB_CONTROLLER_VER_1    0x00000001  // This is for Snowflake class
N                                            // devices.
N
N//*****************************************************************************
N//
N// The valid return values for the USBDMAModeSet() and USBDMAModeGet() APIs or
N// USBDMAChannelConfig().
N//
N//*****************************************************************************
N#define USB_DMA_CFG_BURST_NONE  0x00000000
N#define USB_DMA_CFG_BURST_4     0x00000200
N#define USB_DMA_CFG_BURST_8     0x00000400
N#define USB_DMA_CFG_BURST_16    0x00000600
N#define USB_DMA_CFG_INT_EN      0x00000008
N#define USB_DMA_CFG_MODE_0      0x00000000
N#define USB_DMA_CFG_MODE_1      0x00000004
N#define USB_DMA_CFG_DIR_RX      0x00000000
N#define USB_DMA_CFG_DIR_TX      0x00000002
N#define USB_DMA_CFG_EN          0x00000001
N
N//*****************************************************************************
N//
N// The following are values that can be passed to USBModeConfig() as the
N// ui3Mode parameter.
N//
N//*****************************************************************************
N#define USB_MODE_HOST_VBUS      0x00000004
N#define USB_MODE_HOST           0x00000002
N#define USB_MODE_DEV_VBUS       0x00000005
N#define USB_MODE_DEV            0x00000003
N#define USB_MODE_OTG            0x00000000
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern uint32_t USBDevAddrGet(uint32_t ui32Base);
Nextern void USBDevAddrSet(uint32_t ui32Base, uint32_t ui32Address);
Nextern void USBDevConnect(uint32_t ui32Base);
Nextern void USBDevDisconnect(uint32_t ui32Base);
Nextern void USBDevEndpointConfigSet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                    uint32_t ui32MaxPacketSize,
N                                    uint32_t ui32Flags);
Nextern void USBDevEndpointConfigGet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                    uint32_t *pui32MaxPacketSize,
N                                    uint32_t *pui32Flags);
Nextern void USBDevEndpointDataAck(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                  bool bIsLastPacket);
X                                  _Bool bIsLastPacket);
Nextern void USBDevEndpointStall(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                uint32_t ui32Flags);
Nextern void USBDevEndpointStallClear(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                     uint32_t ui32Flags);
Nextern void USBDevEndpointStatusClear(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                      uint32_t ui32Flags);
Nextern uint32_t USBEndpointDataAvail(uint32_t ui32Base, uint32_t ui32Endpoint);
Nextern void USBEndpointDMAEnable(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                 uint32_t ui32Flags);
Nextern void USBEndpointDMADisable(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                  uint32_t ui32Flags);
Nextern void USBEndpointDMAConfigSet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                    uint32_t ui32Config);
Nextern int32_t USBEndpointDataGet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                  uint8_t *pui8Data, uint32_t *pui32Size);
Nextern int32_t USBEndpointDataPut(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                  uint8_t *pui8Data, uint32_t ui32Size);
Nextern int32_t USBEndpointDataSend(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                   uint32_t ui32TransType);
Nextern void USBEndpointDataToggleClear(uint32_t ui32Base,
N                                       uint32_t ui32Endpoint,
N                                       uint32_t ui32Flags);
Nextern void USBEndpointPacketCountSet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                      uint32_t ui32Count);
Nextern uint32_t USBEndpointStatus(uint32_t ui32Base, uint32_t ui32Endpoint);
Nextern uint32_t USBFIFOAddrGet(uint32_t ui32Base, uint32_t ui32Endpoint);
Nextern void USBFIFOConfigGet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                             uint32_t *pui32FIFOAddress,
N                             uint32_t *pui32FIFOSize, uint32_t ui32Flags);
Nextern void USBFIFOConfigSet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                             uint32_t ui32FIFOAddress, uint32_t ui32FIFOSize,
N                             uint32_t ui32Flags);
Nextern void USBFIFOFlush(uint32_t ui32Base, uint32_t ui32Endpoint,
N                         uint32_t ui32Flags);
Nextern uint32_t USBFrameNumberGet(uint32_t ui32Base);
Nextern uint32_t USBHostAddrGet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                               uint32_t ui32Flags);
Nextern void USBHostAddrSet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                           uint32_t ui32Addr, uint32_t ui32Flags);
Nextern void USBHostEndpointConfig(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                  uint32_t ui32MaxPacketSize,
N                                  uint32_t ui32NAKPollInterval,
N                                  uint32_t ui32TargetEndpoint,
N                                  uint32_t ui32Flags);
Nextern void USBHostEndpointDataAck(uint32_t ui32Base,
N                                   uint32_t ui32Endpoint);
Nextern void USBHostEndpointDataToggle(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                      bool bDataToggle, uint32_t ui32Flags);
X                                      _Bool bDataToggle, uint32_t ui32Flags);
Nextern void USBHostEndpointStatusClear(uint32_t ui32Base,
N                                       uint32_t ui32Endpoint,
N                                       uint32_t ui32Flags);
Nextern uint32_t USBHostHubAddrGet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                  uint32_t ui32Flags);
Nextern void USBHostHubAddrSet(uint32_t ui32Base, uint32_t ui32Endpoint,
N                              uint32_t ui32Addr, uint32_t ui32Flags);
Nextern void USBHostPwrDisable(uint32_t ui32Base);
Nextern void USBHostPwrEnable(uint32_t ui32Base);
Nextern void USBHostPwrConfig(uint32_t ui32Base, uint32_t ui32Flags);
Nextern void USBHostPwrFaultDisable(uint32_t ui32Base);
Nextern void USBHostPwrFaultEnable(uint32_t ui32Base);
Nextern void USBHostRequestIN(uint32_t ui32Base, uint32_t ui32Endpoint);
Nextern void USBHostRequestINClear(uint32_t ui32Base, uint32_t ui32Endpoint);
Nextern void USBHostRequestStatus(uint32_t ui32Base);
Nextern void USBHostReset(uint32_t ui32Base, bool bStart);
Xextern void USBHostReset(uint32_t ui32Base, _Bool bStart);
Nextern void USBHostResume(uint32_t ui32Base, bool bStart);
Xextern void USBHostResume(uint32_t ui32Base, _Bool bStart);
Nextern uint32_t USBHostSpeedGet(uint32_t ui32Base);
Nextern void USBHostSuspend(uint32_t ui32Base);
Nextern void USBIntDisableControl(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void USBIntEnableControl(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t USBIntStatusControl(uint32_t ui32Base);
Nextern void USBIntDisableEndpoint(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern void USBIntEnableEndpoint(uint32_t ui32Base, uint32_t ui32IntFlags);
Nextern uint32_t USBIntStatusEndpoint(uint32_t ui32Base);
Nextern void USBIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void USBIntUnregister(uint32_t ui32Base);
Nextern void USBOTGSessionRequest(uint32_t ui32Base, bool bStart);
Xextern void USBOTGSessionRequest(uint32_t ui32Base, _Bool bStart);
Nextern uint32_t USBModeGet(uint32_t ui32Base);
Nextern void USBEndpointDMAChannel(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                  uint32_t ui32Channel);
Nextern uint32_t USBControllerVersion(uint32_t ui32Base);
Nextern uint32_t USBDMAChannelIntStatus(uint32_t ui32Base);
Nextern void USBDMAChannelConfigSet(uint32_t ui32Base, uint32_t ui32Channel,
N                                   uint32_t ui32Endpoint, uint32_t ui32Config);
Nextern void USBDMAChannelAddressSet(uint32_t ui32Base, uint32_t ui32Channel,
N                                    void *pvAddress);
Nextern void *USBDMAChannelAddressGet(uint32_t ui32Base, uint32_t ui32Channel);
Nextern void USBDMAChannelCountSet(uint32_t ui32Base, uint32_t ui32Count,
N                                  uint32_t ui32Channel);
Nextern uint32_t USBDMAChannelCountGet(uint32_t ui32Base, uint32_t ui32Channel);
Nextern uint32_t USBDMANumChannels(uint32_t ui32Base);
Nextern void USBDMAChannelAssign(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                uint32_t ui32Channel, uint32_t ui32Flags);
Nextern void USBDMAChannelIntEnable(uint32_t ui32Base, uint32_t ui32Channel);
Nextern void USBDMAChannelIntDisable(uint32_t ui32Base, uint32_t ui32Channel);
Nextern void USBDMAChannelEnable(uint32_t ui32Base, uint32_t ui32Channel);
Nextern void USBDMAChannelDisable(uint32_t ui32Base, uint32_t ui32Channel);
Nextern uint32_t USBDMAChannelStatus(uint32_t ui32Base, uint32_t ui32Channel);
Nextern void USBDMAChannelStatusClear(uint32_t ui32Base, uint32_t ui32Channel,
N                                     uint32_t ui32Status);
Nextern void USBHostEndpointSpeed(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                 uint32_t ui32Flags);
Nextern void USBHostEndpointPing(uint32_t ui32Base, uint32_t ui32Endpoint,
N                                bool bEnable);
X                                _Bool bEnable);
Nextern void USBHostLPMSend(uint32_t ui32Base, uint32_t ui32Address,
N                           uint32_t uiEndpoint);
Nextern void USBHostLPMConfig(uint32_t ui32Base, uint32_t ui32ResumeTime,
N                             uint32_t ui32Config);
Nextern bool USBLPMRemoteWakeEnabled(uint32_t ui32Base);
Xextern _Bool USBLPMRemoteWakeEnabled(uint32_t ui32Base);
Nextern void USBHostLPMResume(uint32_t ui32Base);
Nextern void USBDevLPMRemoteWake(uint32_t ui32Base);
Nextern void USBDevLPMConfig(uint32_t ui32Base, uint32_t ui32Config);
Nextern void USBDevLPMEnable(uint32_t ui32Base);
Nextern void USBDevLPMDisable(uint32_t ui32Base);
Nextern uint32_t USBLPMLinkStateGet(uint32_t ui32Base);
Nextern uint32_t USBLPMEndpointGet(uint32_t ui32Base);
Nextern uint32_t USBLPMIntStatus(uint32_t ui32Base);
Nextern void USBLPMIntDisable(uint32_t ui32Base, uint32_t ui32Ints);
Nextern void USBLPMIntEnable(uint32_t ui32Base, uint32_t ui32Ints);
Nextern void USBHighSpeed(uint32_t ui32Base, bool bEnable);
Xextern void USBHighSpeed(uint32_t ui32Base, _Bool bEnable);
Nextern uint32_t USBDevSpeedGet(uint32_t ui32Base);
Nextern void USBClockEnable(uint32_t ui32Base, uint32_t ui32Div,
N                           uint32_t ui32Flags);
Nextern void USBClockDisable(uint32_t ui32Base);
Nextern void USBULPIConfig(uint32_t ui32Base, uint32_t ui32Config);
Nextern void USBULPIEnable(uint32_t ui32Base);
Nextern void USBULPIDisable(uint32_t ui32Base);
Nextern uint8_t USBULPIRegRead(uint32_t ui32Base, uint8_t ui8Reg);
Nextern void USBULPIRegWrite(uint32_t ui32Base, uint8_t ui8Reg,
N                            uint8_t ui8Data);
Nextern void USBHostMode(uint32_t ui32Base);
Nextern void USBDevMode(uint32_t ui32Base);
Nextern void USBOTGMode(uint32_t ui32Base);
Nextern void USBModeConfig(uint32_t ui32Base, uint32_t ui32Mode);
Nextern void USBPHYPowerOff(uint32_t ui32Base);
Nextern void USBPHYPowerOn(uint32_t ui32Base);
Nextern uint32_t USBNumEndpointsGet(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_USB_H__
L 41 "GPIO_init.h" 2
N#include "driverlib/watchdog.h"
L 1 "driverlib/watchdog.h" 1
N//*****************************************************************************
N//
N// watchdog.h - Prototypes for the Watchdog Timer API
N//
N// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Peripheral Driver Library.
N//
N//*****************************************************************************
N
N#ifndef __DRIVERLIB_WATCHDOG_H__
N#define __DRIVERLIB_WATCHDOG_H__
N
N//*****************************************************************************
N//
N// If building with a C++ compiler, make all of the definitions in this header
N// have a C binding.
N//
N//*****************************************************************************
N#ifdef __cplusplus
Sextern "C"
S{
N#endif
N
N//*****************************************************************************
N//
N// The type of interrupt that can be generated by the watchdog.
N//
N//*****************************************************************************
N#define WATCHDOG_INT_TYPE_INT   0x00000000
N#define WATCHDOG_INT_TYPE_NMI   0x00000004
N
N//*****************************************************************************
N//
N// Prototypes for the APIs.
N//
N//*****************************************************************************
Nextern bool WatchdogRunning(uint32_t ui32Base);
Xextern _Bool WatchdogRunning(uint32_t ui32Base);
Nextern void WatchdogEnable(uint32_t ui32Base);
Nextern void WatchdogResetEnable(uint32_t ui32Base);
Nextern void WatchdogResetDisable(uint32_t ui32Base);
Nextern void WatchdogLock(uint32_t ui32Base);
Nextern void WatchdogUnlock(uint32_t ui32Base);
Nextern bool WatchdogLockState(uint32_t ui32Base);
Xextern _Bool WatchdogLockState(uint32_t ui32Base);
Nextern void WatchdogReloadSet(uint32_t ui32Base, uint32_t ui32LoadVal);
Nextern uint32_t WatchdogReloadGet(uint32_t ui32Base);
Nextern uint32_t WatchdogValueGet(uint32_t ui32Base);
Nextern void WatchdogIntRegister(uint32_t ui32Base, void (*pfnHandler)(void));
Nextern void WatchdogIntUnregister(uint32_t ui32Base);
Nextern void WatchdogIntEnable(uint32_t ui32Base);
Nextern uint32_t WatchdogIntStatus(uint32_t ui32Base, bool bMasked);
Xextern uint32_t WatchdogIntStatus(uint32_t ui32Base, _Bool bMasked);
Nextern void WatchdogIntClear(uint32_t ui32Base);
Nextern void WatchdogIntTypeSet(uint32_t ui32Base, uint32_t ui32Type);
Nextern void WatchdogStallEnable(uint32_t ui32Base);
Nextern void WatchdogStallDisable(uint32_t ui32Base);
N
N//*****************************************************************************
N//
N// Mark the end of the C bindings section for C++ compilers.
N//
N//*****************************************************************************
N#ifdef __cplusplus
S}
N#endif
N
N#endif // __DRIVERLIB_WATCHDOG_H__
L 42 "GPIO_init.h" 2
N#include "tm4c123gh6pm.h"
L 1 ".\inc\tm4c123gh6pm.h" 1
N//*****************************************************************************
N//
N// tm4c123gh6pm.h - TM4C123GH6PM Register Definitions
N//
N// Copyright (c) 2013-2017 Texas Instruments Incorporated.  All rights reserved.
N// Software License Agreement
N// 
N//   Redistribution and use in source and binary forms, with or without
N//   modification, are permitted provided that the following conditions
N//   are met:
N// 
N//   Redistributions of source code must retain the above copyright
N//   notice, this list of conditions and the following disclaimer.
N// 
N//   Redistributions in binary form must reproduce the above copyright
N//   notice, this list of conditions and the following disclaimer in the
N//   documentation and/or other materials provided with the  
N//   distribution.
N// 
N//   Neither the name of Texas Instruments Incorporated nor the names of
N//   its contributors may be used to endorse or promote products derived
N//   from this software without specific prior written permission.
N// 
N// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
N// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
N// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
N// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
N// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
N// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
N// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
N// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
N// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
N// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N// 
N// This is part of revision 2.1.4.178 of the Tiva Firmware Development Package.
N//
N//*****************************************************************************
N
N#ifndef __TM4C123GH6PM_H__
N#define __TM4C123GH6PM_H__
N
N//*****************************************************************************
N//
N// Interrupt assignments
N//
N//*****************************************************************************
N#define INT_GPIOA               16          // GPIO Port A
N#define INT_GPIOB               17          // GPIO Port B
N#define INT_GPIOC               18          // GPIO Port C
N#define INT_GPIOD               19          // GPIO Port D
N#define INT_GPIOE               20          // GPIO Port E
N#define INT_UART0               21          // UART0
N#define INT_UART1               22          // UART1
N#define INT_SSI0                23          // SSI0
N#define INT_I2C0                24          // I2C0
N#define INT_PWM0_FAULT          25          // PWM0 Fault
N#define INT_PWM0_0              26          // PWM0 Generator 0
N#define INT_PWM0_1              27          // PWM0 Generator 1
N#define INT_PWM0_2              28          // PWM0 Generator 2
N#define INT_QEI0                29          // QEI0
N#define INT_ADC0SS0             30          // ADC0 Sequence 0
N#define INT_ADC0SS1             31          // ADC0 Sequence 1
N#define INT_ADC0SS2             32          // ADC0 Sequence 2
N#define INT_ADC0SS3             33          // ADC0 Sequence 3
N#define INT_WATCHDOG            34          // Watchdog Timers 0 and 1
N#define INT_TIMER0A             35          // 16/32-Bit Timer 0A
N#define INT_TIMER0B             36          // 16/32-Bit Timer 0B
N#define INT_TIMER1A             37          // 16/32-Bit Timer 1A
N#define INT_TIMER1B             38          // 16/32-Bit Timer 1B
N#define INT_TIMER2A             39          // 16/32-Bit Timer 2A
N#define INT_TIMER2B             40          // 16/32-Bit Timer 2B
N#define INT_COMP0               41          // Analog Comparator 0
N#define INT_COMP1               42          // Analog Comparator 1
N#define INT_SYSCTL              44          // System Control
N#define INT_FLASH               45          // Flash Memory Control and EEPROM
N                                            // Control
N#define INT_GPIOF               46          // GPIO Port F
N#define INT_UART2               49          // UART2
N#define INT_SSI1                50          // SSI1
N#define INT_TIMER3A             51          // 16/32-Bit Timer 3A
N#define INT_TIMER3B             52          // Timer 3B
N#define INT_I2C1                53          // I2C1
N#define INT_QEI1                54          // QEI1
N#define INT_CAN0                55          // CAN0
N#define INT_CAN1                56          // CAN1
N#define INT_HIBERNATE           59          // Hibernation Module
N#define INT_USB0                60          // USB
N#define INT_PWM0_3              61          // PWM Generator 3
N#define INT_UDMA                62          // uDMA Software
N#define INT_UDMAERR             63          // uDMA Error
N#define INT_ADC1SS0             64          // ADC1 Sequence 0
N#define INT_ADC1SS1             65          // ADC1 Sequence 1
N#define INT_ADC1SS2             66          // ADC1 Sequence 2
N#define INT_ADC1SS3             67          // ADC1 Sequence 3
N#define INT_SSI2                73          // SSI2
N#define INT_SSI3                74          // SSI3
N#define INT_UART3               75          // UART3
N#define INT_UART4               76          // UART4
N#define INT_UART5               77          // UART5
N#define INT_UART6               78          // UART6
N#define INT_UART7               79          // UART7
N#define INT_I2C2                84          // I2C2
N#define INT_I2C3                85          // I2C3
N#define INT_TIMER4A             86          // 16/32-Bit Timer 4A
N#define INT_TIMER4B             87          // 16/32-Bit Timer 4B
N#define INT_TIMER5A             108         // 16/32-Bit Timer 5A
N#define INT_TIMER5B             109         // 16/32-Bit Timer 5B
N#define INT_WTIMER0A            110         // 32/64-Bit Timer 0A
N#define INT_WTIMER0B            111         // 32/64-Bit Timer 0B
N#define INT_WTIMER1A            112         // 32/64-Bit Timer 1A
N#define INT_WTIMER1B            113         // 32/64-Bit Timer 1B
N#define INT_WTIMER2A            114         // 32/64-Bit Timer 2A
N#define INT_WTIMER2B            115         // 32/64-Bit Timer 2B
N#define INT_WTIMER3A            116         // 32/64-Bit Timer 3A
N#define INT_WTIMER3B            117         // 32/64-Bit Timer 3B
N#define INT_WTIMER4A            118         // 32/64-Bit Timer 4A
N#define INT_WTIMER4B            119         // 32/64-Bit Timer 4B
N#define INT_WTIMER5A            120         // 32/64-Bit Timer 5A
N#define INT_WTIMER5B            121         // 32/64-Bit Timer 5B
N#define INT_SYSEXC              122         // System Exception (imprecise)
N#define INT_PWM1_0              150         // PWM1 Generator 0
N#define INT_PWM1_1              151         // PWM1 Generator 1
N#define INT_PWM1_2              152         // PWM1 Generator 2
N#define INT_PWM1_3              153         // PWM1 Generator 3
N#define INT_PWM1_FAULT          154         // PWM1 Fault
N
N//*****************************************************************************
N//
N// Watchdog Timer registers (WATCHDOG0)
N//
N//*****************************************************************************
N#define WATCHDOG0_LOAD_R        (*((volatile uint32_t *)0x40000000))
N#define WATCHDOG0_VALUE_R       (*((volatile uint32_t *)0x40000004))
N#define WATCHDOG0_CTL_R         (*((volatile uint32_t *)0x40000008))
N#define WATCHDOG0_ICR_R         (*((volatile uint32_t *)0x4000000C))
N#define WATCHDOG0_RIS_R         (*((volatile uint32_t *)0x40000010))
N#define WATCHDOG0_MIS_R         (*((volatile uint32_t *)0x40000014))
N#define WATCHDOG0_TEST_R        (*((volatile uint32_t *)0x40000418))
N#define WATCHDOG0_LOCK_R        (*((volatile uint32_t *)0x40000C00))
N
N//*****************************************************************************
N//
N// Watchdog Timer registers (WATCHDOG1)
N//
N//*****************************************************************************
N#define WATCHDOG1_LOAD_R        (*((volatile uint32_t *)0x40001000))
N#define WATCHDOG1_VALUE_R       (*((volatile uint32_t *)0x40001004))
N#define WATCHDOG1_CTL_R         (*((volatile uint32_t *)0x40001008))
N#define WATCHDOG1_ICR_R         (*((volatile uint32_t *)0x4000100C))
N#define WATCHDOG1_RIS_R         (*((volatile uint32_t *)0x40001010))
N#define WATCHDOG1_MIS_R         (*((volatile uint32_t *)0x40001014))
N#define WATCHDOG1_TEST_R        (*((volatile uint32_t *)0x40001418))
N#define WATCHDOG1_LOCK_R        (*((volatile uint32_t *)0x40001C00))
N
N//*****************************************************************************
N//
N// GPIO registers (PORTA)
N//
N//*****************************************************************************
N#define GPIO_PORTA_DATA_BITS_R  ((volatile uint32_t *)0x40004000)
N#define GPIO_PORTA_DATA_R       (*((volatile uint32_t *)0x400043FC))
N#define GPIO_PORTA_DIR_R        (*((volatile uint32_t *)0x40004400))
N#define GPIO_PORTA_IS_R         (*((volatile uint32_t *)0x40004404))
N#define GPIO_PORTA_IBE_R        (*((volatile uint32_t *)0x40004408))
N#define GPIO_PORTA_IEV_R        (*((volatile uint32_t *)0x4000440C))
N#define GPIO_PORTA_IM_R         (*((volatile uint32_t *)0x40004410))
N#define GPIO_PORTA_RIS_R        (*((volatile uint32_t *)0x40004414))
N#define GPIO_PORTA_MIS_R        (*((volatile uint32_t *)0x40004418))
N#define GPIO_PORTA_ICR_R        (*((volatile uint32_t *)0x4000441C))
N#define GPIO_PORTA_AFSEL_R      (*((volatile uint32_t *)0x40004420))
N#define GPIO_PORTA_DR2R_R       (*((volatile uint32_t *)0x40004500))
N#define GPIO_PORTA_DR4R_R       (*((volatile uint32_t *)0x40004504))
N#define GPIO_PORTA_DR8R_R       (*((volatile uint32_t *)0x40004508))
N#define GPIO_PORTA_ODR_R        (*((volatile uint32_t *)0x4000450C))
N#define GPIO_PORTA_PUR_R        (*((volatile uint32_t *)0x40004510))
N#define GPIO_PORTA_PDR_R        (*((volatile uint32_t *)0x40004514))
N#define GPIO_PORTA_SLR_R        (*((volatile uint32_t *)0x40004518))
N#define GPIO_PORTA_DEN_R        (*((volatile uint32_t *)0x4000451C))
N#define GPIO_PORTA_LOCK_R       (*((volatile uint32_t *)0x40004520))
N#define GPIO_PORTA_CR_R         (*((volatile uint32_t *)0x40004524))
N#define GPIO_PORTA_AMSEL_R      (*((volatile uint32_t *)0x40004528))
N#define GPIO_PORTA_PCTL_R       (*((volatile uint32_t *)0x4000452C))
N#define GPIO_PORTA_ADCCTL_R     (*((volatile uint32_t *)0x40004530))
N#define GPIO_PORTA_DMACTL_R     (*((volatile uint32_t *)0x40004534))
N
N//*****************************************************************************
N//
N// GPIO registers (PORTB)
N//
N//*****************************************************************************
N#define GPIO_PORTB_DATA_BITS_R  ((volatile uint32_t *)0x40005000)
N#define GPIO_PORTB_DATA_R       (*((volatile uint32_t *)0x400053FC))
N#define GPIO_PORTB_DIR_R        (*((volatile uint32_t *)0x40005400))
N#define GPIO_PORTB_IS_R         (*((volatile uint32_t *)0x40005404))
N#define GPIO_PORTB_IBE_R        (*((volatile uint32_t *)0x40005408))
N#define GPIO_PORTB_IEV_R        (*((volatile uint32_t *)0x4000540C))
N#define GPIO_PORTB_IM_R         (*((volatile uint32_t *)0x40005410))
N#define GPIO_PORTB_RIS_R        (*((volatile uint32_t *)0x40005414))
N#define GPIO_PORTB_MIS_R        (*((volatile uint32_t *)0x40005418))
N#define GPIO_PORTB_ICR_R        (*((volatile uint32_t *)0x4000541C))
N#define GPIO_PORTB_AFSEL_R      (*((volatile uint32_t *)0x40005420))
N#define GPIO_PORTB_DR2R_R       (*((volatile uint32_t *)0x40005500))
N#define GPIO_PORTB_DR4R_R       (*((volatile uint32_t *)0x40005504))
N#define GPIO_PORTB_DR8R_R       (*((volatile uint32_t *)0x40005508))
N#define GPIO_PORTB_ODR_R        (*((volatile uint32_t *)0x4000550C))
N#define GPIO_PORTB_PUR_R        (*((volatile uint32_t *)0x40005510))
N#define GPIO_PORTB_PDR_R        (*((volatile uint32_t *)0x40005514))
N#define GPIO_PORTB_SLR_R        (*((volatile uint32_t *)0x40005518))
N#define GPIO_PORTB_DEN_R        (*((volatile uint32_t *)0x4000551C))
N#define GPIO_PORTB_LOCK_R       (*((volatile uint32_t *)0x40005520))
N#define GPIO_PORTB_CR_R         (*((volatile uint32_t *)0x40005524))
N#define GPIO_PORTB_AMSEL_R      (*((volatile uint32_t *)0x40005528))
N#define GPIO_PORTB_PCTL_R       (*((volatile uint32_t *)0x4000552C))
N#define GPIO_PORTB_ADCCTL_R     (*((volatile uint32_t *)0x40005530))
N#define GPIO_PORTB_DMACTL_R     (*((volatile uint32_t *)0x40005534))
N
N//*****************************************************************************
N//
N// GPIO registers (PORTC)
N//
N//*****************************************************************************
N#define GPIO_PORTC_DATA_BITS_R  ((volatile uint32_t *)0x40006000)
N#define GPIO_PORTC_DATA_R       (*((volatile uint32_t *)0x400063FC))
N#define GPIO_PORTC_DIR_R        (*((volatile uint32_t *)0x40006400))
N#define GPIO_PORTC_IS_R         (*((volatile uint32_t *)0x40006404))
N#define GPIO_PORTC_IBE_R        (*((volatile uint32_t *)0x40006408))
N#define GPIO_PORTC_IEV_R        (*((volatile uint32_t *)0x4000640C))
N#define GPIO_PORTC_IM_R         (*((volatile uint32_t *)0x40006410))
N#define GPIO_PORTC_RIS_R        (*((volatile uint32_t *)0x40006414))
N#define GPIO_PORTC_MIS_R        (*((volatile uint32_t *)0x40006418))
N#define GPIO_PORTC_ICR_R        (*((volatile uint32_t *)0x4000641C))
N#define GPIO_PORTC_AFSEL_R      (*((volatile uint32_t *)0x40006420))
N#define GPIO_PORTC_DR2R_R       (*((volatile uint32_t *)0x40006500))
N#define GPIO_PORTC_DR4R_R       (*((volatile uint32_t *)0x40006504))
N#define GPIO_PORTC_DR8R_R       (*((volatile uint32_t *)0x40006508))
N#define GPIO_PORTC_ODR_R        (*((volatile uint32_t *)0x4000650C))
N#define GPIO_PORTC_PUR_R        (*((volatile uint32_t *)0x40006510))
N#define GPIO_PORTC_PDR_R        (*((volatile uint32_t *)0x40006514))
N#define GPIO_PORTC_SLR_R        (*((volatile uint32_t *)0x40006518))
N#define GPIO_PORTC_DEN_R        (*((volatile uint32_t *)0x4000651C))
N#define GPIO_PORTC_LOCK_R       (*((volatile uint32_t *)0x40006520))
N#define GPIO_PORTC_CR_R         (*((volatile uint32_t *)0x40006524))
N#define GPIO_PORTC_AMSEL_R      (*((volatile uint32_t *)0x40006528))
N#define GPIO_PORTC_PCTL_R       (*((volatile uint32_t *)0x4000652C))
N#define GPIO_PORTC_ADCCTL_R     (*((volatile uint32_t *)0x40006530))
N#define GPIO_PORTC_DMACTL_R     (*((volatile uint32_t *)0x40006534))
N
N//*****************************************************************************
N//
N// GPIO registers (PORTD)
N//
N//*****************************************************************************
N#define GPIO_PORTD_DATA_BITS_R  ((volatile uint32_t *)0x40007000)
N#define GPIO_PORTD_DATA_R       (*((volatile uint32_t *)0x400073FC))
N#define GPIO_PORTD_DIR_R        (*((volatile uint32_t *)0x40007400))
N#define GPIO_PORTD_IS_R         (*((volatile uint32_t *)0x40007404))
N#define GPIO_PORTD_IBE_R        (*((volatile uint32_t *)0x40007408))
N#define GPIO_PORTD_IEV_R        (*((volatile uint32_t *)0x4000740C))
N#define GPIO_PORTD_IM_R         (*((volatile uint32_t *)0x40007410))
N#define GPIO_PORTD_RIS_R        (*((volatile uint32_t *)0x40007414))
N#define GPIO_PORTD_MIS_R        (*((volatile uint32_t *)0x40007418))
N#define GPIO_PORTD_ICR_R        (*((volatile uint32_t *)0x4000741C))
N#define GPIO_PORTD_AFSEL_R      (*((volatile uint32_t *)0x40007420))
N#define GPIO_PORTD_DR2R_R       (*((volatile uint32_t *)0x40007500))
N#define GPIO_PORTD_DR4R_R       (*((volatile uint32_t *)0x40007504))
N#define GPIO_PORTD_DR8R_R       (*((volatile uint32_t *)0x40007508))
N#define GPIO_PORTD_ODR_R        (*((volatile uint32_t *)0x4000750C))
N#define GPIO_PORTD_PUR_R        (*((volatile uint32_t *)0x40007510))
N#define GPIO_PORTD_PDR_R        (*((volatile uint32_t *)0x40007514))
N#define GPIO_PORTD_SLR_R        (*((volatile uint32_t *)0x40007518))
N#define GPIO_PORTD_DEN_R        (*((volatile uint32_t *)0x4000751C))
N#define GPIO_PORTD_LOCK_R       (*((volatile uint32_t *)0x40007520))
N#define GPIO_PORTD_CR_R         (*((volatile uint32_t *)0x40007524))
N#define GPIO_PORTD_AMSEL_R      (*((volatile uint32_t *)0x40007528))
N#define GPIO_PORTD_PCTL_R       (*((volatile uint32_t *)0x4000752C))
N#define GPIO_PORTD_ADCCTL_R     (*((volatile uint32_t *)0x40007530))
N#define GPIO_PORTD_DMACTL_R     (*((volatile uint32_t *)0x40007534))
N
N//*****************************************************************************
N//
N// SSI registers (SSI0)
N//
N//*****************************************************************************
N#define SSI0_CR0_R              (*((volatile uint32_t *)0x40008000))
N#define SSI0_CR1_R              (*((volatile uint32_t *)0x40008004))
N#define SSI0_DR_R               (*((volatile uint32_t *)0x40008008))
N#define SSI0_SR_R               (*((volatile uint32_t *)0x4000800C))
N#define SSI0_CPSR_R             (*((volatile uint32_t *)0x40008010))
N#define SSI0_IM_R               (*((volatile uint32_t *)0x40008014))
N#define SSI0_RIS_R              (*((volatile uint32_t *)0x40008018))
N#define SSI0_MIS_R              (*((volatile uint32_t *)0x4000801C))
N#define SSI0_ICR_R              (*((volatile uint32_t *)0x40008020))
N#define SSI0_DMACTL_R           (*((volatile uint32_t *)0x40008024))
N#define SSI0_CC_R               (*((volatile uint32_t *)0x40008FC8))
N
N//*****************************************************************************
N//
N// SSI registers (SSI1)
N//
N//*****************************************************************************
N#define SSI1_CR0_R              (*((volatile uint32_t *)0x40009000))
N#define SSI1_CR1_R              (*((volatile uint32_t *)0x40009004))
N#define SSI1_DR_R               (*((volatile uint32_t *)0x40009008))
N#define SSI1_SR_R               (*((volatile uint32_t *)0x4000900C))
N#define SSI1_CPSR_R             (*((volatile uint32_t *)0x40009010))
N#define SSI1_IM_R               (*((volatile uint32_t *)0x40009014))
N#define SSI1_RIS_R              (*((volatile uint32_t *)0x40009018))
N#define SSI1_MIS_R              (*((volatile uint32_t *)0x4000901C))
N#define SSI1_ICR_R              (*((volatile uint32_t *)0x40009020))
N#define SSI1_DMACTL_R           (*((volatile uint32_t *)0x40009024))
N#define SSI1_CC_R               (*((volatile uint32_t *)0x40009FC8))
N
N//*****************************************************************************
N//
N// SSI registers (SSI2)
N//
N//*****************************************************************************
N#define SSI2_CR0_R              (*((volatile uint32_t *)0x4000A000))
N#define SSI2_CR1_R              (*((volatile uint32_t *)0x4000A004))
N#define SSI2_DR_R               (*((volatile uint32_t *)0x4000A008))
N#define SSI2_SR_R               (*((volatile uint32_t *)0x4000A00C))
N#define SSI2_CPSR_R             (*((volatile uint32_t *)0x4000A010))
N#define SSI2_IM_R               (*((volatile uint32_t *)0x4000A014))
N#define SSI2_RIS_R              (*((volatile uint32_t *)0x4000A018))
N#define SSI2_MIS_R              (*((volatile uint32_t *)0x4000A01C))
N#define SSI2_ICR_R              (*((volatile uint32_t *)0x4000A020))
N#define SSI2_DMACTL_R           (*((volatile uint32_t *)0x4000A024))
N#define SSI2_CC_R               (*((volatile uint32_t *)0x4000AFC8))
N
N//*****************************************************************************
N//
N// SSI registers (SSI3)
N//
N//*****************************************************************************
N#define SSI3_CR0_R              (*((volatile uint32_t *)0x4000B000))
N#define SSI3_CR1_R              (*((volatile uint32_t *)0x4000B004))
N#define SSI3_DR_R               (*((volatile uint32_t *)0x4000B008))
N#define SSI3_SR_R               (*((volatile uint32_t *)0x4000B00C))
N#define SSI3_CPSR_R             (*((volatile uint32_t *)0x4000B010))
N#define SSI3_IM_R               (*((volatile uint32_t *)0x4000B014))
N#define SSI3_RIS_R              (*((volatile uint32_t *)0x4000B018))
N#define SSI3_MIS_R              (*((volatile uint32_t *)0x4000B01C))
N#define SSI3_ICR_R              (*((volatile uint32_t *)0x4000B020))
N#define SSI3_DMACTL_R           (*((volatile uint32_t *)0x4000B024))
N#define SSI3_CC_R               (*((volatile uint32_t *)0x4000BFC8))
N
N//*****************************************************************************
N//
N// UART registers (UART0)
N//
N//*****************************************************************************
N#define UART0_DR_R              (*((volatile uint32_t *)0x4000C000))
N#define UART0_RSR_R             (*((volatile uint32_t *)0x4000C004))
N#define UART0_ECR_R             (*((volatile uint32_t *)0x4000C004))
N#define UART0_FR_R              (*((volatile uint32_t *)0x4000C018))
N#define UART0_ILPR_R            (*((volatile uint32_t *)0x4000C020))
N#define UART0_IBRD_R            (*((volatile uint32_t *)0x4000C024))
N#define UART0_FBRD_R            (*((volatile uint32_t *)0x4000C028))
N#define UART0_LCRH_R            (*((volatile uint32_t *)0x4000C02C))
N#define UART0_CTL_R             (*((volatile uint32_t *)0x4000C030))
N#define UART0_IFLS_R            (*((volatile uint32_t *)0x4000C034))
N#define UART0_IM_R              (*((volatile uint32_t *)0x4000C038))
N#define UART0_RIS_R             (*((volatile uint32_t *)0x4000C03C))
N#define UART0_MIS_R             (*((volatile uint32_t *)0x4000C040))
N#define UART0_ICR_R             (*((volatile uint32_t *)0x4000C044))
N#define UART0_DMACTL_R          (*((volatile uint32_t *)0x4000C048))
N#define UART0_9BITADDR_R        (*((volatile uint32_t *)0x4000C0A4))
N#define UART0_9BITAMASK_R       (*((volatile uint32_t *)0x4000C0A8))
N#define UART0_PP_R              (*((volatile uint32_t *)0x4000CFC0))
N#define UART0_CC_R              (*((volatile uint32_t *)0x4000CFC8))
N
N//*****************************************************************************
N//
N// UART registers (UART1)
N//
N//*****************************************************************************
N#define UART1_DR_R              (*((volatile uint32_t *)0x4000D000))
N#define UART1_RSR_R             (*((volatile uint32_t *)0x4000D004))
N#define UART1_ECR_R             (*((volatile uint32_t *)0x4000D004))
N#define UART1_FR_R              (*((volatile uint32_t *)0x4000D018))
N#define UART1_ILPR_R            (*((volatile uint32_t *)0x4000D020))
N#define UART1_IBRD_R            (*((volatile uint32_t *)0x4000D024))
N#define UART1_FBRD_R            (*((volatile uint32_t *)0x4000D028))
N#define UART1_LCRH_R            (*((volatile uint32_t *)0x4000D02C))
N#define UART1_CTL_R             (*((volatile uint32_t *)0x4000D030))
N#define UART1_IFLS_R            (*((volatile uint32_t *)0x4000D034))
N#define UART1_IM_R              (*((volatile uint32_t *)0x4000D038))
N#define UART1_RIS_R             (*((volatile uint32_t *)0x4000D03C))
N#define UART1_MIS_R             (*((volatile uint32_t *)0x4000D040))
N#define UART1_ICR_R             (*((volatile uint32_t *)0x4000D044))
N#define UART1_DMACTL_R          (*((volatile uint32_t *)0x4000D048))
N#define UART1_9BITADDR_R        (*((volatile uint32_t *)0x4000D0A4))
N#define UART1_9BITAMASK_R       (*((volatile uint32_t *)0x4000D0A8))
N#define UART1_PP_R              (*((volatile uint32_t *)0x4000DFC0))
N#define UART1_CC_R              (*((volatile uint32_t *)0x4000DFC8))
N
N//*****************************************************************************
N//
N// UART registers (UART2)
N//
N//*****************************************************************************
N#define UART2_DR_R              (*((volatile uint32_t *)0x4000E000))
N#define UART2_RSR_R             (*((volatile uint32_t *)0x4000E004))
N#define UART2_ECR_R             (*((volatile uint32_t *)0x4000E004))
N#define UART2_FR_R              (*((volatile uint32_t *)0x4000E018))
N#define UART2_ILPR_R            (*((volatile uint32_t *)0x4000E020))
N#define UART2_IBRD_R            (*((volatile uint32_t *)0x4000E024))
N#define UART2_FBRD_R            (*((volatile uint32_t *)0x4000E028))
N#define UART2_LCRH_R            (*((volatile uint32_t *)0x4000E02C))
N#define UART2_CTL_R             (*((volatile uint32_t *)0x4000E030))
N#define UART2_IFLS_R            (*((volatile uint32_t *)0x4000E034))
N#define UART2_IM_R              (*((volatile uint32_t *)0x4000E038))
N#define UART2_RIS_R             (*((volatile uint32_t *)0x4000E03C))
N#define UART2_MIS_R             (*((volatile uint32_t *)0x4000E040))
N#define UART2_ICR_R             (*((volatile uint32_t *)0x4000E044))
N#define UART2_DMACTL_R          (*((volatile uint32_t *)0x4000E048))
N#define UART2_9BITADDR_R        (*((volatile uint32_t *)0x4000E0A4))
N#define UART2_9BITAMASK_R       (*((volatile uint32_t *)0x4000E0A8))
N#define UART2_PP_R              (*((volatile uint32_t *)0x4000EFC0))
N#define UART2_CC_R              (*((volatile uint32_t *)0x4000EFC8))
N
N//*****************************************************************************
N//
N// UART registers (UART3)
N//
N//*****************************************************************************
N#define UART3_DR_R              (*((volatile uint32_t *)0x4000F000))
N#define UART3_RSR_R             (*((volatile uint32_t *)0x4000F004))
N#define UART3_ECR_R             (*((volatile uint32_t *)0x4000F004))
N#define UART3_FR_R              (*((volatile uint32_t *)0x4000F018))
N#define UART3_ILPR_R            (*((volatile uint32_t *)0x4000F020))
N#define UART3_IBRD_R            (*((volatile uint32_t *)0x4000F024))
N#define UART3_FBRD_R            (*((volatile uint32_t *)0x4000F028))
N#define UART3_LCRH_R            (*((volatile uint32_t *)0x4000F02C))
N#define UART3_CTL_R             (*((volatile uint32_t *)0x4000F030))
N#define UART3_IFLS_R            (*((volatile uint32_t *)0x4000F034))
N#define UART3_IM_R              (*((volatile uint32_t *)0x4000F038))
N#define UART3_RIS_R             (*((volatile uint32_t *)0x4000F03C))
N#define UART3_MIS_R             (*((volatile uint32_t *)0x4000F040))
N#define UART3_ICR_R             (*((volatile uint32_t *)0x4000F044))
N#define UART3_DMACTL_R          (*((volatile uint32_t *)0x4000F048))
N#define UART3_9BITADDR_R        (*((volatile uint32_t *)0x4000F0A4))
N#define UART3_9BITAMASK_R       (*((volatile uint32_t *)0x4000F0A8))
N#define UART3_PP_R              (*((volatile uint32_t *)0x4000FFC0))
N#define UART3_CC_R              (*((volatile uint32_t *)0x4000FFC8))
N
N//*****************************************************************************
N//
N// UART registers (UART4)
N//
N//*****************************************************************************
N#define UART4_DR_R              (*((volatile uint32_t *)0x40010000))
N#define UART4_RSR_R             (*((volatile uint32_t *)0x40010004))
N#define UART4_ECR_R             (*((volatile uint32_t *)0x40010004))
N#define UART4_FR_R              (*((volatile uint32_t *)0x40010018))
N#define UART4_ILPR_R            (*((volatile uint32_t *)0x40010020))
N#define UART4_IBRD_R            (*((volatile uint32_t *)0x40010024))
N#define UART4_FBRD_R            (*((volatile uint32_t *)0x40010028))
N#define UART4_LCRH_R            (*((volatile uint32_t *)0x4001002C))
N#define UART4_CTL_R             (*((volatile uint32_t *)0x40010030))
N#define UART4_IFLS_R            (*((volatile uint32_t *)0x40010034))
N#define UART4_IM_R              (*((volatile uint32_t *)0x40010038))
N#define UART4_RIS_R             (*((volatile uint32_t *)0x4001003C))
N#define UART4_MIS_R             (*((volatile uint32_t *)0x40010040))
N#define UART4_ICR_R             (*((volatile uint32_t *)0x40010044))
N#define UART4_DMACTL_R          (*((volatile uint32_t *)0x40010048))
N#define UART4_9BITADDR_R        (*((volatile uint32_t *)0x400100A4))
N#define UART4_9BITAMASK_R       (*((volatile uint32_t *)0x400100A8))
N#define UART4_PP_R              (*((volatile uint32_t *)0x40010FC0))
N#define UART4_CC_R              (*((volatile uint32_t *)0x40010FC8))
N
N//*****************************************************************************
N//
N// UART registers (UART5)
N//
N//*****************************************************************************
N#define UART5_DR_R              (*((volatile uint32_t *)0x40011000))
N#define UART5_RSR_R             (*((volatile uint32_t *)0x40011004))
N#define UART5_ECR_R             (*((volatile uint32_t *)0x40011004))
N#define UART5_FR_R              (*((volatile uint32_t *)0x40011018))
N#define UART5_ILPR_R            (*((volatile uint32_t *)0x40011020))
N#define UART5_IBRD_R            (*((volatile uint32_t *)0x40011024))
N#define UART5_FBRD_R            (*((volatile uint32_t *)0x40011028))
N#define UART5_LCRH_R            (*((volatile uint32_t *)0x4001102C))
N#define UART5_CTL_R             (*((volatile uint32_t *)0x40011030))
N#define UART5_IFLS_R            (*((volatile uint32_t *)0x40011034))
N#define UART5_IM_R              (*((volatile uint32_t *)0x40011038))
N#define UART5_RIS_R             (*((volatile uint32_t *)0x4001103C))
N#define UART5_MIS_R             (*((volatile uint32_t *)0x40011040))
N#define UART5_ICR_R             (*((volatile uint32_t *)0x40011044))
N#define UART5_DMACTL_R          (*((volatile uint32_t *)0x40011048))
N#define UART5_9BITADDR_R        (*((volatile uint32_t *)0x400110A4))
N#define UART5_9BITAMASK_R       (*((volatile uint32_t *)0x400110A8))
N#define UART5_PP_R              (*((volatile uint32_t *)0x40011FC0))
N#define UART5_CC_R              (*((volatile uint32_t *)0x40011FC8))
N
N//*****************************************************************************
N//
N// UART registers (UART6)
N//
N//*****************************************************************************
N#define UART6_DR_R              (*((volatile uint32_t *)0x40012000))
N#define UART6_RSR_R             (*((volatile uint32_t *)0x40012004))
N#define UART6_ECR_R             (*((volatile uint32_t *)0x40012004))
N#define UART6_FR_R              (*((volatile uint32_t *)0x40012018))
N#define UART6_ILPR_R            (*((volatile uint32_t *)0x40012020))
N#define UART6_IBRD_R            (*((volatile uint32_t *)0x40012024))
N#define UART6_FBRD_R            (*((volatile uint32_t *)0x40012028))
N#define UART6_LCRH_R            (*((volatile uint32_t *)0x4001202C))
N#define UART6_CTL_R             (*((volatile uint32_t *)0x40012030))
N#define UART6_IFLS_R            (*((volatile uint32_t *)0x40012034))
N#define UART6_IM_R              (*((volatile uint32_t *)0x40012038))
N#define UART6_RIS_R             (*((volatile uint32_t *)0x4001203C))
N#define UART6_MIS_R             (*((volatile uint32_t *)0x40012040))
N#define UART6_ICR_R             (*((volatile uint32_t *)0x40012044))
N#define UART6_DMACTL_R          (*((volatile uint32_t *)0x40012048))
N#define UART6_9BITADDR_R        (*((volatile uint32_t *)0x400120A4))
N#define UART6_9BITAMASK_R       (*((volatile uint32_t *)0x400120A8))
N#define UART6_PP_R              (*((volatile uint32_t *)0x40012FC0))
N#define UART6_CC_R              (*((volatile uint32_t *)0x40012FC8))
N
N//*****************************************************************************
N//
N// UART registers (UART7)
N//
N//*****************************************************************************
N#define UART7_DR_R              (*((volatile uint32_t *)0x40013000))
N#define UART7_RSR_R             (*((volatile uint32_t *)0x40013004))
N#define UART7_ECR_R             (*((volatile uint32_t *)0x40013004))
N#define UART7_FR_R              (*((volatile uint32_t *)0x40013018))
N#define UART7_ILPR_R            (*((volatile uint32_t *)0x40013020))
N#define UART7_IBRD_R            (*((volatile uint32_t *)0x40013024))
N#define UART7_FBRD_R            (*((volatile uint32_t *)0x40013028))
N#define UART7_LCRH_R            (*((volatile uint32_t *)0x4001302C))
N#define UART7_CTL_R             (*((volatile uint32_t *)0x40013030))
N#define UART7_IFLS_R            (*((volatile uint32_t *)0x40013034))
N#define UART7_IM_R              (*((volatile uint32_t *)0x40013038))
N#define UART7_RIS_R             (*((volatile uint32_t *)0x4001303C))
N#define UART7_MIS_R             (*((volatile uint32_t *)0x40013040))
N#define UART7_ICR_R             (*((volatile uint32_t *)0x40013044))
N#define UART7_DMACTL_R          (*((volatile uint32_t *)0x40013048))
N#define UART7_9BITADDR_R        (*((volatile uint32_t *)0x400130A4))
N#define UART7_9BITAMASK_R       (*((volatile uint32_t *)0x400130A8))
N#define UART7_PP_R              (*((volatile uint32_t *)0x40013FC0))
N#define UART7_CC_R              (*((volatile uint32_t *)0x40013FC8))
N
N//*****************************************************************************
N//
N// I2C registers (I2C0)
N//
N//*****************************************************************************
N#define I2C0_MSA_R              (*((volatile uint32_t *)0x40020000))
N#define I2C0_MCS_R              (*((volatile uint32_t *)0x40020004))
N#define I2C0_MDR_R              (*((volatile uint32_t *)0x40020008))
N#define I2C0_MTPR_R             (*((volatile uint32_t *)0x4002000C))
N#define I2C0_MIMR_R             (*((volatile uint32_t *)0x40020010))
N#define I2C0_MRIS_R             (*((volatile uint32_t *)0x40020014))
N#define I2C0_MMIS_R             (*((volatile uint32_t *)0x40020018))
N#define I2C0_MICR_R             (*((volatile uint32_t *)0x4002001C))
N#define I2C0_MCR_R              (*((volatile uint32_t *)0x40020020))
N#define I2C0_MCLKOCNT_R         (*((volatile uint32_t *)0x40020024))
N#define I2C0_MBMON_R            (*((volatile uint32_t *)0x4002002C))
N#define I2C0_MCR2_R             (*((volatile uint32_t *)0x40020038))
N#define I2C0_SOAR_R             (*((volatile uint32_t *)0x40020800))
N#define I2C0_SCSR_R             (*((volatile uint32_t *)0x40020804))
N#define I2C0_SDR_R              (*((volatile uint32_t *)0x40020808))
N#define I2C0_SIMR_R             (*((volatile uint32_t *)0x4002080C))
N#define I2C0_SRIS_R             (*((volatile uint32_t *)0x40020810))
N#define I2C0_SMIS_R             (*((volatile uint32_t *)0x40020814))
N#define I2C0_SICR_R             (*((volatile uint32_t *)0x40020818))
N#define I2C0_SOAR2_R            (*((volatile uint32_t *)0x4002081C))
N#define I2C0_SACKCTL_R          (*((volatile uint32_t *)0x40020820))
N#define I2C0_PP_R               (*((volatile uint32_t *)0x40020FC0))
N#define I2C0_PC_R               (*((volatile uint32_t *)0x40020FC4))
N
N//*****************************************************************************
N//
N// I2C registers (I2C1)
N//
N//*****************************************************************************
N#define I2C1_MSA_R              (*((volatile uint32_t *)0x40021000))
N#define I2C1_MCS_R              (*((volatile uint32_t *)0x40021004))
N#define I2C1_MDR_R              (*((volatile uint32_t *)0x40021008))
N#define I2C1_MTPR_R             (*((volatile uint32_t *)0x4002100C))
N#define I2C1_MIMR_R             (*((volatile uint32_t *)0x40021010))
N#define I2C1_MRIS_R             (*((volatile uint32_t *)0x40021014))
N#define I2C1_MMIS_R             (*((volatile uint32_t *)0x40021018))
N#define I2C1_MICR_R             (*((volatile uint32_t *)0x4002101C))
N#define I2C1_MCR_R              (*((volatile uint32_t *)0x40021020))
N#define I2C1_MCLKOCNT_R         (*((volatile uint32_t *)0x40021024))
N#define I2C1_MBMON_R            (*((volatile uint32_t *)0x4002102C))
N#define I2C1_MCR2_R             (*((volatile uint32_t *)0x40021038))
N#define I2C1_SOAR_R             (*((volatile uint32_t *)0x40021800))
N#define I2C1_SCSR_R             (*((volatile uint32_t *)0x40021804))
N#define I2C1_SDR_R              (*((volatile uint32_t *)0x40021808))
N#define I2C1_SIMR_R             (*((volatile uint32_t *)0x4002180C))
N#define I2C1_SRIS_R             (*((volatile uint32_t *)0x40021810))
N#define I2C1_SMIS_R             (*((volatile uint32_t *)0x40021814))
N#define I2C1_SICR_R             (*((volatile uint32_t *)0x40021818))
N#define I2C1_SOAR2_R            (*((volatile uint32_t *)0x4002181C))
N#define I2C1_SACKCTL_R          (*((volatile uint32_t *)0x40021820))
N#define I2C1_PP_R               (*((volatile uint32_t *)0x40021FC0))
N#define I2C1_PC_R               (*((volatile uint32_t *)0x40021FC4))
N
N//*****************************************************************************
N//
N// I2C registers (I2C2)
N//
N//*****************************************************************************
N#define I2C2_MSA_R              (*((volatile uint32_t *)0x40022000))
N#define I2C2_MCS_R              (*((volatile uint32_t *)0x40022004))
N#define I2C2_MDR_R              (*((volatile uint32_t *)0x40022008))
N#define I2C2_MTPR_R             (*((volatile uint32_t *)0x4002200C))
N#define I2C2_MIMR_R             (*((volatile uint32_t *)0x40022010))
N#define I2C2_MRIS_R             (*((volatile uint32_t *)0x40022014))
N#define I2C2_MMIS_R             (*((volatile uint32_t *)0x40022018))
N#define I2C2_MICR_R             (*((volatile uint32_t *)0x4002201C))
N#define I2C2_MCR_R              (*((volatile uint32_t *)0x40022020))
N#define I2C2_MCLKOCNT_R         (*((volatile uint32_t *)0x40022024))
N#define I2C2_MBMON_R            (*((volatile uint32_t *)0x4002202C))
N#define I2C2_MCR2_R             (*((volatile uint32_t *)0x40022038))
N#define I2C2_SOAR_R             (*((volatile uint32_t *)0x40022800))
N#define I2C2_SCSR_R             (*((volatile uint32_t *)0x40022804))
N#define I2C2_SDR_R              (*((volatile uint32_t *)0x40022808))
N#define I2C2_SIMR_R             (*((volatile uint32_t *)0x4002280C))
N#define I2C2_SRIS_R             (*((volatile uint32_t *)0x40022810))
N#define I2C2_SMIS_R             (*((volatile uint32_t *)0x40022814))
N#define I2C2_SICR_R             (*((volatile uint32_t *)0x40022818))
N#define I2C2_SOAR2_R            (*((volatile uint32_t *)0x4002281C))
N#define I2C2_SACKCTL_R          (*((volatile uint32_t *)0x40022820))
N#define I2C2_PP_R               (*((volatile uint32_t *)0x40022FC0))
N#define I2C2_PC_R               (*((volatile uint32_t *)0x40022FC4))
N
N//*****************************************************************************
N//
N// I2C registers (I2C3)
N//
N//*****************************************************************************
N#define I2C3_MSA_R              (*((volatile uint32_t *)0x40023000))
N#define I2C3_MCS_R              (*((volatile uint32_t *)0x40023004))
N#define I2C3_MDR_R              (*((volatile uint32_t *)0x40023008))
N#define I2C3_MTPR_R             (*((volatile uint32_t *)0x4002300C))
N#define I2C3_MIMR_R             (*((volatile uint32_t *)0x40023010))
N#define I2C3_MRIS_R             (*((volatile uint32_t *)0x40023014))
N#define I2C3_MMIS_R             (*((volatile uint32_t *)0x40023018))
N#define I2C3_MICR_R             (*((volatile uint32_t *)0x4002301C))
N#define I2C3_MCR_R              (*((volatile uint32_t *)0x40023020))
N#define I2C3_MCLKOCNT_R         (*((volatile uint32_t *)0x40023024))
N#define I2C3_MBMON_R            (*((volatile uint32_t *)0x4002302C))
N#define I2C3_MCR2_R             (*((volatile uint32_t *)0x40023038))
N#define I2C3_SOAR_R             (*((volatile uint32_t *)0x40023800))
N#define I2C3_SCSR_R             (*((volatile uint32_t *)0x40023804))
N#define I2C3_SDR_R              (*((volatile uint32_t *)0x40023808))
N#define I2C3_SIMR_R             (*((volatile uint32_t *)0x4002380C))
N#define I2C3_SRIS_R             (*((volatile uint32_t *)0x40023810))
N#define I2C3_SMIS_R             (*((volatile uint32_t *)0x40023814))
N#define I2C3_SICR_R             (*((volatile uint32_t *)0x40023818))
N#define I2C3_SOAR2_R            (*((volatile uint32_t *)0x4002381C))
N#define I2C3_SACKCTL_R          (*((volatile uint32_t *)0x40023820))
N#define I2C3_PP_R               (*((volatile uint32_t *)0x40023FC0))
N#define I2C3_PC_R               (*((volatile uint32_t *)0x40023FC4))
N
N//*****************************************************************************
N//
N// GPIO registers (PORTE)
N//
N//*****************************************************************************
N#define GPIO_PORTE_DATA_BITS_R  ((volatile uint32_t *)0x40024000)
N#define GPIO_PORTE_DATA_R       (*((volatile uint32_t *)0x400243FC))
N#define GPIO_PORTE_DIR_R        (*((volatile uint32_t *)0x40024400))
N#define GPIO_PORTE_IS_R         (*((volatile uint32_t *)0x40024404))
N#define GPIO_PORTE_IBE_R        (*((volatile uint32_t *)0x40024408))
N#define GPIO_PORTE_IEV_R        (*((volatile uint32_t *)0x4002440C))
N#define GPIO_PORTE_IM_R         (*((volatile uint32_t *)0x40024410))
N#define GPIO_PORTE_RIS_R        (*((volatile uint32_t *)0x40024414))
N#define GPIO_PORTE_MIS_R        (*((volatile uint32_t *)0x40024418))
N#define GPIO_PORTE_ICR_R        (*((volatile uint32_t *)0x4002441C))
N#define GPIO_PORTE_AFSEL_R      (*((volatile uint32_t *)0x40024420))
N#define GPIO_PORTE_DR2R_R       (*((volatile uint32_t *)0x40024500))
N#define GPIO_PORTE_DR4R_R       (*((volatile uint32_t *)0x40024504))
N#define GPIO_PORTE_DR8R_R       (*((volatile uint32_t *)0x40024508))
N#define GPIO_PORTE_ODR_R        (*((volatile uint32_t *)0x4002450C))
N#define GPIO_PORTE_PUR_R        (*((volatile uint32_t *)0x40024510))
N#define GPIO_PORTE_PDR_R        (*((volatile uint32_t *)0x40024514))
N#define GPIO_PORTE_SLR_R        (*((volatile uint32_t *)0x40024518))
N#define GPIO_PORTE_DEN_R        (*((volatile uint32_t *)0x4002451C))
N#define GPIO_PORTE_LOCK_R       (*((volatile uint32_t *)0x40024520))
N#define GPIO_PORTE_CR_R         (*((volatile uint32_t *)0x40024524))
N#define GPIO_PORTE_AMSEL_R      (*((volatile uint32_t *)0x40024528))
N#define GPIO_PORTE_PCTL_R       (*((volatile uint32_t *)0x4002452C))
N#define GPIO_PORTE_ADCCTL_R     (*((volatile uint32_t *)0x40024530))
N#define GPIO_PORTE_DMACTL_R     (*((volatile uint32_t *)0x40024534))
N
N//*****************************************************************************
N//
N// GPIO registers (PORTF)
N//
N//*****************************************************************************
N#define GPIO_PORTF_DATA_BITS_R  ((volatile uint32_t *)0x40025000)
N#define GPIO_PORTF_DATA_R       (*((volatile uint32_t *)0x400253FC))
N#define GPIO_PORTF_DIR_R        (*((volatile uint32_t *)0x40025400))
N#define GPIO_PORTF_IS_R         (*((volatile uint32_t *)0x40025404))
N#define GPIO_PORTF_IBE_R        (*((volatile uint32_t *)0x40025408))
N#define GPIO_PORTF_IEV_R        (*((volatile uint32_t *)0x4002540C))
N#define GPIO_PORTF_IM_R         (*((volatile uint32_t *)0x40025410))
N#define GPIO_PORTF_RIS_R        (*((volatile uint32_t *)0x40025414))
N#define GPIO_PORTF_MIS_R        (*((volatile uint32_t *)0x40025418))
N#define GPIO_PORTF_ICR_R        (*((volatile uint32_t *)0x4002541C))
N#define GPIO_PORTF_AFSEL_R      (*((volatile uint32_t *)0x40025420))
N#define GPIO_PORTF_DR2R_R       (*((volatile uint32_t *)0x40025500))
N#define GPIO_PORTF_DR4R_R       (*((volatile uint32_t *)0x40025504))
N#define GPIO_PORTF_DR8R_R       (*((volatile uint32_t *)0x40025508))
N#define GPIO_PORTF_ODR_R        (*((volatile uint32_t *)0x4002550C))
N#define GPIO_PORTF_PUR_R        (*((volatile uint32_t *)0x40025510))
N#define GPIO_PORTF_PDR_R        (*((volatile uint32_t *)0x40025514))
N#define GPIO_PORTF_SLR_R        (*((volatile uint32_t *)0x40025518))
N#define GPIO_PORTF_DEN_R        (*((volatile uint32_t *)0x4002551C))
N#define GPIO_PORTF_LOCK_R       (*((volatile uint32_t *)0x40025520))
N#define GPIO_PORTF_CR_R         (*((volatile uint32_t *)0x40025524))
N#define GPIO_PORTF_AMSEL_R      (*((volatile uint32_t *)0x40025528))
N#define GPIO_PORTF_PCTL_R       (*((volatile uint32_t *)0x4002552C))
N#define GPIO_PORTF_ADCCTL_R     (*((volatile uint32_t *)0x40025530))
N#define GPIO_PORTF_DMACTL_R     (*((volatile uint32_t *)0x40025534))
N
N//*****************************************************************************
N//
N// PWM registers (PWM0)
N//
N//*****************************************************************************
N#define PWM0_CTL_R              (*((volatile uint32_t *)0x40028000))
N#define PWM0_SYNC_R             (*((volatile uint32_t *)0x40028004))
N#define PWM0_ENABLE_R           (*((volatile uint32_t *)0x40028008))
N#define PWM0_INVERT_R           (*((volatile uint32_t *)0x4002800C))
N#define PWM0_FAULT_R            (*((volatile uint32_t *)0x40028010))
N#define PWM0_INTEN_R            (*((volatile uint32_t *)0x40028014))
N#define PWM0_RIS_R              (*((volatile uint32_t *)0x40028018))
N#define PWM0_ISC_R              (*((volatile uint32_t *)0x4002801C))
N#define PWM0_STATUS_R           (*((volatile uint32_t *)0x40028020))
N#define PWM0_FAULTVAL_R         (*((volatile uint32_t *)0x40028024))
N#define PWM0_ENUPD_R            (*((volatile uint32_t *)0x40028028))
N#define PWM0_0_CTL_R            (*((volatile uint32_t *)0x40028040))
N#define PWM0_0_INTEN_R          (*((volatile uint32_t *)0x40028044))
N#define PWM0_0_RIS_R            (*((volatile uint32_t *)0x40028048))
N#define PWM0_0_ISC_R            (*((volatile uint32_t *)0x4002804C))
N#define PWM0_0_LOAD_R           (*((volatile uint32_t *)0x40028050))
N#define PWM0_0_COUNT_R          (*((volatile uint32_t *)0x40028054))
N#define PWM0_0_CMPA_R           (*((volatile uint32_t *)0x40028058))
N#define PWM0_0_CMPB_R           (*((volatile uint32_t *)0x4002805C))
N#define PWM0_0_GENA_R           (*((volatile uint32_t *)0x40028060))
N#define PWM0_0_GENB_R           (*((volatile uint32_t *)0x40028064))
N#define PWM0_0_DBCTL_R          (*((volatile uint32_t *)0x40028068))
N#define PWM0_0_DBRISE_R         (*((volatile uint32_t *)0x4002806C))
N#define PWM0_0_DBFALL_R         (*((volatile uint32_t *)0x40028070))
N#define PWM0_0_FLTSRC0_R        (*((volatile uint32_t *)0x40028074))
N#define PWM0_0_FLTSRC1_R        (*((volatile uint32_t *)0x40028078))
N#define PWM0_0_MINFLTPER_R      (*((volatile uint32_t *)0x4002807C))
N#define PWM0_1_CTL_R            (*((volatile uint32_t *)0x40028080))
N#define PWM0_1_INTEN_R          (*((volatile uint32_t *)0x40028084))
N#define PWM0_1_RIS_R            (*((volatile uint32_t *)0x40028088))
N#define PWM0_1_ISC_R            (*((volatile uint32_t *)0x4002808C))
N#define PWM0_1_LOAD_R           (*((volatile uint32_t *)0x40028090))
N#define PWM0_1_COUNT_R          (*((volatile uint32_t *)0x40028094))
N#define PWM0_1_CMPA_R           (*((volatile uint32_t *)0x40028098))
N#define PWM0_1_CMPB_R           (*((volatile uint32_t *)0x4002809C))
N#define PWM0_1_GENA_R           (*((volatile uint32_t *)0x400280A0))
N#define PWM0_1_GENB_R           (*((volatile uint32_t *)0x400280A4))
N#define PWM0_1_DBCTL_R          (*((volatile uint32_t *)0x400280A8))
N#define PWM0_1_DBRISE_R         (*((volatile uint32_t *)0x400280AC))
N#define PWM0_1_DBFALL_R         (*((volatile uint32_t *)0x400280B0))
N#define PWM0_1_FLTSRC0_R        (*((volatile uint32_t *)0x400280B4))
N#define PWM0_1_FLTSRC1_R        (*((volatile uint32_t *)0x400280B8))
N#define PWM0_1_MINFLTPER_R      (*((volatile uint32_t *)0x400280BC))
N#define PWM0_2_CTL_R            (*((volatile uint32_t *)0x400280C0))
N#define PWM0_2_INTEN_R          (*((volatile uint32_t *)0x400280C4))
N#define PWM0_2_RIS_R            (*((volatile uint32_t *)0x400280C8))
N#define PWM0_2_ISC_R            (*((volatile uint32_t *)0x400280CC))
N#define PWM0_2_LOAD_R           (*((volatile uint32_t *)0x400280D0))
N#define PWM0_2_COUNT_R          (*((volatile uint32_t *)0x400280D4))
N#define PWM0_2_CMPA_R           (*((volatile uint32_t *)0x400280D8))
N#define PWM0_2_CMPB_R           (*((volatile uint32_t *)0x400280DC))
N#define PWM0_2_GENA_R           (*((volatile uint32_t *)0x400280E0))
N#define PWM0_2_GENB_R           (*((volatile uint32_t *)0x400280E4))
N#define PWM0_2_DBCTL_R          (*((volatile uint32_t *)0x400280E8))
N#define PWM0_2_DBRISE_R         (*((volatile uint32_t *)0x400280EC))
N#define PWM0_2_DBFALL_R         (*((volatile uint32_t *)0x400280F0))
N#define PWM0_2_FLTSRC0_R        (*((volatile uint32_t *)0x400280F4))
N#define PWM0_2_FLTSRC1_R        (*((volatile uint32_t *)0x400280F8))
N#define PWM0_2_MINFLTPER_R      (*((volatile uint32_t *)0x400280FC))
N#define PWM0_3_CTL_R            (*((volatile uint32_t *)0x40028100))
N#define PWM0_3_INTEN_R          (*((volatile uint32_t *)0x40028104))
N#define PWM0_3_RIS_R            (*((volatile uint32_t *)0x40028108))
N#define PWM0_3_ISC_R            (*((volatile uint32_t *)0x4002810C))
N#define PWM0_3_LOAD_R           (*((volatile uint32_t *)0x40028110))
N#define PWM0_3_COUNT_R          (*((volatile uint32_t *)0x40028114))
N#define PWM0_3_CMPA_R           (*((volatile uint32_t *)0x40028118))
N#define PWM0_3_CMPB_R           (*((volatile uint32_t *)0x4002811C))
N#define PWM0_3_GENA_R           (*((volatile uint32_t *)0x40028120))
N#define PWM0_3_GENB_R           (*((volatile uint32_t *)0x40028124))
N#define PWM0_3_DBCTL_R          (*((volatile uint32_t *)0x40028128))
N#define PWM0_3_DBRISE_R         (*((volatile uint32_t *)0x4002812C))
N#define PWM0_3_DBFALL_R         (*((volatile uint32_t *)0x40028130))
N#define PWM0_3_FLTSRC0_R        (*((volatile uint32_t *)0x40028134))
N#define PWM0_3_FLTSRC1_R        (*((volatile uint32_t *)0x40028138))
N#define PWM0_3_MINFLTPER_R      (*((volatile uint32_t *)0x4002813C))
N#define PWM0_0_FLTSEN_R         (*((volatile uint32_t *)0x40028800))
N#define PWM0_0_FLTSTAT0_R       (*((volatile uint32_t *)0x40028804))
N#define PWM0_0_FLTSTAT1_R       (*((volatile uint32_t *)0x40028808))
N#define PWM0_1_FLTSEN_R         (*((volatile uint32_t *)0x40028880))
N#define PWM0_1_FLTSTAT0_R       (*((volatile uint32_t *)0x40028884))
N#define PWM0_1_FLTSTAT1_R       (*((volatile uint32_t *)0x40028888))
N#define PWM0_2_FLTSTAT0_R       (*((volatile uint32_t *)0x40028904))
N#define PWM0_2_FLTSTAT1_R       (*((volatile uint32_t *)0x40028908))
N#define PWM0_3_FLTSTAT0_R       (*((volatile uint32_t *)0x40028984))
N#define PWM0_3_FLTSTAT1_R       (*((volatile uint32_t *)0x40028988))
N#define PWM0_PP_R               (*((volatile uint32_t *)0x40028FC0))
N
N//*****************************************************************************
N//
N// PWM registers (PWM1)
N//
N//*****************************************************************************
N#define PWM1_CTL_R              (*((volatile uint32_t *)0x40029000))
N#define PWM1_SYNC_R             (*((volatile uint32_t *)0x40029004))
N#define PWM1_ENABLE_R           (*((volatile uint32_t *)0x40029008))
N#define PWM1_INVERT_R           (*((volatile uint32_t *)0x4002900C))
N#define PWM1_FAULT_R            (*((volatile uint32_t *)0x40029010))
N#define PWM1_INTEN_R            (*((volatile uint32_t *)0x40029014))
N#define PWM1_RIS_R              (*((volatile uint32_t *)0x40029018))
N#define PWM1_ISC_R              (*((volatile uint32_t *)0x4002901C))
N#define PWM1_STATUS_R           (*((volatile uint32_t *)0x40029020))
N#define PWM1_FAULTVAL_R         (*((volatile uint32_t *)0x40029024))
N#define PWM1_ENUPD_R            (*((volatile uint32_t *)0x40029028))
N#define PWM1_0_CTL_R            (*((volatile uint32_t *)0x40029040))
N#define PWM1_0_INTEN_R          (*((volatile uint32_t *)0x40029044))
N#define PWM1_0_RIS_R            (*((volatile uint32_t *)0x40029048))
N#define PWM1_0_ISC_R            (*((volatile uint32_t *)0x4002904C))
N#define PWM1_0_LOAD_R           (*((volatile uint32_t *)0x40029050))
N#define PWM1_0_COUNT_R          (*((volatile uint32_t *)0x40029054))
N#define PWM1_0_CMPA_R           (*((volatile uint32_t *)0x40029058))
N#define PWM1_0_CMPB_R           (*((volatile uint32_t *)0x4002905C))
N#define PWM1_0_GENA_R           (*((volatile uint32_t *)0x40029060))
N#define PWM1_0_GENB_R           (*((volatile uint32_t *)0x40029064))
N#define PWM1_0_DBCTL_R          (*((volatile uint32_t *)0x40029068))
N#define PWM1_0_DBRISE_R         (*((volatile uint32_t *)0x4002906C))
N#define PWM1_0_DBFALL_R         (*((volatile uint32_t *)0x40029070))
N#define PWM1_0_FLTSRC0_R        (*((volatile uint32_t *)0x40029074))
N#define PWM1_0_FLTSRC1_R        (*((volatile uint32_t *)0x40029078))
N#define PWM1_0_MINFLTPER_R      (*((volatile uint32_t *)0x4002907C))
N#define PWM1_1_CTL_R            (*((volatile uint32_t *)0x40029080))
N#define PWM1_1_INTEN_R          (*((volatile uint32_t *)0x40029084))
N#define PWM1_1_RIS_R            (*((volatile uint32_t *)0x40029088))
N#define PWM1_1_ISC_R            (*((volatile uint32_t *)0x4002908C))
N#define PWM1_1_LOAD_R           (*((volatile uint32_t *)0x40029090))
N#define PWM1_1_COUNT_R          (*((volatile uint32_t *)0x40029094))
N#define PWM1_1_CMPA_R           (*((volatile uint32_t *)0x40029098))
N#define PWM1_1_CMPB_R           (*((volatile uint32_t *)0x4002909C))
N#define PWM1_1_GENA_R           (*((volatile uint32_t *)0x400290A0))
N#define PWM1_1_GENB_R           (*((volatile uint32_t *)0x400290A4))
N#define PWM1_1_DBCTL_R          (*((volatile uint32_t *)0x400290A8))
N#define PWM1_1_DBRISE_R         (*((volatile uint32_t *)0x400290AC))
N#define PWM1_1_DBFALL_R         (*((volatile uint32_t *)0x400290B0))
N#define PWM1_1_FLTSRC0_R        (*((volatile uint32_t *)0x400290B4))
N#define PWM1_1_FLTSRC1_R        (*((volatile uint32_t *)0x400290B8))
N#define PWM1_1_MINFLTPER_R      (*((volatile uint32_t *)0x400290BC))
N#define PWM1_2_CTL_R            (*((volatile uint32_t *)0x400290C0))
N#define PWM1_2_INTEN_R          (*((volatile uint32_t *)0x400290C4))
N#define PWM1_2_RIS_R            (*((volatile uint32_t *)0x400290C8))
N#define PWM1_2_ISC_R            (*((volatile uint32_t *)0x400290CC))
N#define PWM1_2_LOAD_R           (*((volatile uint32_t *)0x400290D0))
N#define PWM1_2_COUNT_R          (*((volatile uint32_t *)0x400290D4))
N#define PWM1_2_CMPA_R           (*((volatile uint32_t *)0x400290D8))
N#define PWM1_2_CMPB_R           (*((volatile uint32_t *)0x400290DC))
N#define PWM1_2_GENA_R           (*((volatile uint32_t *)0x400290E0))
N#define PWM1_2_GENB_R           (*((volatile uint32_t *)0x400290E4))
N#define PWM1_2_DBCTL_R          (*((volatile uint32_t *)0x400290E8))
N#define PWM1_2_DBRISE_R         (*((volatile uint32_t *)0x400290EC))
N#define PWM1_2_DBFALL_R         (*((volatile uint32_t *)0x400290F0))
N#define PWM1_2_FLTSRC0_R        (*((volatile uint32_t *)0x400290F4))
N#define PWM1_2_FLTSRC1_R        (*((volatile uint32_t *)0x400290F8))
N#define PWM1_2_MINFLTPER_R      (*((volatile uint32_t *)0x400290FC))
N#define PWM1_3_CTL_R            (*((volatile uint32_t *)0x40029100))
N#define PWM1_3_INTEN_R          (*((volatile uint32_t *)0x40029104))
N#define PWM1_3_RIS_R            (*((volatile uint32_t *)0x40029108))
N#define PWM1_3_ISC_R            (*((volatile uint32_t *)0x4002910C))
N#define PWM1_3_LOAD_R           (*((volatile uint32_t *)0x40029110))
N#define PWM1_3_COUNT_R          (*((volatile uint32_t *)0x40029114))
N#define PWM1_3_CMPA_R           (*((volatile uint32_t *)0x40029118))
N#define PWM1_3_CMPB_R           (*((volatile uint32_t *)0x4002911C))
N#define PWM1_3_GENA_R           (*((volatile uint32_t *)0x40029120))
N#define PWM1_3_GENB_R           (*((volatile uint32_t *)0x40029124))
N#define PWM1_3_DBCTL_R          (*((volatile uint32_t *)0x40029128))
N#define PWM1_3_DBRISE_R         (*((volatile uint32_t *)0x4002912C))
N#define PWM1_3_DBFALL_R         (*((volatile uint32_t *)0x40029130))
N#define PWM1_3_FLTSRC0_R        (*((volatile uint32_t *)0x40029134))
N#define PWM1_3_FLTSRC1_R        (*((volatile uint32_t *)0x40029138))
N#define PWM1_3_MINFLTPER_R      (*((volatile uint32_t *)0x4002913C))
N#define PWM1_0_FLTSEN_R         (*((volatile uint32_t *)0x40029800))
N#define PWM1_0_FLTSTAT0_R       (*((volatile uint32_t *)0x40029804))
N#define PWM1_0_FLTSTAT1_R       (*((volatile uint32_t *)0x40029808))
N#define PWM1_1_FLTSEN_R         (*((volatile uint32_t *)0x40029880))
N#define PWM1_1_FLTSTAT0_R       (*((volatile uint32_t *)0x40029884))
N#define PWM1_1_FLTSTAT1_R       (*((volatile uint32_t *)0x40029888))
N#define PWM1_2_FLTSTAT0_R       (*((volatile uint32_t *)0x40029904))
N#define PWM1_2_FLTSTAT1_R       (*((volatile uint32_t *)0x40029908))
N#define PWM1_3_FLTSTAT0_R       (*((volatile uint32_t *)0x40029984))
N#define PWM1_3_FLTSTAT1_R       (*((volatile uint32_t *)0x40029988))
N#define PWM1_PP_R               (*((volatile uint32_t *)0x40029FC0))
N
N//*****************************************************************************
N//
N// QEI registers (QEI0)
N//
N//*****************************************************************************
N#define QEI0_CTL_R              (*((volatile uint32_t *)0x4002C000))
N#define QEI0_STAT_R             (*((volatile uint32_t *)0x4002C004))
N#define QEI0_POS_R              (*((volatile uint32_t *)0x4002C008))
N#define QEI0_MAXPOS_R           (*((volatile uint32_t *)0x4002C00C))
N#define QEI0_LOAD_R             (*((volatile uint32_t *)0x4002C010))
N#define QEI0_TIME_R             (*((volatile uint32_t *)0x4002C014))
N#define QEI0_COUNT_R            (*((volatile uint32_t *)0x4002C018))
N#define QEI0_SPEED_R            (*((volatile uint32_t *)0x4002C01C))
N#define QEI0_INTEN_R            (*((volatile uint32_t *)0x4002C020))
N#define QEI0_RIS_R              (*((volatile uint32_t *)0x4002C024))
N#define QEI0_ISC_R              (*((volatile uint32_t *)0x4002C028))
N
N//*****************************************************************************
N//
N// QEI registers (QEI1)
N//
N//*****************************************************************************
N#define QEI1_CTL_R              (*((volatile uint32_t *)0x4002D000))
N#define QEI1_STAT_R             (*((volatile uint32_t *)0x4002D004))
N#define QEI1_POS_R              (*((volatile uint32_t *)0x4002D008))
N#define QEI1_MAXPOS_R           (*((volatile uint32_t *)0x4002D00C))
N#define QEI1_LOAD_R             (*((volatile uint32_t *)0x4002D010))
N#define QEI1_TIME_R             (*((volatile uint32_t *)0x4002D014))
N#define QEI1_COUNT_R            (*((volatile uint32_t *)0x4002D018))
N#define QEI1_SPEED_R            (*((volatile uint32_t *)0x4002D01C))
N#define QEI1_INTEN_R            (*((volatile uint32_t *)0x4002D020))
N#define QEI1_RIS_R              (*((volatile uint32_t *)0x4002D024))
N#define QEI1_ISC_R              (*((volatile uint32_t *)0x4002D028))
N
N//*****************************************************************************
N//
N// Timer registers (TIMER0)
N//
N//*****************************************************************************
N#define TIMER0_CFG_R            (*((volatile uint32_t *)0x40030000))
N#define TIMER0_TAMR_R           (*((volatile uint32_t *)0x40030004))
N#define TIMER0_TBMR_R           (*((volatile uint32_t *)0x40030008))
N#define TIMER0_CTL_R            (*((volatile uint32_t *)0x4003000C))
N#define TIMER0_SYNC_R           (*((volatile uint32_t *)0x40030010))
N#define TIMER0_IMR_R            (*((volatile uint32_t *)0x40030018))
N#define TIMER0_RIS_R            (*((volatile uint32_t *)0x4003001C))
N#define TIMER0_MIS_R            (*((volatile uint32_t *)0x40030020))
N#define TIMER0_ICR_R            (*((volatile uint32_t *)0x40030024))
N#define TIMER0_TAILR_R          (*((volatile uint32_t *)0x40030028))
N#define TIMER0_TBILR_R          (*((volatile uint32_t *)0x4003002C))
N#define TIMER0_TAMATCHR_R       (*((volatile uint32_t *)0x40030030))
N#define TIMER0_TBMATCHR_R       (*((volatile uint32_t *)0x40030034))
N#define TIMER0_TAPR_R           (*((volatile uint32_t *)0x40030038))
N#define TIMER0_TBPR_R           (*((volatile uint32_t *)0x4003003C))
N#define TIMER0_TAPMR_R          (*((volatile uint32_t *)0x40030040))
N#define TIMER0_TBPMR_R          (*((volatile uint32_t *)0x40030044))
N#define TIMER0_TAR_R            (*((volatile uint32_t *)0x40030048))
N#define TIMER0_TBR_R            (*((volatile uint32_t *)0x4003004C))
N#define TIMER0_TAV_R            (*((volatile uint32_t *)0x40030050))
N#define TIMER0_TBV_R            (*((volatile uint32_t *)0x40030054))
N#define TIMER0_RTCPD_R          (*((volatile uint32_t *)0x40030058))
N#define TIMER0_TAPS_R           (*((volatile uint32_t *)0x4003005C))
N#define TIMER0_TBPS_R           (*((volatile uint32_t *)0x40030060))
N#define TIMER0_TAPV_R           (*((volatile uint32_t *)0x40030064))
N#define TIMER0_TBPV_R           (*((volatile uint32_t *)0x40030068))
N#define TIMER0_PP_R             (*((volatile uint32_t *)0x40030FC0))
N
N//*****************************************************************************
N//
N// Timer registers (TIMER1)
N//
N//*****************************************************************************
N#define TIMER1_CFG_R            (*((volatile uint32_t *)0x40031000))
N#define TIMER1_TAMR_R           (*((volatile uint32_t *)0x40031004))
N#define TIMER1_TBMR_R           (*((volatile uint32_t *)0x40031008))
N#define TIMER1_CTL_R            (*((volatile uint32_t *)0x4003100C))
N#define TIMER1_SYNC_R           (*((volatile uint32_t *)0x40031010))
N#define TIMER1_IMR_R            (*((volatile uint32_t *)0x40031018))
N#define TIMER1_RIS_R            (*((volatile uint32_t *)0x4003101C))
N#define TIMER1_MIS_R            (*((volatile uint32_t *)0x40031020))
N#define TIMER1_ICR_R            (*((volatile uint32_t *)0x40031024))
N#define TIMER1_TAILR_R          (*((volatile uint32_t *)0x40031028))
N#define TIMER1_TBILR_R          (*((volatile uint32_t *)0x4003102C))
N#define TIMER1_TAMATCHR_R       (*((volatile uint32_t *)0x40031030))
N#define TIMER1_TBMATCHR_R       (*((volatile uint32_t *)0x40031034))
N#define TIMER1_TAPR_R           (*((volatile uint32_t *)0x40031038))
N#define TIMER1_TBPR_R           (*((volatile uint32_t *)0x4003103C))
N#define TIMER1_TAPMR_R          (*((volatile uint32_t *)0x40031040))
N#define TIMER1_TBPMR_R          (*((volatile uint32_t *)0x40031044))
N#define TIMER1_TAR_R            (*((volatile uint32_t *)0x40031048))
N#define TIMER1_TBR_R            (*((volatile uint32_t *)0x4003104C))
N#define TIMER1_TAV_R            (*((volatile uint32_t *)0x40031050))
N#define TIMER1_TBV_R            (*((volatile uint32_t *)0x40031054))
N#define TIMER1_RTCPD_R          (*((volatile uint32_t *)0x40031058))
N#define TIMER1_TAPS_R           (*((volatile uint32_t *)0x4003105C))
N#define TIMER1_TBPS_R           (*((volatile uint32_t *)0x40031060))
N#define TIMER1_TAPV_R           (*((volatile uint32_t *)0x40031064))
N#define TIMER1_TBPV_R           (*((volatile uint32_t *)0x40031068))
N#define TIMER1_PP_R             (*((volatile uint32_t *)0x40031FC0))
N
N//*****************************************************************************
N//
N// Timer registers (TIMER2)
N//
N//*****************************************************************************
N#define TIMER2_CFG_R            (*((volatile uint32_t *)0x40032000))
N#define TIMER2_TAMR_R           (*((volatile uint32_t *)0x40032004))
N#define TIMER2_TBMR_R           (*((volatile uint32_t *)0x40032008))
N#define TIMER2_CTL_R            (*((volatile uint32_t *)0x4003200C))
N#define TIMER2_SYNC_R           (*((volatile uint32_t *)0x40032010))
N#define TIMER2_IMR_R            (*((volatile uint32_t *)0x40032018))
N#define TIMER2_RIS_R            (*((volatile uint32_t *)0x4003201C))
N#define TIMER2_MIS_R            (*((volatile uint32_t *)0x40032020))
N#define TIMER2_ICR_R            (*((volatile uint32_t *)0x40032024))
N#define TIMER2_TAILR_R          (*((volatile uint32_t *)0x40032028))
N#define TIMER2_TBILR_R          (*((volatile uint32_t *)0x4003202C))
N#define TIMER2_TAMATCHR_R       (*((volatile uint32_t *)0x40032030))
N#define TIMER2_TBMATCHR_R       (*((volatile uint32_t *)0x40032034))
N#define TIMER2_TAPR_R           (*((volatile uint32_t *)0x40032038))
N#define TIMER2_TBPR_R           (*((volatile uint32_t *)0x4003203C))
N#define TIMER2_TAPMR_R          (*((volatile uint32_t *)0x40032040))
N#define TIMER2_TBPMR_R          (*((volatile uint32_t *)0x40032044))
N#define TIMER2_TAR_R            (*((volatile uint32_t *)0x40032048))
N#define TIMER2_TBR_R            (*((volatile uint32_t *)0x4003204C))
N#define TIMER2_TAV_R            (*((volatile uint32_t *)0x40032050))
N#define TIMER2_TBV_R            (*((volatile uint32_t *)0x40032054))
N#define TIMER2_RTCPD_R          (*((volatile uint32_t *)0x40032058))
N#define TIMER2_TAPS_R           (*((volatile uint32_t *)0x4003205C))
N#define TIMER2_TBPS_R           (*((volatile uint32_t *)0x40032060))
N#define TIMER2_TAPV_R           (*((volatile uint32_t *)0x40032064))
N#define TIMER2_TBPV_R           (*((volatile uint32_t *)0x40032068))
N#define TIMER2_PP_R             (*((volatile uint32_t *)0x40032FC0))
N
N//*****************************************************************************
N//
N// Timer registers (TIMER3)
N//
N//*****************************************************************************
N#define TIMER3_CFG_R            (*((volatile uint32_t *)0x40033000))
N#define TIMER3_TAMR_R           (*((volatile uint32_t *)0x40033004))
N#define TIMER3_TBMR_R           (*((volatile uint32_t *)0x40033008))
N#define TIMER3_CTL_R            (*((volatile uint32_t *)0x4003300C))
N#define TIMER3_SYNC_R           (*((volatile uint32_t *)0x40033010))
N#define TIMER3_IMR_R            (*((volatile uint32_t *)0x40033018))
N#define TIMER3_RIS_R            (*((volatile uint32_t *)0x4003301C))
N#define TIMER3_MIS_R            (*((volatile uint32_t *)0x40033020))
N#define TIMER3_ICR_R            (*((volatile uint32_t *)0x40033024))
N#define TIMER3_TAILR_R          (*((volatile uint32_t *)0x40033028))
N#define TIMER3_TBILR_R          (*((volatile uint32_t *)0x4003302C))
N#define TIMER3_TAMATCHR_R       (*((volatile uint32_t *)0x40033030))
N#define TIMER3_TBMATCHR_R       (*((volatile uint32_t *)0x40033034))
N#define TIMER3_TAPR_R           (*((volatile uint32_t *)0x40033038))
N#define TIMER3_TBPR_R           (*((volatile uint32_t *)0x4003303C))
N#define TIMER3_TAPMR_R          (*((volatile uint32_t *)0x40033040))
N#define TIMER3_TBPMR_R          (*((volatile uint32_t *)0x40033044))
N#define TIMER3_TAR_R            (*((volatile uint32_t *)0x40033048))
N#define TIMER3_TBR_R            (*((volatile uint32_t *)0x4003304C))
N#define TIMER3_TAV_R            (*((volatile uint32_t *)0x40033050))
N#define TIMER3_TBV_R            (*((volatile uint32_t *)0x40033054))
N#define TIMER3_RTCPD_R          (*((volatile uint32_t *)0x40033058))
N#define TIMER3_TAPS_R           (*((volatile uint32_t *)0x4003305C))
N#define TIMER3_TBPS_R           (*((volatile uint32_t *)0x40033060))
N#define TIMER3_TAPV_R           (*((volatile uint32_t *)0x40033064))
N#define TIMER3_TBPV_R           (*((volatile uint32_t *)0x40033068))
N#define TIMER3_PP_R             (*((volatile uint32_t *)0x40033FC0))
N
N//*****************************************************************************
N//
N// Timer registers (TIMER4)
N//
N//*****************************************************************************
N#define TIMER4_CFG_R            (*((volatile uint32_t *)0x40034000))
N#define TIMER4_TAMR_R           (*((volatile uint32_t *)0x40034004))
N#define TIMER4_TBMR_R           (*((volatile uint32_t *)0x40034008))
N#define TIMER4_CTL_R            (*((volatile uint32_t *)0x4003400C))
N#define TIMER4_SYNC_R           (*((volatile uint32_t *)0x40034010))
N#define TIMER4_IMR_R            (*((volatile uint32_t *)0x40034018))
N#define TIMER4_RIS_R            (*((volatile uint32_t *)0x4003401C))
N#define TIMER4_MIS_R            (*((volatile uint32_t *)0x40034020))
N#define TIMER4_ICR_R            (*((volatile uint32_t *)0x40034024))
N#define TIMER4_TAILR_R          (*((volatile uint32_t *)0x40034028))
N#define TIMER4_TBILR_R          (*((volatile uint32_t *)0x4003402C))
N#define TIMER4_TAMATCHR_R       (*((volatile uint32_t *)0x40034030))
N#define TIMER4_TBMATCHR_R       (*((volatile uint32_t *)0x40034034))
N#define TIMER4_TAPR_R           (*((volatile uint32_t *)0x40034038))
N#define TIMER4_TBPR_R           (*((volatile uint32_t *)0x4003403C))
N#define TIMER4_TAPMR_R          (*((volatile uint32_t *)0x40034040))
N#define TIMER4_TBPMR_R          (*((volatile uint32_t *)0x40034044))
N#define TIMER4_TAR_R            (*((volatile uint32_t *)0x40034048))
N#define TIMER4_TBR_R            (*((volatile uint32_t *)0x4003404C))
N#define TIMER4_TAV_R            (*((volatile uint32_t *)0x40034050))
N#define TIMER4_TBV_R            (*((volatile uint32_t *)0x40034054))
N#define TIMER4_RTCPD_R          (*((volatile uint32_t *)0x40034058))
N#define TIMER4_TAPS_R           (*((volatile uint32_t *)0x4003405C))
N#define TIMER4_TBPS_R           (*((volatile uint32_t *)0x40034060))
N#define TIMER4_TAPV_R           (*((volatile uint32_t *)0x40034064))
N#define TIMER4_TBPV_R           (*((volatile uint32_t *)0x40034068))
N#define TIMER4_PP_R             (*((volatile uint32_t *)0x40034FC0))
N
N//*****************************************************************************
N//
N// Timer registers (TIMER5)
N//
N//*****************************************************************************
N#define TIMER5_CFG_R            (*((volatile uint32_t *)0x40035000))
N#define TIMER5_TAMR_R           (*((volatile uint32_t *)0x40035004))
N#define TIMER5_TBMR_R           (*((volatile uint32_t *)0x40035008))
N#define TIMER5_CTL_R            (*((volatile uint32_t *)0x4003500C))
N#define TIMER5_SYNC_R           (*((volatile uint32_t *)0x40035010))
N#define TIMER5_IMR_R            (*((volatile uint32_t *)0x40035018))
N#define TIMER5_RIS_R            (*((volatile uint32_t *)0x4003501C))
N#define TIMER5_MIS_R            (*((volatile uint32_t *)0x40035020))
N#define TIMER5_ICR_R            (*((volatile uint32_t *)0x40035024))
N#define TIMER5_TAILR_R          (*((volatile uint32_t *)0x40035028))
N#define TIMER5_TBILR_R          (*((volatile uint32_t *)0x4003502C))
N#define TIMER5_TAMATCHR_R       (*((volatile uint32_t *)0x40035030))
N#define TIMER5_TBMATCHR_R       (*((volatile uint32_t *)0x40035034))
N#define TIMER5_TAPR_R           (*((volatile uint32_t *)0x40035038))
N#define TIMER5_TBPR_R           (*((volatile uint32_t *)0x4003503C))
N#define TIMER5_TAPMR_R          (*((volatile uint32_t *)0x40035040))
N#define TIMER5_TBPMR_R          (*((volatile uint32_t *)0x40035044))
N#define TIMER5_TAR_R            (*((volatile uint32_t *)0x40035048))
N#define TIMER5_TBR_R            (*((volatile uint32_t *)0x4003504C))
N#define TIMER5_TAV_R            (*((volatile uint32_t *)0x40035050))
N#define TIMER5_TBV_R            (*((volatile uint32_t *)0x40035054))
N#define TIMER5_RTCPD_R          (*((volatile uint32_t *)0x40035058))
N#define TIMER5_TAPS_R           (*((volatile uint32_t *)0x4003505C))
N#define TIMER5_TBPS_R           (*((volatile uint32_t *)0x40035060))
N#define TIMER5_TAPV_R           (*((volatile uint32_t *)0x40035064))
N#define TIMER5_TBPV_R           (*((volatile uint32_t *)0x40035068))
N#define TIMER5_PP_R             (*((volatile uint32_t *)0x40035FC0))
N
N//*****************************************************************************
N//
N// Timer registers (WTIMER0)
N//
N//*****************************************************************************
N#define WTIMER0_CFG_R           (*((volatile uint32_t *)0x40036000))
N#define WTIMER0_TAMR_R          (*((volatile uint32_t *)0x40036004))
N#define WTIMER0_TBMR_R          (*((volatile uint32_t *)0x40036008))
N#define WTIMER0_CTL_R           (*((volatile uint32_t *)0x4003600C))
N#define WTIMER0_SYNC_R          (*((volatile uint32_t *)0x40036010))
N#define WTIMER0_IMR_R           (*((volatile uint32_t *)0x40036018))
N#define WTIMER0_RIS_R           (*((volatile uint32_t *)0x4003601C))
N#define WTIMER0_MIS_R           (*((volatile uint32_t *)0x40036020))
N#define WTIMER0_ICR_R           (*((volatile uint32_t *)0x40036024))
N#define WTIMER0_TAILR_R         (*((volatile uint32_t *)0x40036028))
N#define WTIMER0_TBILR_R         (*((volatile uint32_t *)0x4003602C))
N#define WTIMER0_TAMATCHR_R      (*((volatile uint32_t *)0x40036030))
N#define WTIMER0_TBMATCHR_R      (*((volatile uint32_t *)0x40036034))
N#define WTIMER0_TAPR_R          (*((volatile uint32_t *)0x40036038))
N#define WTIMER0_TBPR_R          (*((volatile uint32_t *)0x4003603C))
N#define WTIMER0_TAPMR_R         (*((volatile uint32_t *)0x40036040))
N#define WTIMER0_TBPMR_R         (*((volatile uint32_t *)0x40036044))
N#define WTIMER0_TAR_R           (*((volatile uint32_t *)0x40036048))
N#define WTIMER0_TBR_R           (*((volatile uint32_t *)0x4003604C))
N#define WTIMER0_TAV_R           (*((volatile uint32_t *)0x40036050))
N#define WTIMER0_TBV_R           (*((volatile uint32_t *)0x40036054))
N#define WTIMER0_RTCPD_R         (*((volatile uint32_t *)0x40036058))
N#define WTIMER0_TAPS_R          (*((volatile uint32_t *)0x4003605C))
N#define WTIMER0_TBPS_R          (*((volatile uint32_t *)0x40036060))
N#define WTIMER0_TAPV_R          (*((volatile uint32_t *)0x40036064))
N#define WTIMER0_TBPV_R          (*((volatile uint32_t *)0x40036068))
N#define WTIMER0_PP_R            (*((volatile uint32_t *)0x40036FC0))
N
N//*****************************************************************************
N//
N// Timer registers (WTIMER1)
N//
N//*****************************************************************************
N#define WTIMER1_CFG_R           (*((volatile uint32_t *)0x40037000))
N#define WTIMER1_TAMR_R          (*((volatile uint32_t *)0x40037004))
N#define WTIMER1_TBMR_R          (*((volatile uint32_t *)0x40037008))
N#define WTIMER1_CTL_R           (*((volatile uint32_t *)0x4003700C))
N#define WTIMER1_SYNC_R          (*((volatile uint32_t *)0x40037010))
N#define WTIMER1_IMR_R           (*((volatile uint32_t *)0x40037018))
N#define WTIMER1_RIS_R           (*((volatile uint32_t *)0x4003701C))
N#define WTIMER1_MIS_R           (*((volatile uint32_t *)0x40037020))
N#define WTIMER1_ICR_R           (*((volatile uint32_t *)0x40037024))
N#define WTIMER1_TAILR_R         (*((volatile uint32_t *)0x40037028))
N#define WTIMER1_TBILR_R         (*((volatile uint32_t *)0x4003702C))
N#define WTIMER1_TAMATCHR_R      (*((volatile uint32_t *)0x40037030))
N#define WTIMER1_TBMATCHR_R      (*((volatile uint32_t *)0x40037034))
N#define WTIMER1_TAPR_R          (*((volatile uint32_t *)0x40037038))
N#define WTIMER1_TBPR_R          (*((volatile uint32_t *)0x4003703C))
N#define WTIMER1_TAPMR_R         (*((volatile uint32_t *)0x40037040))
N#define WTIMER1_TBPMR_R         (*((volatile uint32_t *)0x40037044))
N#define WTIMER1_TAR_R           (*((volatile uint32_t *)0x40037048))
N#define WTIMER1_TBR_R           (*((volatile uint32_t *)0x4003704C))
N#define WTIMER1_TAV_R           (*((volatile uint32_t *)0x40037050))
N#define WTIMER1_TBV_R           (*((volatile uint32_t *)0x40037054))
N#define WTIMER1_RTCPD_R         (*((volatile uint32_t *)0x40037058))
N#define WTIMER1_TAPS_R          (*((volatile uint32_t *)0x4003705C))
N#define WTIMER1_TBPS_R          (*((volatile uint32_t *)0x40037060))
N#define WTIMER1_TAPV_R          (*((volatile uint32_t *)0x40037064))
N#define WTIMER1_TBPV_R          (*((volatile uint32_t *)0x40037068))
N#define WTIMER1_PP_R            (*((volatile uint32_t *)0x40037FC0))
N
N//*****************************************************************************
N//
N// ADC registers (ADC0)
N//
N//*****************************************************************************
N#define ADC0_ACTSS_R            (*((volatile uint32_t *)0x40038000))
N#define ADC0_RIS_R              (*((volatile uint32_t *)0x40038004))
N#define ADC0_IM_R               (*((volatile uint32_t *)0x40038008))
N#define ADC0_ISC_R              (*((volatile uint32_t *)0x4003800C))
N#define ADC0_OSTAT_R            (*((volatile uint32_t *)0x40038010))
N#define ADC0_EMUX_R             (*((volatile uint32_t *)0x40038014))
N#define ADC0_USTAT_R            (*((volatile uint32_t *)0x40038018))
N#define ADC0_TSSEL_R            (*((volatile uint32_t *)0x4003801C))
N#define ADC0_SSPRI_R            (*((volatile uint32_t *)0x40038020))
N#define ADC0_SPC_R              (*((volatile uint32_t *)0x40038024))
N#define ADC0_PSSI_R             (*((volatile uint32_t *)0x40038028))
N#define ADC0_SAC_R              (*((volatile uint32_t *)0x40038030))
N#define ADC0_DCISC_R            (*((volatile uint32_t *)0x40038034))
N#define ADC0_CTL_R              (*((volatile uint32_t *)0x40038038))
N#define ADC0_SSMUX0_R           (*((volatile uint32_t *)0x40038040))
N#define ADC0_SSCTL0_R           (*((volatile uint32_t *)0x40038044))
N#define ADC0_SSFIFO0_R          (*((volatile uint32_t *)0x40038048))
N#define ADC0_SSFSTAT0_R         (*((volatile uint32_t *)0x4003804C))
N#define ADC0_SSOP0_R            (*((volatile uint32_t *)0x40038050))
N#define ADC0_SSDC0_R            (*((volatile uint32_t *)0x40038054))
N#define ADC0_SSMUX1_R           (*((volatile uint32_t *)0x40038060))
N#define ADC0_SSCTL1_R           (*((volatile uint32_t *)0x40038064))
N#define ADC0_SSFIFO1_R          (*((volatile uint32_t *)0x40038068))
N#define ADC0_SSFSTAT1_R         (*((volatile uint32_t *)0x4003806C))
N#define ADC0_SSOP1_R            (*((volatile uint32_t *)0x40038070))
N#define ADC0_SSDC1_R            (*((volatile uint32_t *)0x40038074))
N#define ADC0_SSMUX2_R           (*((volatile uint32_t *)0x40038080))
N#define ADC0_SSCTL2_R           (*((volatile uint32_t *)0x40038084))
N#define ADC0_SSFIFO2_R          (*((volatile uint32_t *)0x40038088))
N#define ADC0_SSFSTAT2_R         (*((volatile uint32_t *)0x4003808C))
N#define ADC0_SSOP2_R            (*((volatile uint32_t *)0x40038090))
N#define ADC0_SSDC2_R            (*((volatile uint32_t *)0x40038094))
N#define ADC0_SSMUX3_R           (*((volatile uint32_t *)0x400380A0))
N#define ADC0_SSCTL3_R           (*((volatile uint32_t *)0x400380A4))
N#define ADC0_SSFIFO3_R          (*((volatile uint32_t *)0x400380A8))
N#define ADC0_SSFSTAT3_R         (*((volatile uint32_t *)0x400380AC))
N#define ADC0_SSOP3_R            (*((volatile uint32_t *)0x400380B0))
N#define ADC0_SSDC3_R            (*((volatile uint32_t *)0x400380B4))
N#define ADC0_DCRIC_R            (*((volatile uint32_t *)0x40038D00))
N#define ADC0_DCCTL0_R           (*((volatile uint32_t *)0x40038E00))
N#define ADC0_DCCTL1_R           (*((volatile uint32_t *)0x40038E04))
N#define ADC0_DCCTL2_R           (*((volatile uint32_t *)0x40038E08))
N#define ADC0_DCCTL3_R           (*((volatile uint32_t *)0x40038E0C))
N#define ADC0_DCCTL4_R           (*((volatile uint32_t *)0x40038E10))
N#define ADC0_DCCTL5_R           (*((volatile uint32_t *)0x40038E14))
N#define ADC0_DCCTL6_R           (*((volatile uint32_t *)0x40038E18))
N#define ADC0_DCCTL7_R           (*((volatile uint32_t *)0x40038E1C))
N#define ADC0_DCCMP0_R           (*((volatile uint32_t *)0x40038E40))
N#define ADC0_DCCMP1_R           (*((volatile uint32_t *)0x40038E44))
N#define ADC0_DCCMP2_R           (*((volatile uint32_t *)0x40038E48))
N#define ADC0_DCCMP3_R           (*((volatile uint32_t *)0x40038E4C))
N#define ADC0_DCCMP4_R           (*((volatile uint32_t *)0x40038E50))
N#define ADC0_DCCMP5_R           (*((volatile uint32_t *)0x40038E54))
N#define ADC0_DCCMP6_R           (*((volatile uint32_t *)0x40038E58))
N#define ADC0_DCCMP7_R           (*((volatile uint32_t *)0x40038E5C))
N#define ADC0_PP_R               (*((volatile uint32_t *)0x40038FC0))
N#define ADC0_PC_R               (*((volatile uint32_t *)0x40038FC4))
N#define ADC0_CC_R               (*((volatile uint32_t *)0x40038FC8))
N
N//*****************************************************************************
N//
N// ADC registers (ADC1)
N//
N//*****************************************************************************
N#define ADC1_ACTSS_R            (*((volatile uint32_t *)0x40039000))
N#define ADC1_RIS_R              (*((volatile uint32_t *)0x40039004))
N#define ADC1_IM_R               (*((volatile uint32_t *)0x40039008))
N#define ADC1_ISC_R              (*((volatile uint32_t *)0x4003900C))
N#define ADC1_OSTAT_R            (*((volatile uint32_t *)0x40039010))
N#define ADC1_EMUX_R             (*((volatile uint32_t *)0x40039014))
N#define ADC1_USTAT_R            (*((volatile uint32_t *)0x40039018))
N#define ADC1_TSSEL_R            (*((volatile uint32_t *)0x4003901C))
N#define ADC1_SSPRI_R            (*((volatile uint32_t *)0x40039020))
N#define ADC1_SPC_R              (*((volatile uint32_t *)0x40039024))
N#define ADC1_PSSI_R             (*((volatile uint32_t *)0x40039028))
N#define ADC1_SAC_R              (*((volatile uint32_t *)0x40039030))
N#define ADC1_DCISC_R            (*((volatile uint32_t *)0x40039034))
N#define ADC1_CTL_R              (*((volatile uint32_t *)0x40039038))
N#define ADC1_SSMUX0_R           (*((volatile uint32_t *)0x40039040))
N#define ADC1_SSCTL0_R           (*((volatile uint32_t *)0x40039044))
N#define ADC1_SSFIFO0_R          (*((volatile uint32_t *)0x40039048))
N#define ADC1_SSFSTAT0_R         (*((volatile uint32_t *)0x4003904C))
N#define ADC1_SSOP0_R            (*((volatile uint32_t *)0x40039050))
N#define ADC1_SSDC0_R            (*((volatile uint32_t *)0x40039054))
N#define ADC1_SSMUX1_R           (*((volatile uint32_t *)0x40039060))
N#define ADC1_SSCTL1_R           (*((volatile uint32_t *)0x40039064))
N#define ADC1_SSFIFO1_R          (*((volatile uint32_t *)0x40039068))
N#define ADC1_SSFSTAT1_R         (*((volatile uint32_t *)0x4003906C))
N#define ADC1_SSOP1_R            (*((volatile uint32_t *)0x40039070))
N#define ADC1_SSDC1_R            (*((volatile uint32_t *)0x40039074))
N#define ADC1_SSMUX2_R           (*((volatile uint32_t *)0x40039080))
N#define ADC1_SSCTL2_R           (*((volatile uint32_t *)0x40039084))
N#define ADC1_SSFIFO2_R          (*((volatile uint32_t *)0x40039088))
N#define ADC1_SSFSTAT2_R         (*((volatile uint32_t *)0x4003908C))
N#define ADC1_SSOP2_R            (*((volatile uint32_t *)0x40039090))
N#define ADC1_SSDC2_R            (*((volatile uint32_t *)0x40039094))
N#define ADC1_SSMUX3_R           (*((volatile uint32_t *)0x400390A0))
N#define ADC1_SSCTL3_R           (*((volatile uint32_t *)0x400390A4))
N#define ADC1_SSFIFO3_R          (*((volatile uint32_t *)0x400390A8))
N#define ADC1_SSFSTAT3_R         (*((volatile uint32_t *)0x400390AC))
N#define ADC1_SSOP3_R            (*((volatile uint32_t *)0x400390B0))
N#define ADC1_SSDC3_R            (*((volatile uint32_t *)0x400390B4))
N#define ADC1_DCRIC_R            (*((volatile uint32_t *)0x40039D00))
N#define ADC1_DCCTL0_R           (*((volatile uint32_t *)0x40039E00))
N#define ADC1_DCCTL1_R           (*((volatile uint32_t *)0x40039E04))
N#define ADC1_DCCTL2_R           (*((volatile uint32_t *)0x40039E08))
N#define ADC1_DCCTL3_R           (*((volatile uint32_t *)0x40039E0C))
N#define ADC1_DCCTL4_R           (*((volatile uint32_t *)0x40039E10))
N#define ADC1_DCCTL5_R           (*((volatile uint32_t *)0x40039E14))
N#define ADC1_DCCTL6_R           (*((volatile uint32_t *)0x40039E18))
N#define ADC1_DCCTL7_R           (*((volatile uint32_t *)0x40039E1C))
N#define ADC1_DCCMP0_R           (*((volatile uint32_t *)0x40039E40))
N#define ADC1_DCCMP1_R           (*((volatile uint32_t *)0x40039E44))
N#define ADC1_DCCMP2_R           (*((volatile uint32_t *)0x40039E48))
N#define ADC1_DCCMP3_R           (*((volatile uint32_t *)0x40039E4C))
N#define ADC1_DCCMP4_R           (*((volatile uint32_t *)0x40039E50))
N#define ADC1_DCCMP5_R           (*((volatile uint32_t *)0x40039E54))
N#define ADC1_DCCMP6_R           (*((volatile uint32_t *)0x40039E58))
N#define ADC1_DCCMP7_R           (*((volatile uint32_t *)0x40039E5C))
N#define ADC1_PP_R               (*((volatile uint32_t *)0x40039FC0))
N#define ADC1_PC_R               (*((volatile uint32_t *)0x40039FC4))
N#define ADC1_CC_R               (*((volatile uint32_t *)0x40039FC8))
N
N//*****************************************************************************
N//
N// Comparator registers (COMP)
N//
N//*****************************************************************************
N#define COMP_ACMIS_R            (*((volatile uint32_t *)0x4003C000))
N#define COMP_ACRIS_R            (*((volatile uint32_t *)0x4003C004))
N#define COMP_ACINTEN_R          (*((volatile uint32_t *)0x4003C008))
N#define COMP_ACREFCTL_R         (*((volatile uint32_t *)0x4003C010))
N#define COMP_ACSTAT0_R          (*((volatile uint32_t *)0x4003C020))
N#define COMP_ACCTL0_R           (*((volatile uint32_t *)0x4003C024))
N#define COMP_ACSTAT1_R          (*((volatile uint32_t *)0x4003C040))
N#define COMP_ACCTL1_R           (*((volatile uint32_t *)0x4003C044))
N#define COMP_PP_R               (*((volatile uint32_t *)0x4003CFC0))
N
N//*****************************************************************************
N//
N// CAN registers (CAN0)
N//
N//*****************************************************************************
N#define CAN0_CTL_R              (*((volatile uint32_t *)0x40040000))
N#define CAN0_STS_R              (*((volatile uint32_t *)0x40040004))
N#define CAN0_ERR_R              (*((volatile uint32_t *)0x40040008))
N#define CAN0_BIT_R              (*((volatile uint32_t *)0x4004000C))
N#define CAN0_INT_R              (*((volatile uint32_t *)0x40040010))
N#define CAN0_TST_R              (*((volatile uint32_t *)0x40040014))
N#define CAN0_BRPE_R             (*((volatile uint32_t *)0x40040018))
N#define CAN0_IF1CRQ_R           (*((volatile uint32_t *)0x40040020))
N#define CAN0_IF1CMSK_R          (*((volatile uint32_t *)0x40040024))
N#define CAN0_IF1MSK1_R          (*((volatile uint32_t *)0x40040028))
N#define CAN0_IF1MSK2_R          (*((volatile uint32_t *)0x4004002C))
N#define CAN0_IF1ARB1_R          (*((volatile uint32_t *)0x40040030))
N#define CAN0_IF1ARB2_R          (*((volatile uint32_t *)0x40040034))
N#define CAN0_IF1MCTL_R          (*((volatile uint32_t *)0x40040038))
N#define CAN0_IF1DA1_R           (*((volatile uint32_t *)0x4004003C))
N#define CAN0_IF1DA2_R           (*((volatile uint32_t *)0x40040040))
N#define CAN0_IF1DB1_R           (*((volatile uint32_t *)0x40040044))
N#define CAN0_IF1DB2_R           (*((volatile uint32_t *)0x40040048))
N#define CAN0_IF2CRQ_R           (*((volatile uint32_t *)0x40040080))
N#define CAN0_IF2CMSK_R          (*((volatile uint32_t *)0x40040084))
N#define CAN0_IF2MSK1_R          (*((volatile uint32_t *)0x40040088))
N#define CAN0_IF2MSK2_R          (*((volatile uint32_t *)0x4004008C))
N#define CAN0_IF2ARB1_R          (*((volatile uint32_t *)0x40040090))
N#define CAN0_IF2ARB2_R          (*((volatile uint32_t *)0x40040094))
N#define CAN0_IF2MCTL_R          (*((volatile uint32_t *)0x40040098))
N#define CAN0_IF2DA1_R           (*((volatile uint32_t *)0x4004009C))
N#define CAN0_IF2DA2_R           (*((volatile uint32_t *)0x400400A0))
N#define CAN0_IF2DB1_R           (*((volatile uint32_t *)0x400400A4))
N#define CAN0_IF2DB2_R           (*((volatile uint32_t *)0x400400A8))
N#define CAN0_TXRQ1_R            (*((volatile uint32_t *)0x40040100))
N#define CAN0_TXRQ2_R            (*((volatile uint32_t *)0x40040104))
N#define CAN0_NWDA1_R            (*((volatile uint32_t *)0x40040120))
N#define CAN0_NWDA2_R            (*((volatile uint32_t *)0x40040124))
N#define CAN0_MSG1INT_R          (*((volatile uint32_t *)0x40040140))
N#define CAN0_MSG2INT_R          (*((volatile uint32_t *)0x40040144))
N#define CAN0_MSG1VAL_R          (*((volatile uint32_t *)0x40040160))
N#define CAN0_MSG2VAL_R          (*((volatile uint32_t *)0x40040164))
N
N//*****************************************************************************
N//
N// CAN registers (CAN1)
N//
N//*****************************************************************************
N#define CAN1_CTL_R              (*((volatile uint32_t *)0x40041000))
N#define CAN1_STS_R              (*((volatile uint32_t *)0x40041004))
N#define CAN1_ERR_R              (*((volatile uint32_t *)0x40041008))
N#define CAN1_BIT_R              (*((volatile uint32_t *)0x4004100C))
N#define CAN1_INT_R              (*((volatile uint32_t *)0x40041010))
N#define CAN1_TST_R              (*((volatile uint32_t *)0x40041014))
N#define CAN1_BRPE_R             (*((volatile uint32_t *)0x40041018))
N#define CAN1_IF1CRQ_R           (*((volatile uint32_t *)0x40041020))
N#define CAN1_IF1CMSK_R          (*((volatile uint32_t *)0x40041024))
N#define CAN1_IF1MSK1_R          (*((volatile uint32_t *)0x40041028))
N#define CAN1_IF1MSK2_R          (*((volatile uint32_t *)0x4004102C))
N#define CAN1_IF1ARB1_R          (*((volatile uint32_t *)0x40041030))
N#define CAN1_IF1ARB2_R          (*((volatile uint32_t *)0x40041034))
N#define CAN1_IF1MCTL_R          (*((volatile uint32_t *)0x40041038))
N#define CAN1_IF1DA1_R           (*((volatile uint32_t *)0x4004103C))
N#define CAN1_IF1DA2_R           (*((volatile uint32_t *)0x40041040))
N#define CAN1_IF1DB1_R           (*((volatile uint32_t *)0x40041044))
N#define CAN1_IF1DB2_R           (*((volatile uint32_t *)0x40041048))
N#define CAN1_IF2CRQ_R           (*((volatile uint32_t *)0x40041080))
N#define CAN1_IF2CMSK_R          (*((volatile uint32_t *)0x40041084))
N#define CAN1_IF2MSK1_R          (*((volatile uint32_t *)0x40041088))
N#define CAN1_IF2MSK2_R          (*((volatile uint32_t *)0x4004108C))
N#define CAN1_IF2ARB1_R          (*((volatile uint32_t *)0x40041090))
N#define CAN1_IF2ARB2_R          (*((volatile uint32_t *)0x40041094))
N#define CAN1_IF2MCTL_R          (*((volatile uint32_t *)0x40041098))
N#define CAN1_IF2DA1_R           (*((volatile uint32_t *)0x4004109C))
N#define CAN1_IF2DA2_R           (*((volatile uint32_t *)0x400410A0))
N#define CAN1_IF2DB1_R           (*((volatile uint32_t *)0x400410A4))
N#define CAN1_IF2DB2_R           (*((volatile uint32_t *)0x400410A8))
N#define CAN1_TXRQ1_R            (*((volatile uint32_t *)0x40041100))
N#define CAN1_TXRQ2_R            (*((volatile uint32_t *)0x40041104))
N#define CAN1_NWDA1_R            (*((volatile uint32_t *)0x40041120))
N#define CAN1_NWDA2_R            (*((volatile uint32_t *)0x40041124))
N#define CAN1_MSG1INT_R          (*((volatile uint32_t *)0x40041140))
N#define CAN1_MSG2INT_R          (*((volatile uint32_t *)0x40041144))
N#define CAN1_MSG1VAL_R          (*((volatile uint32_t *)0x40041160))
N#define CAN1_MSG2VAL_R          (*((volatile uint32_t *)0x40041164))
N
N//*****************************************************************************
N//
N// Timer registers (WTIMER2)
N//
N//*****************************************************************************
N#define WTIMER2_CFG_R           (*((volatile uint32_t *)0x4004C000))
N#define WTIMER2_TAMR_R          (*((volatile uint32_t *)0x4004C004))
N#define WTIMER2_TBMR_R          (*((volatile uint32_t *)0x4004C008))
N#define WTIMER2_CTL_R           (*((volatile uint32_t *)0x4004C00C))
N#define WTIMER2_SYNC_R          (*((volatile uint32_t *)0x4004C010))
N#define WTIMER2_IMR_R           (*((volatile uint32_t *)0x4004C018))
N#define WTIMER2_RIS_R           (*((volatile uint32_t *)0x4004C01C))
N#define WTIMER2_MIS_R           (*((volatile uint32_t *)0x4004C020))
N#define WTIMER2_ICR_R           (*((volatile uint32_t *)0x4004C024))
N#define WTIMER2_TAILR_R         (*((volatile uint32_t *)0x4004C028))
N#define WTIMER2_TBILR_R         (*((volatile uint32_t *)0x4004C02C))
N#define WTIMER2_TAMATCHR_R      (*((volatile uint32_t *)0x4004C030))
N#define WTIMER2_TBMATCHR_R      (*((volatile uint32_t *)0x4004C034))
N#define WTIMER2_TAPR_R          (*((volatile uint32_t *)0x4004C038))
N#define WTIMER2_TBPR_R          (*((volatile uint32_t *)0x4004C03C))
N#define WTIMER2_TAPMR_R         (*((volatile uint32_t *)0x4004C040))
N#define WTIMER2_TBPMR_R         (*((volatile uint32_t *)0x4004C044))
N#define WTIMER2_TAR_R           (*((volatile uint32_t *)0x4004C048))
N#define WTIMER2_TBR_R           (*((volatile uint32_t *)0x4004C04C))
N#define WTIMER2_TAV_R           (*((volatile uint32_t *)0x4004C050))
N#define WTIMER2_TBV_R           (*((volatile uint32_t *)0x4004C054))
N#define WTIMER2_RTCPD_R         (*((volatile uint32_t *)0x4004C058))
N#define WTIMER2_TAPS_R          (*((volatile uint32_t *)0x4004C05C))
N#define WTIMER2_TBPS_R          (*((volatile uint32_t *)0x4004C060))
N#define WTIMER2_TAPV_R          (*((volatile uint32_t *)0x4004C064))
N#define WTIMER2_TBPV_R          (*((volatile uint32_t *)0x4004C068))
N#define WTIMER2_PP_R            (*((volatile uint32_t *)0x4004CFC0))
N
N//*****************************************************************************
N//
N// Timer registers (WTIMER3)
N//
N//*****************************************************************************
N#define WTIMER3_CFG_R           (*((volatile uint32_t *)0x4004D000))
N#define WTIMER3_TAMR_R          (*((volatile uint32_t *)0x4004D004))
N#define WTIMER3_TBMR_R          (*((volatile uint32_t *)0x4004D008))
N#define WTIMER3_CTL_R           (*((volatile uint32_t *)0x4004D00C))
N#define WTIMER3_SYNC_R          (*((volatile uint32_t *)0x4004D010))
N#define WTIMER3_IMR_R           (*((volatile uint32_t *)0x4004D018))
N#define WTIMER3_RIS_R           (*((volatile uint32_t *)0x4004D01C))
N#define WTIMER3_MIS_R           (*((volatile uint32_t *)0x4004D020))
N#define WTIMER3_ICR_R           (*((volatile uint32_t *)0x4004D024))
N#define WTIMER3_TAILR_R         (*((volatile uint32_t *)0x4004D028))
N#define WTIMER3_TBILR_R         (*((volatile uint32_t *)0x4004D02C))
N#define WTIMER3_TAMATCHR_R      (*((volatile uint32_t *)0x4004D030))
N#define WTIMER3_TBMATCHR_R      (*((volatile uint32_t *)0x4004D034))
N#define WTIMER3_TAPR_R          (*((volatile uint32_t *)0x4004D038))
N#define WTIMER3_TBPR_R          (*((volatile uint32_t *)0x4004D03C))
N#define WTIMER3_TAPMR_R         (*((volatile uint32_t *)0x4004D040))
N#define WTIMER3_TBPMR_R         (*((volatile uint32_t *)0x4004D044))
N#define WTIMER3_TAR_R           (*((volatile uint32_t *)0x4004D048))
N#define WTIMER3_TBR_R           (*((volatile uint32_t *)0x4004D04C))
N#define WTIMER3_TAV_R           (*((volatile uint32_t *)0x4004D050))
N#define WTIMER3_TBV_R           (*((volatile uint32_t *)0x4004D054))
N#define WTIMER3_RTCPD_R         (*((volatile uint32_t *)0x4004D058))
N#define WTIMER3_TAPS_R          (*((volatile uint32_t *)0x4004D05C))
N#define WTIMER3_TBPS_R          (*((volatile uint32_t *)0x4004D060))
N#define WTIMER3_TAPV_R          (*((volatile uint32_t *)0x4004D064))
N#define WTIMER3_TBPV_R          (*((volatile uint32_t *)0x4004D068))
N#define WTIMER3_PP_R            (*((volatile uint32_t *)0x4004DFC0))
N
N//*****************************************************************************
N//
N// Timer registers (WTIMER4)
N//
N//*****************************************************************************
N#define WTIMER4_CFG_R           (*((volatile uint32_t *)0x4004E000))
N#define WTIMER4_TAMR_R          (*((volatile uint32_t *)0x4004E004))
N#define WTIMER4_TBMR_R          (*((volatile uint32_t *)0x4004E008))
N#define WTIMER4_CTL_R           (*((volatile uint32_t *)0x4004E00C))
N#define WTIMER4_SYNC_R          (*((volatile uint32_t *)0x4004E010))
N#define WTIMER4_IMR_R           (*((volatile uint32_t *)0x4004E018))
N#define WTIMER4_RIS_R           (*((volatile uint32_t *)0x4004E01C))
N#define WTIMER4_MIS_R           (*((volatile uint32_t *)0x4004E020))
N#define WTIMER4_ICR_R           (*((volatile uint32_t *)0x4004E024))
N#define WTIMER4_TAILR_R         (*((volatile uint32_t *)0x4004E028))
N#define WTIMER4_TBILR_R         (*((volatile uint32_t *)0x4004E02C))
N#define WTIMER4_TAMATCHR_R      (*((volatile uint32_t *)0x4004E030))
N#define WTIMER4_TBMATCHR_R      (*((volatile uint32_t *)0x4004E034))
N#define WTIMER4_TAPR_R          (*((volatile uint32_t *)0x4004E038))
N#define WTIMER4_TBPR_R          (*((volatile uint32_t *)0x4004E03C))
N#define WTIMER4_TAPMR_R         (*((volatile uint32_t *)0x4004E040))
N#define WTIMER4_TBPMR_R         (*((volatile uint32_t *)0x4004E044))
N#define WTIMER4_TAR_R           (*((volatile uint32_t *)0x4004E048))
N#define WTIMER4_TBR_R           (*((volatile uint32_t *)0x4004E04C))
N#define WTIMER4_TAV_R           (*((volatile uint32_t *)0x4004E050))
N#define WTIMER4_TBV_R           (*((volatile uint32_t *)0x4004E054))
N#define WTIMER4_RTCPD_R         (*((volatile uint32_t *)0x4004E058))
N#define WTIMER4_TAPS_R          (*((volatile uint32_t *)0x4004E05C))
N#define WTIMER4_TBPS_R          (*((volatile uint32_t *)0x4004E060))
N#define WTIMER4_TAPV_R          (*((volatile uint32_t *)0x4004E064))
N#define WTIMER4_TBPV_R          (*((volatile uint32_t *)0x4004E068))
N#define WTIMER4_PP_R            (*((volatile uint32_t *)0x4004EFC0))
N
N//*****************************************************************************
N//
N// Timer registers (WTIMER5)
N//
N//*****************************************************************************
N#define WTIMER5_CFG_R           (*((volatile uint32_t *)0x4004F000))
N#define WTIMER5_TAMR_R          (*((volatile uint32_t *)0x4004F004))
N#define WTIMER5_TBMR_R          (*((volatile uint32_t *)0x4004F008))
N#define WTIMER5_CTL_R           (*((volatile uint32_t *)0x4004F00C))
N#define WTIMER5_SYNC_R          (*((volatile uint32_t *)0x4004F010))
N#define WTIMER5_IMR_R           (*((volatile uint32_t *)0x4004F018))
N#define WTIMER5_RIS_R           (*((volatile uint32_t *)0x4004F01C))
N#define WTIMER5_MIS_R           (*((volatile uint32_t *)0x4004F020))
N#define WTIMER5_ICR_R           (*((volatile uint32_t *)0x4004F024))
N#define WTIMER5_TAILR_R         (*((volatile uint32_t *)0x4004F028))
N#define WTIMER5_TBILR_R         (*((volatile uint32_t *)0x4004F02C))
N#define WTIMER5_TAMATCHR_R      (*((volatile uint32_t *)0x4004F030))
N#define WTIMER5_TBMATCHR_R      (*((volatile uint32_t *)0x4004F034))
N#define WTIMER5_TAPR_R          (*((volatile uint32_t *)0x4004F038))
N#define WTIMER5_TBPR_R          (*((volatile uint32_t *)0x4004F03C))
N#define WTIMER5_TAPMR_R         (*((volatile uint32_t *)0x4004F040))
N#define WTIMER5_TBPMR_R         (*((volatile uint32_t *)0x4004F044))
N#define WTIMER5_TAR_R           (*((volatile uint32_t *)0x4004F048))
N#define WTIMER5_TBR_R           (*((volatile uint32_t *)0x4004F04C))
N#define WTIMER5_TAV_R           (*((volatile uint32_t *)0x4004F050))
N#define WTIMER5_TBV_R           (*((volatile uint32_t *)0x4004F054))
N#define WTIMER5_RTCPD_R         (*((volatile uint32_t *)0x4004F058))
N#define WTIMER5_TAPS_R          (*((volatile uint32_t *)0x4004F05C))
N#define WTIMER5_TBPS_R          (*((volatile uint32_t *)0x4004F060))
N#define WTIMER5_TAPV_R          (*((volatile uint32_t *)0x4004F064))
N#define WTIMER5_TBPV_R          (*((volatile uint32_t *)0x4004F068))
N#define WTIMER5_PP_R            (*((volatile uint32_t *)0x4004FFC0))
N
N//*****************************************************************************
N//
N// Univeral Serial Bus registers (USB0)
N//
N//*****************************************************************************
N#define USB0_FADDR_R            (*((volatile uint8_t *)0x40050000))
N#define USB0_POWER_R            (*((volatile uint8_t *)0x40050001))
N#define USB0_TXIS_R             (*((volatile uint16_t *)0x40050002))
N#define USB0_RXIS_R             (*((volatile uint16_t *)0x40050004))
N#define USB0_TXIE_R             (*((volatile uint16_t *)0x40050006))
N#define USB0_RXIE_R             (*((volatile uint16_t *)0x40050008))
N#define USB0_IS_R               (*((volatile uint8_t *)0x4005000A))
N#define USB0_IE_R               (*((volatile uint8_t *)0x4005000B))
N#define USB0_FRAME_R            (*((volatile uint16_t *)0x4005000C))
N#define USB0_EPIDX_R            (*((volatile uint8_t *)0x4005000E))
N#define USB0_TEST_R             (*((volatile uint8_t *)0x4005000F))
N#define USB0_FIFO0_R            (*((volatile uint32_t *)0x40050020))
N#define USB0_FIFO1_R            (*((volatile uint32_t *)0x40050024))
N#define USB0_FIFO2_R            (*((volatile uint32_t *)0x40050028))
N#define USB0_FIFO3_R            (*((volatile uint32_t *)0x4005002C))
N#define USB0_FIFO4_R            (*((volatile uint32_t *)0x40050030))
N#define USB0_FIFO5_R            (*((volatile uint32_t *)0x40050034))
N#define USB0_FIFO6_R            (*((volatile uint32_t *)0x40050038))
N#define USB0_FIFO7_R            (*((volatile uint32_t *)0x4005003C))
N#define USB0_DEVCTL_R           (*((volatile uint8_t *)0x40050060))
N#define USB0_TXFIFOSZ_R         (*((volatile uint8_t *)0x40050062))
N#define USB0_RXFIFOSZ_R         (*((volatile uint8_t *)0x40050063))
N#define USB0_TXFIFOADD_R        (*((volatile uint16_t *)0x40050064))
N#define USB0_RXFIFOADD_R        (*((volatile uint16_t *)0x40050066))
N#define USB0_CONTIM_R           (*((volatile uint8_t *)0x4005007A))
N#define USB0_VPLEN_R            (*((volatile uint8_t *)0x4005007B))
N#define USB0_FSEOF_R            (*((volatile uint8_t *)0x4005007D))
N#define USB0_LSEOF_R            (*((volatile uint8_t *)0x4005007E))
N#define USB0_TXFUNCADDR0_R      (*((volatile uint8_t *)0x40050080))
N#define USB0_TXHUBADDR0_R       (*((volatile uint8_t *)0x40050082))
N#define USB0_TXHUBPORT0_R       (*((volatile uint8_t *)0x40050083))
N#define USB0_TXFUNCADDR1_R      (*((volatile uint8_t *)0x40050088))
N#define USB0_TXHUBADDR1_R       (*((volatile uint8_t *)0x4005008A))
N#define USB0_TXHUBPORT1_R       (*((volatile uint8_t *)0x4005008B))
N#define USB0_RXFUNCADDR1_R      (*((volatile uint8_t *)0x4005008C))
N#define USB0_RXHUBADDR1_R       (*((volatile uint8_t *)0x4005008E))
N#define USB0_RXHUBPORT1_R       (*((volatile uint8_t *)0x4005008F))
N#define USB0_TXFUNCADDR2_R      (*((volatile uint8_t *)0x40050090))
N#define USB0_TXHUBADDR2_R       (*((volatile uint8_t *)0x40050092))
N#define USB0_TXHUBPORT2_R       (*((volatile uint8_t *)0x40050093))
N#define USB0_RXFUNCADDR2_R      (*((volatile uint8_t *)0x40050094))
N#define USB0_RXHUBADDR2_R       (*((volatile uint8_t *)0x40050096))
N#define USB0_RXHUBPORT2_R       (*((volatile uint8_t *)0x40050097))
N#define USB0_TXFUNCADDR3_R      (*((volatile uint8_t *)0x40050098))
N#define USB0_TXHUBADDR3_R       (*((volatile uint8_t *)0x4005009A))
N#define USB0_TXHUBPORT3_R       (*((volatile uint8_t *)0x4005009B))
N#define USB0_RXFUNCADDR3_R      (*((volatile uint8_t *)0x4005009C))
N#define USB0_RXHUBADDR3_R       (*((volatile uint8_t *)0x4005009E))
N#define USB0_RXHUBPORT3_R       (*((volatile uint8_t *)0x4005009F))
N#define USB0_TXFUNCADDR4_R      (*((volatile uint8_t *)0x400500A0))
N#define USB0_TXHUBADDR4_R       (*((volatile uint8_t *)0x400500A2))
N#define USB0_TXHUBPORT4_R       (*((volatile uint8_t *)0x400500A3))
N#define USB0_RXFUNCADDR4_R      (*((volatile uint8_t *)0x400500A4))
N#define USB0_RXHUBADDR4_R       (*((volatile uint8_t *)0x400500A6))
N#define USB0_RXHUBPORT4_R       (*((volatile uint8_t *)0x400500A7))
N#define USB0_TXFUNCADDR5_R      (*((volatile uint8_t *)0x400500A8))
N#define USB0_TXHUBADDR5_R       (*((volatile uint8_t *)0x400500AA))
N#define USB0_TXHUBPORT5_R       (*((volatile uint8_t *)0x400500AB))
N#define USB0_RXFUNCADDR5_R      (*((volatile uint8_t *)0x400500AC))
N#define USB0_RXHUBADDR5_R       (*((volatile uint8_t *)0x400500AE))
N#define USB0_RXHUBPORT5_R       (*((volatile uint8_t *)0x400500AF))
N#define USB0_TXFUNCADDR6_R      (*((volatile uint8_t *)0x400500B0))
N#define USB0_TXHUBADDR6_R       (*((volatile uint8_t *)0x400500B2))
N#define USB0_TXHUBPORT6_R       (*((volatile uint8_t *)0x400500B3))
N#define USB0_RXFUNCADDR6_R      (*((volatile uint8_t *)0x400500B4))
N#define USB0_RXHUBADDR6_R       (*((volatile uint8_t *)0x400500B6))
N#define USB0_RXHUBPORT6_R       (*((volatile uint8_t *)0x400500B7))
N#define USB0_TXFUNCADDR7_R      (*((volatile uint8_t *)0x400500B8))
N#define USB0_TXHUBADDR7_R       (*((volatile uint8_t *)0x400500BA))
N#define USB0_TXHUBPORT7_R       (*((volatile uint8_t *)0x400500BB))
N#define USB0_RXFUNCADDR7_R      (*((volatile uint8_t *)0x400500BC))
N#define USB0_RXHUBADDR7_R       (*((volatile uint8_t *)0x400500BE))
N#define USB0_RXHUBPORT7_R       (*((volatile uint8_t *)0x400500BF))
N#define USB0_CSRL0_R            (*((volatile uint8_t *)0x40050102))
N#define USB0_CSRH0_R            (*((volatile uint8_t *)0x40050103))
N#define USB0_COUNT0_R           (*((volatile uint8_t *)0x40050108))
N#define USB0_TYPE0_R            (*((volatile uint8_t *)0x4005010A))
N#define USB0_NAKLMT_R           (*((volatile uint8_t *)0x4005010B))
N#define USB0_TXMAXP1_R          (*((volatile uint16_t *)0x40050110))
N#define USB0_TXCSRL1_R          (*((volatile uint8_t *)0x40050112))
N#define USB0_TXCSRH1_R          (*((volatile uint8_t *)0x40050113))
N#define USB0_RXMAXP1_R          (*((volatile uint16_t *)0x40050114))
N#define USB0_RXCSRL1_R          (*((volatile uint8_t *)0x40050116))
N#define USB0_RXCSRH1_R          (*((volatile uint8_t *)0x40050117))
N#define USB0_RXCOUNT1_R         (*((volatile uint16_t *)0x40050118))
N#define USB0_TXTYPE1_R          (*((volatile uint8_t *)0x4005011A))
N#define USB0_TXINTERVAL1_R      (*((volatile uint8_t *)0x4005011B))
N#define USB0_RXTYPE1_R          (*((volatile uint8_t *)0x4005011C))
N#define USB0_RXINTERVAL1_R      (*((volatile uint8_t *)0x4005011D))
N#define USB0_TXMAXP2_R          (*((volatile uint16_t *)0x40050120))
N#define USB0_TXCSRL2_R          (*((volatile uint8_t *)0x40050122))
N#define USB0_TXCSRH2_R          (*((volatile uint8_t *)0x40050123))
N#define USB0_RXMAXP2_R          (*((volatile uint16_t *)0x40050124))
N#define USB0_RXCSRL2_R          (*((volatile uint8_t *)0x40050126))
N#define USB0_RXCSRH2_R          (*((volatile uint8_t *)0x40050127))
N#define USB0_RXCOUNT2_R         (*((volatile uint16_t *)0x40050128))
N#define USB0_TXTYPE2_R          (*((volatile uint8_t *)0x4005012A))
N#define USB0_TXINTERVAL2_R      (*((volatile uint8_t *)0x4005012B))
N#define USB0_RXTYPE2_R          (*((volatile uint8_t *)0x4005012C))
N#define USB0_RXINTERVAL2_R      (*((volatile uint8_t *)0x4005012D))
N#define USB0_TXMAXP3_R          (*((volatile uint16_t *)0x40050130))
N#define USB0_TXCSRL3_R          (*((volatile uint8_t *)0x40050132))
N#define USB0_TXCSRH3_R          (*((volatile uint8_t *)0x40050133))
N#define USB0_RXMAXP3_R          (*((volatile uint16_t *)0x40050134))
N#define USB0_RXCSRL3_R          (*((volatile uint8_t *)0x40050136))
N#define USB0_RXCSRH3_R          (*((volatile uint8_t *)0x40050137))
N#define USB0_RXCOUNT3_R         (*((volatile uint16_t *)0x40050138))
N#define USB0_TXTYPE3_R          (*((volatile uint8_t *)0x4005013A))
N#define USB0_TXINTERVAL3_R      (*((volatile uint8_t *)0x4005013B))
N#define USB0_RXTYPE3_R          (*((volatile uint8_t *)0x4005013C))
N#define USB0_RXINTERVAL3_R      (*((volatile uint8_t *)0x4005013D))
N#define USB0_TXMAXP4_R          (*((volatile uint16_t *)0x40050140))
N#define USB0_TXCSRL4_R          (*((volatile uint8_t *)0x40050142))
N#define USB0_TXCSRH4_R          (*((volatile uint8_t *)0x40050143))
N#define USB0_RXMAXP4_R          (*((volatile uint16_t *)0x40050144))
N#define USB0_RXCSRL4_R          (*((volatile uint8_t *)0x40050146))
N#define USB0_RXCSRH4_R          (*((volatile uint8_t *)0x40050147))
N#define USB0_RXCOUNT4_R         (*((volatile uint16_t *)0x40050148))
N#define USB0_TXTYPE4_R          (*((volatile uint8_t *)0x4005014A))
N#define USB0_TXINTERVAL4_R      (*((volatile uint8_t *)0x4005014B))
N#define USB0_RXTYPE4_R          (*((volatile uint8_t *)0x4005014C))
N#define USB0_RXINTERVAL4_R      (*((volatile uint8_t *)0x4005014D))
N#define USB0_TXMAXP5_R          (*((volatile uint16_t *)0x40050150))
N#define USB0_TXCSRL5_R          (*((volatile uint8_t *)0x40050152))
N#define USB0_TXCSRH5_R          (*((volatile uint8_t *)0x40050153))
N#define USB0_RXMAXP5_R          (*((volatile uint16_t *)0x40050154))
N#define USB0_RXCSRL5_R          (*((volatile uint8_t *)0x40050156))
N#define USB0_RXCSRH5_R          (*((volatile uint8_t *)0x40050157))
N#define USB0_RXCOUNT5_R         (*((volatile uint16_t *)0x40050158))
N#define USB0_TXTYPE5_R          (*((volatile uint8_t *)0x4005015A))
N#define USB0_TXINTERVAL5_R      (*((volatile uint8_t *)0x4005015B))
N#define USB0_RXTYPE5_R          (*((volatile uint8_t *)0x4005015C))
N#define USB0_RXINTERVAL5_R      (*((volatile uint8_t *)0x4005015D))
N#define USB0_TXMAXP6_R          (*((volatile uint16_t *)0x40050160))
N#define USB0_TXCSRL6_R          (*((volatile uint8_t *)0x40050162))
N#define USB0_TXCSRH6_R          (*((volatile uint8_t *)0x40050163))
N#define USB0_RXMAXP6_R          (*((volatile uint16_t *)0x40050164))
N#define USB0_RXCSRL6_R          (*((volatile uint8_t *)0x40050166))
N#define USB0_RXCSRH6_R          (*((volatile uint8_t *)0x40050167))
N#define USB0_RXCOUNT6_R         (*((volatile uint16_t *)0x40050168))
N#define USB0_TXTYPE6_R          (*((volatile uint8_t *)0x4005016A))
N#define USB0_TXINTERVAL6_R      (*((volatile uint8_t *)0x4005016B))
N#define USB0_RXTYPE6_R          (*((volatile uint8_t *)0x4005016C))
N#define USB0_RXINTERVAL6_R      (*((volatile uint8_t *)0x4005016D))
N#define USB0_TXMAXP7_R          (*((volatile uint16_t *)0x40050170))
N#define USB0_TXCSRL7_R          (*((volatile uint8_t *)0x40050172))
N#define USB0_TXCSRH7_R          (*((volatile uint8_t *)0x40050173))
N#define USB0_RXMAXP7_R          (*((volatile uint16_t *)0x40050174))
N#define USB0_RXCSRL7_R          (*((volatile uint8_t *)0x40050176))
N#define USB0_RXCSRH7_R          (*((volatile uint8_t *)0x40050177))
N#define USB0_RXCOUNT7_R         (*((volatile uint16_t *)0x40050178))
N#define USB0_TXTYPE7_R          (*((volatile uint8_t *)0x4005017A))
N#define USB0_TXINTERVAL7_R      (*((volatile uint8_t *)0x4005017B))
N#define USB0_RXTYPE7_R          (*((volatile uint8_t *)0x4005017C))
N#define USB0_RXINTERVAL7_R      (*((volatile uint8_t *)0x4005017D))
N#define USB0_RQPKTCOUNT1_R      (*((volatile uint16_t *)0x40050304))
N#define USB0_RQPKTCOUNT2_R      (*((volatile uint16_t *)0x40050308))
N#define USB0_RQPKTCOUNT3_R      (*((volatile uint16_t *)0x4005030C))
N#define USB0_RQPKTCOUNT4_R      (*((volatile uint16_t *)0x40050310))
N#define USB0_RQPKTCOUNT5_R      (*((volatile uint16_t *)0x40050314))
N#define USB0_RQPKTCOUNT6_R      (*((volatile uint16_t *)0x40050318))
N#define USB0_RQPKTCOUNT7_R      (*((volatile uint16_t *)0x4005031C))
N#define USB0_RXDPKTBUFDIS_R     (*((volatile uint16_t *)0x40050340))
N#define USB0_TXDPKTBUFDIS_R     (*((volatile uint16_t *)0x40050342))
N#define USB0_EPC_R              (*((volatile uint32_t *)0x40050400))
N#define USB0_EPCRIS_R           (*((volatile uint32_t *)0x40050404))
N#define USB0_EPCIM_R            (*((volatile uint32_t *)0x40050408))
N#define USB0_EPCISC_R           (*((volatile uint32_t *)0x4005040C))
N#define USB0_DRRIS_R            (*((volatile uint32_t *)0x40050410))
N#define USB0_DRIM_R             (*((volatile uint32_t *)0x40050414))
N#define USB0_DRISC_R            (*((volatile uint32_t *)0x40050418))
N#define USB0_GPCS_R             (*((volatile uint32_t *)0x4005041C))
N#define USB0_VDC_R              (*((volatile uint32_t *)0x40050430))
N#define USB0_VDCRIS_R           (*((volatile uint32_t *)0x40050434))
N#define USB0_VDCIM_R            (*((volatile uint32_t *)0x40050438))
N#define USB0_VDCISC_R           (*((volatile uint32_t *)0x4005043C))
N#define USB0_IDVRIS_R           (*((volatile uint32_t *)0x40050444))
N#define USB0_IDVIM_R            (*((volatile uint32_t *)0x40050448))
N#define USB0_IDVISC_R           (*((volatile uint32_t *)0x4005044C))
N#define USB0_DMASEL_R           (*((volatile uint32_t *)0x40050450))
N#define USB0_PP_R               (*((volatile uint32_t *)0x40050FC0))
N
N//*****************************************************************************
N//
N// GPIO registers (PORTA AHB)
N//
N//*****************************************************************************
N#define GPIO_PORTA_AHB_DATA_BITS_R                                            \
N                                ((volatile uint32_t *)0x40058000)
X#define GPIO_PORTA_AHB_DATA_BITS_R                                                                            ((volatile uint32_t *)0x40058000)
N#define GPIO_PORTA_AHB_DATA_R   (*((volatile uint32_t *)0x400583FC))
N#define GPIO_PORTA_AHB_DIR_R    (*((volatile uint32_t *)0x40058400))
N#define GPIO_PORTA_AHB_IS_R     (*((volatile uint32_t *)0x40058404))
N#define GPIO_PORTA_AHB_IBE_R    (*((volatile uint32_t *)0x40058408))
N#define GPIO_PORTA_AHB_IEV_R    (*((volatile uint32_t *)0x4005840C))
N#define GPIO_PORTA_AHB_IM_R     (*((volatile uint32_t *)0x40058410))
N#define GPIO_PORTA_AHB_RIS_R    (*((volatile uint32_t *)0x40058414))
N#define GPIO_PORTA_AHB_MIS_R    (*((volatile uint32_t *)0x40058418))
N#define GPIO_PORTA_AHB_ICR_R    (*((volatile uint32_t *)0x4005841C))
N#define GPIO_PORTA_AHB_AFSEL_R  (*((volatile uint32_t *)0x40058420))
N#define GPIO_PORTA_AHB_DR2R_R   (*((volatile uint32_t *)0x40058500))
N#define GPIO_PORTA_AHB_DR4R_R   (*((volatile uint32_t *)0x40058504))
N#define GPIO_PORTA_AHB_DR8R_R   (*((volatile uint32_t *)0x40058508))
N#define GPIO_PORTA_AHB_ODR_R    (*((volatile uint32_t *)0x4005850C))
N#define GPIO_PORTA_AHB_PUR_R    (*((volatile uint32_t *)0x40058510))
N#define GPIO_PORTA_AHB_PDR_R    (*((volatile uint32_t *)0x40058514))
N#define GPIO_PORTA_AHB_SLR_R    (*((volatile uint32_t *)0x40058518))
N#define GPIO_PORTA_AHB_DEN_R    (*((volatile uint32_t *)0x4005851C))
N#define GPIO_PORTA_AHB_LOCK_R   (*((volatile uint32_t *)0x40058520))
N#define GPIO_PORTA_AHB_CR_R     (*((volatile uint32_t *)0x40058524))
N#define GPIO_PORTA_AHB_AMSEL_R  (*((volatile uint32_t *)0x40058528))
N#define GPIO_PORTA_AHB_PCTL_R   (*((volatile uint32_t *)0x4005852C))
N#define GPIO_PORTA_AHB_ADCCTL_R (*((volatile uint32_t *)0x40058530))
N#define GPIO_PORTA_AHB_DMACTL_R (*((volatile uint32_t *)0x40058534))
N
N//*****************************************************************************
N//
N// GPIO registers (PORTB AHB)
N//
N//*****************************************************************************
N#define GPIO_PORTB_AHB_DATA_BITS_R                                            \
N                                ((volatile uint32_t *)0x40059000)
X#define GPIO_PORTB_AHB_DATA_BITS_R                                                                            ((volatile uint32_t *)0x40059000)
N#define GPIO_PORTB_AHB_DATA_R   (*((volatile uint32_t *)0x400593FC))
N#define GPIO_PORTB_AHB_DIR_R    (*((volatile uint32_t *)0x40059400))
N#define GPIO_PORTB_AHB_IS_R     (*((volatile uint32_t *)0x40059404))
N#define GPIO_PORTB_AHB_IBE_R    (*((volatile uint32_t *)0x40059408))
N#define GPIO_PORTB_AHB_IEV_R    (*((volatile uint32_t *)0x4005940C))
N#define GPIO_PORTB_AHB_IM_R     (*((volatile uint32_t *)0x40059410))
N#define GPIO_PORTB_AHB_RIS_R    (*((volatile uint32_t *)0x40059414))
N#define GPIO_PORTB_AHB_MIS_R    (*((volatile uint32_t *)0x40059418))
N#define GPIO_PORTB_AHB_ICR_R    (*((volatile uint32_t *)0x4005941C))
N#define GPIO_PORTB_AHB_AFSEL_R  (*((volatile uint32_t *)0x40059420))
N#define GPIO_PORTB_AHB_DR2R_R   (*((volatile uint32_t *)0x40059500))
N#define GPIO_PORTB_AHB_DR4R_R   (*((volatile uint32_t *)0x40059504))
N#define GPIO_PORTB_AHB_DR8R_R   (*((volatile uint32_t *)0x40059508))
N#define GPIO_PORTB_AHB_ODR_R    (*((volatile uint32_t *)0x4005950C))
N#define GPIO_PORTB_AHB_PUR_R    (*((volatile uint32_t *)0x40059510))
N#define GPIO_PORTB_AHB_PDR_R    (*((volatile uint32_t *)0x40059514))
N#define GPIO_PORTB_AHB_SLR_R    (*((volatile uint32_t *)0x40059518))
N#define GPIO_PORTB_AHB_DEN_R    (*((volatile uint32_t *)0x4005951C))
N#define GPIO_PORTB_AHB_LOCK_R   (*((volatile uint32_t *)0x40059520))
N#define GPIO_PORTB_AHB_CR_R     (*((volatile uint32_t *)0x40059524))
N#define GPIO_PORTB_AHB_AMSEL_R  (*((volatile uint32_t *)0x40059528))
N#define GPIO_PORTB_AHB_PCTL_R   (*((volatile uint32_t *)0x4005952C))
N#define GPIO_PORTB_AHB_ADCCTL_R (*((volatile uint32_t *)0x40059530))
N#define GPIO_PORTB_AHB_DMACTL_R (*((volatile uint32_t *)0x40059534))
N
N//*****************************************************************************
N//
N// GPIO registers (PORTC AHB)
N//
N//*****************************************************************************
N#define GPIO_PORTC_AHB_DATA_BITS_R                                            \
N                                ((volatile uint32_t *)0x4005A000)
X#define GPIO_PORTC_AHB_DATA_BITS_R                                                                            ((volatile uint32_t *)0x4005A000)
N#define GPIO_PORTC_AHB_DATA_R   (*((volatile uint32_t *)0x4005A3FC))
N#define GPIO_PORTC_AHB_DIR_R    (*((volatile uint32_t *)0x4005A400))
N#define GPIO_PORTC_AHB_IS_R     (*((volatile uint32_t *)0x4005A404))
N#define GPIO_PORTC_AHB_IBE_R    (*((volatile uint32_t *)0x4005A408))
N#define GPIO_PORTC_AHB_IEV_R    (*((volatile uint32_t *)0x4005A40C))
N#define GPIO_PORTC_AHB_IM_R     (*((volatile uint32_t *)0x4005A410))
N#define GPIO_PORTC_AHB_RIS_R    (*((volatile uint32_t *)0x4005A414))
N#define GPIO_PORTC_AHB_MIS_R    (*((volatile uint32_t *)0x4005A418))
N#define GPIO_PORTC_AHB_ICR_R    (*((volatile uint32_t *)0x4005A41C))
N#define GPIO_PORTC_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005A420))
N#define GPIO_PORTC_AHB_DR2R_R   (*((volatile uint32_t *)0x4005A500))
N#define GPIO_PORTC_AHB_DR4R_R   (*((volatile uint32_t *)0x4005A504))
N#define GPIO_PORTC_AHB_DR8R_R   (*((volatile uint32_t *)0x4005A508))
N#define GPIO_PORTC_AHB_ODR_R    (*((volatile uint32_t *)0x4005A50C))
N#define GPIO_PORTC_AHB_PUR_R    (*((volatile uint32_t *)0x4005A510))
N#define GPIO_PORTC_AHB_PDR_R    (*((volatile uint32_t *)0x4005A514))
N#define GPIO_PORTC_AHB_SLR_R    (*((volatile uint32_t *)0x4005A518))
N#define GPIO_PORTC_AHB_DEN_R    (*((volatile uint32_t *)0x4005A51C))
N#define GPIO_PORTC_AHB_LOCK_R   (*((volatile uint32_t *)0x4005A520))
N#define GPIO_PORTC_AHB_CR_R     (*((volatile uint32_t *)0x4005A524))
N#define GPIO_PORTC_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005A528))
N#define GPIO_PORTC_AHB_PCTL_R   (*((volatile uint32_t *)0x4005A52C))
N#define GPIO_PORTC_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005A530))
N#define GPIO_PORTC_AHB_DMACTL_R (*((volatile uint32_t *)0x4005A534))
N
N//*****************************************************************************
N//
N// GPIO registers (PORTD AHB)
N//
N//*****************************************************************************
N#define GPIO_PORTD_AHB_DATA_BITS_R                                            \
N                                ((volatile uint32_t *)0x4005B000)
X#define GPIO_PORTD_AHB_DATA_BITS_R                                                                            ((volatile uint32_t *)0x4005B000)
N#define GPIO_PORTD_AHB_DATA_R   (*((volatile uint32_t *)0x4005B3FC))
N#define GPIO_PORTD_AHB_DIR_R    (*((volatile uint32_t *)0x4005B400))
N#define GPIO_PORTD_AHB_IS_R     (*((volatile uint32_t *)0x4005B404))
N#define GPIO_PORTD_AHB_IBE_R    (*((volatile uint32_t *)0x4005B408))
N#define GPIO_PORTD_AHB_IEV_R    (*((volatile uint32_t *)0x4005B40C))
N#define GPIO_PORTD_AHB_IM_R     (*((volatile uint32_t *)0x4005B410))
N#define GPIO_PORTD_AHB_RIS_R    (*((volatile uint32_t *)0x4005B414))
N#define GPIO_PORTD_AHB_MIS_R    (*((volatile uint32_t *)0x4005B418))
N#define GPIO_PORTD_AHB_ICR_R    (*((volatile uint32_t *)0x4005B41C))
N#define GPIO_PORTD_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005B420))
N#define GPIO_PORTD_AHB_DR2R_R   (*((volatile uint32_t *)0x4005B500))
N#define GPIO_PORTD_AHB_DR4R_R   (*((volatile uint32_t *)0x4005B504))
N#define GPIO_PORTD_AHB_DR8R_R   (*((volatile uint32_t *)0x4005B508))
N#define GPIO_PORTD_AHB_ODR_R    (*((volatile uint32_t *)0x4005B50C))
N#define GPIO_PORTD_AHB_PUR_R    (*((volatile uint32_t *)0x4005B510))
N#define GPIO_PORTD_AHB_PDR_R    (*((volatile uint32_t *)0x4005B514))
N#define GPIO_PORTD_AHB_SLR_R    (*((volatile uint32_t *)0x4005B518))
N#define GPIO_PORTD_AHB_DEN_R    (*((volatile uint32_t *)0x4005B51C))
N#define GPIO_PORTD_AHB_LOCK_R   (*((volatile uint32_t *)0x4005B520))
N#define GPIO_PORTD_AHB_CR_R     (*((volatile uint32_t *)0x4005B524))
N#define GPIO_PORTD_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005B528))
N#define GPIO_PORTD_AHB_PCTL_R   (*((volatile uint32_t *)0x4005B52C))
N#define GPIO_PORTD_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005B530))
N#define GPIO_PORTD_AHB_DMACTL_R (*((volatile uint32_t *)0x4005B534))
N
N//*****************************************************************************
N//
N// GPIO registers (PORTE AHB)
N//
N//*****************************************************************************
N#define GPIO_PORTE_AHB_DATA_BITS_R                                            \
N                                ((volatile uint32_t *)0x4005C000)
X#define GPIO_PORTE_AHB_DATA_BITS_R                                                                            ((volatile uint32_t *)0x4005C000)
N#define GPIO_PORTE_AHB_DATA_R   (*((volatile uint32_t *)0x4005C3FC))
N#define GPIO_PORTE_AHB_DIR_R    (*((volatile uint32_t *)0x4005C400))
N#define GPIO_PORTE_AHB_IS_R     (*((volatile uint32_t *)0x4005C404))
N#define GPIO_PORTE_AHB_IBE_R    (*((volatile uint32_t *)0x4005C408))
N#define GPIO_PORTE_AHB_IEV_R    (*((volatile uint32_t *)0x4005C40C))
N#define GPIO_PORTE_AHB_IM_R     (*((volatile uint32_t *)0x4005C410))
N#define GPIO_PORTE_AHB_RIS_R    (*((volatile uint32_t *)0x4005C414))
N#define GPIO_PORTE_AHB_MIS_R    (*((volatile uint32_t *)0x4005C418))
N#define GPIO_PORTE_AHB_ICR_R    (*((volatile uint32_t *)0x4005C41C))
N#define GPIO_PORTE_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005C420))
N#define GPIO_PORTE_AHB_DR2R_R   (*((volatile uint32_t *)0x4005C500))
N#define GPIO_PORTE_AHB_DR4R_R   (*((volatile uint32_t *)0x4005C504))
N#define GPIO_PORTE_AHB_DR8R_R   (*((volatile uint32_t *)0x4005C508))
N#define GPIO_PORTE_AHB_ODR_R    (*((volatile uint32_t *)0x4005C50C))
N#define GPIO_PORTE_AHB_PUR_R    (*((volatile uint32_t *)0x4005C510))
N#define GPIO_PORTE_AHB_PDR_R    (*((volatile uint32_t *)0x4005C514))
N#define GPIO_PORTE_AHB_SLR_R    (*((volatile uint32_t *)0x4005C518))
N#define GPIO_PORTE_AHB_DEN_R    (*((volatile uint32_t *)0x4005C51C))
N#define GPIO_PORTE_AHB_LOCK_R   (*((volatile uint32_t *)0x4005C520))
N#define GPIO_PORTE_AHB_CR_R     (*((volatile uint32_t *)0x4005C524))
N#define GPIO_PORTE_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005C528))
N#define GPIO_PORTE_AHB_PCTL_R   (*((volatile uint32_t *)0x4005C52C))
N#define GPIO_PORTE_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005C530))
N#define GPIO_PORTE_AHB_DMACTL_R (*((volatile uint32_t *)0x4005C534))
N
N//*****************************************************************************
N//
N// GPIO registers (PORTF AHB)
N//
N//*****************************************************************************
N#define GPIO_PORTF_AHB_DATA_BITS_R                                            \
N                                ((volatile uint32_t *)0x4005D000)
X#define GPIO_PORTF_AHB_DATA_BITS_R                                                                            ((volatile uint32_t *)0x4005D000)
N#define GPIO_PORTF_AHB_DATA_R   (*((volatile uint32_t *)0x4005D3FC))
N#define GPIO_PORTF_AHB_DIR_R    (*((volatile uint32_t *)0x4005D400))
N#define GPIO_PORTF_AHB_IS_R     (*((volatile uint32_t *)0x4005D404))
N#define GPIO_PORTF_AHB_IBE_R    (*((volatile uint32_t *)0x4005D408))
N#define GPIO_PORTF_AHB_IEV_R    (*((volatile uint32_t *)0x4005D40C))
N#define GPIO_PORTF_AHB_IM_R     (*((volatile uint32_t *)0x4005D410))
N#define GPIO_PORTF_AHB_RIS_R    (*((volatile uint32_t *)0x4005D414))
N#define GPIO_PORTF_AHB_MIS_R    (*((volatile uint32_t *)0x4005D418))
N#define GPIO_PORTF_AHB_ICR_R    (*((volatile uint32_t *)0x4005D41C))
N#define GPIO_PORTF_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005D420))
N#define GPIO_PORTF_AHB_DR2R_R   (*((volatile uint32_t *)0x4005D500))
N#define GPIO_PORTF_AHB_DR4R_R   (*((volatile uint32_t *)0x4005D504))
N#define GPIO_PORTF_AHB_DR8R_R   (*((volatile uint32_t *)0x4005D508))
N#define GPIO_PORTF_AHB_ODR_R    (*((volatile uint32_t *)0x4005D50C))
N#define GPIO_PORTF_AHB_PUR_R    (*((volatile uint32_t *)0x4005D510))
N#define GPIO_PORTF_AHB_PDR_R    (*((volatile uint32_t *)0x4005D514))
N#define GPIO_PORTF_AHB_SLR_R    (*((volatile uint32_t *)0x4005D518))
N#define GPIO_PORTF_AHB_DEN_R    (*((volatile uint32_t *)0x4005D51C))
N#define GPIO_PORTF_AHB_LOCK_R   (*((volatile uint32_t *)0x4005D520))
N#define GPIO_PORTF_AHB_CR_R     (*((volatile uint32_t *)0x4005D524))
N#define GPIO_PORTF_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005D528))
N#define GPIO_PORTF_AHB_PCTL_R   (*((volatile uint32_t *)0x4005D52C))
N#define GPIO_PORTF_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005D530))
N#define GPIO_PORTF_AHB_DMACTL_R (*((volatile uint32_t *)0x4005D534))
N
N//*****************************************************************************
N//
N// EEPROM registers (EEPROM)
N//
N//*****************************************************************************
N#define EEPROM_EESIZE_R         (*((volatile uint32_t *)0x400AF000))
N#define EEPROM_EEBLOCK_R        (*((volatile uint32_t *)0x400AF004))
N#define EEPROM_EEOFFSET_R       (*((volatile uint32_t *)0x400AF008))
N#define EEPROM_EERDWR_R         (*((volatile uint32_t *)0x400AF010))
N#define EEPROM_EERDWRINC_R      (*((volatile uint32_t *)0x400AF014))
N#define EEPROM_EEDONE_R         (*((volatile uint32_t *)0x400AF018))
N#define EEPROM_EESUPP_R         (*((volatile uint32_t *)0x400AF01C))
N#define EEPROM_EEUNLOCK_R       (*((volatile uint32_t *)0x400AF020))
N#define EEPROM_EEPROT_R         (*((volatile uint32_t *)0x400AF030))
N#define EEPROM_EEPASS0_R        (*((volatile uint32_t *)0x400AF034))
N#define EEPROM_EEPASS1_R        (*((volatile uint32_t *)0x400AF038))
N#define EEPROM_EEPASS2_R        (*((volatile uint32_t *)0x400AF03C))
N#define EEPROM_EEINT_R          (*((volatile uint32_t *)0x400AF040))
N#define EEPROM_EEHIDE_R         (*((volatile uint32_t *)0x400AF050))
N#define EEPROM_EEDBGME_R        (*((volatile uint32_t *)0x400AF080))
N#define EEPROM_PP_R             (*((volatile uint32_t *)0x400AFFC0))
N
N//*****************************************************************************
N//
N// System Exception Module registers (SYSEXC)
N//
N//*****************************************************************************
N#define SYSEXC_RIS_R            (*((volatile uint32_t *)0x400F9000))
N#define SYSEXC_IM_R             (*((volatile uint32_t *)0x400F9004))
N#define SYSEXC_MIS_R            (*((volatile uint32_t *)0x400F9008))
N#define SYSEXC_IC_R             (*((volatile uint32_t *)0x400F900C))
N
N//*****************************************************************************
N//
N// Hibernation module registers (HIB)
N//
N//*****************************************************************************
N#define HIB_RTCC_R              (*((volatile uint32_t *)0x400FC000))
N#define HIB_RTCM0_R             (*((volatile uint32_t *)0x400FC004))
N#define HIB_RTCLD_R             (*((volatile uint32_t *)0x400FC00C))
N#define HIB_CTL_R               (*((volatile uint32_t *)0x400FC010))
N#define HIB_IM_R                (*((volatile uint32_t *)0x400FC014))
N#define HIB_RIS_R               (*((volatile uint32_t *)0x400FC018))
N#define HIB_MIS_R               (*((volatile uint32_t *)0x400FC01C))
N#define HIB_IC_R                (*((volatile uint32_t *)0x400FC020))
N#define HIB_RTCT_R              (*((volatile uint32_t *)0x400FC024))
N#define HIB_RTCSS_R             (*((volatile uint32_t *)0x400FC028))
N#define HIB_DATA_R              (*((volatile uint32_t *)0x400FC030))
N
N//*****************************************************************************
N//
N// FLASH registers (FLASH CTRL)
N//
N//*****************************************************************************
N#define FLASH_FMA_R             (*((volatile uint32_t *)0x400FD000))
N#define FLASH_FMD_R             (*((volatile uint32_t *)0x400FD004))
N#define FLASH_FMC_R             (*((volatile uint32_t *)0x400FD008))
N#define FLASH_FCRIS_R           (*((volatile uint32_t *)0x400FD00C))
N#define FLASH_FCIM_R            (*((volatile uint32_t *)0x400FD010))
N#define FLASH_FCMISC_R          (*((volatile uint32_t *)0x400FD014))
N#define FLASH_FMC2_R            (*((volatile uint32_t *)0x400FD020))
N#define FLASH_FWBVAL_R          (*((volatile uint32_t *)0x400FD030))
N#define FLASH_FWBN_R            (*((volatile uint32_t *)0x400FD100))
N#define FLASH_FSIZE_R           (*((volatile uint32_t *)0x400FDFC0))
N#define FLASH_SSIZE_R           (*((volatile uint32_t *)0x400FDFC4))
N#define FLASH_ROMSWMAP_R        (*((volatile uint32_t *)0x400FDFCC))
N#define FLASH_RMCTL_R           (*((volatile uint32_t *)0x400FE0F0))
N#define FLASH_BOOTCFG_R         (*((volatile uint32_t *)0x400FE1D0))
N#define FLASH_USERREG0_R        (*((volatile uint32_t *)0x400FE1E0))
N#define FLASH_USERREG1_R        (*((volatile uint32_t *)0x400FE1E4))
N#define FLASH_USERREG2_R        (*((volatile uint32_t *)0x400FE1E8))
N#define FLASH_USERREG3_R        (*((volatile uint32_t *)0x400FE1EC))
N#define FLASH_FMPRE0_R          (*((volatile uint32_t *)0x400FE200))
N#define FLASH_FMPRE1_R          (*((volatile uint32_t *)0x400FE204))
N#define FLASH_FMPRE2_R          (*((volatile uint32_t *)0x400FE208))
N#define FLASH_FMPRE3_R          (*((volatile uint32_t *)0x400FE20C))
N#define FLASH_FMPPE0_R          (*((volatile uint32_t *)0x400FE400))
N#define FLASH_FMPPE1_R          (*((volatile uint32_t *)0x400FE404))
N#define FLASH_FMPPE2_R          (*((volatile uint32_t *)0x400FE408))
N#define FLASH_FMPPE3_R          (*((volatile uint32_t *)0x400FE40C))
N
N//*****************************************************************************
N//
N// System Control registers (SYSCTL)
N//
N//*****************************************************************************
N#define SYSCTL_DID0_R           (*((volatile uint32_t *)0x400FE000))
N#define SYSCTL_DID1_R           (*((volatile uint32_t *)0x400FE004))
N#define SYSCTL_DC0_R            (*((volatile uint32_t *)0x400FE008))
N#define SYSCTL_DC1_R            (*((volatile uint32_t *)0x400FE010))
N#define SYSCTL_DC2_R            (*((volatile uint32_t *)0x400FE014))
N#define SYSCTL_DC3_R            (*((volatile uint32_t *)0x400FE018))
N#define SYSCTL_DC4_R            (*((volatile uint32_t *)0x400FE01C))
N#define SYSCTL_DC5_R            (*((volatile uint32_t *)0x400FE020))
N#define SYSCTL_DC6_R            (*((volatile uint32_t *)0x400FE024))
N#define SYSCTL_DC7_R            (*((volatile uint32_t *)0x400FE028))
N#define SYSCTL_DC8_R            (*((volatile uint32_t *)0x400FE02C))
N#define SYSCTL_PBORCTL_R        (*((volatile uint32_t *)0x400FE030))
N#define SYSCTL_SRCR0_R          (*((volatile uint32_t *)0x400FE040))
N#define SYSCTL_SRCR1_R          (*((volatile uint32_t *)0x400FE044))
N#define SYSCTL_SRCR2_R          (*((volatile uint32_t *)0x400FE048))
N#define SYSCTL_RIS_R            (*((volatile uint32_t *)0x400FE050))
N#define SYSCTL_IMC_R            (*((volatile uint32_t *)0x400FE054))
N#define SYSCTL_MISC_R           (*((volatile uint32_t *)0x400FE058))
N#define SYSCTL_RESC_R           (*((volatile uint32_t *)0x400FE05C))
N#define SYSCTL_RCC_R            (*((volatile uint32_t *)0x400FE060))
N#define SYSCTL_GPIOHBCTL_R      (*((volatile uint32_t *)0x400FE06C))
N#define SYSCTL_RCC2_R           (*((volatile uint32_t *)0x400FE070))
N#define SYSCTL_MOSCCTL_R        (*((volatile uint32_t *)0x400FE07C))
N#define SYSCTL_RCGC0_R          (*((volatile uint32_t *)0x400FE100))
N#define SYSCTL_RCGC1_R          (*((volatile uint32_t *)0x400FE104))
N#define SYSCTL_RCGC2_R          (*((volatile uint32_t *)0x400FE108))
N#define SYSCTL_SCGC0_R          (*((volatile uint32_t *)0x400FE110))
N#define SYSCTL_SCGC1_R          (*((volatile uint32_t *)0x400FE114))
N#define SYSCTL_SCGC2_R          (*((volatile uint32_t *)0x400FE118))
N#define SYSCTL_DCGC0_R          (*((volatile uint32_t *)0x400FE120))
N#define SYSCTL_DCGC1_R          (*((volatile uint32_t *)0x400FE124))
N#define SYSCTL_DCGC2_R          (*((volatile uint32_t *)0x400FE128))
N#define SYSCTL_DSLPCLKCFG_R     (*((volatile uint32_t *)0x400FE144))
N#define SYSCTL_SYSPROP_R        (*((volatile uint32_t *)0x400FE14C))
N#define SYSCTL_PIOSCCAL_R       (*((volatile uint32_t *)0x400FE150))
N#define SYSCTL_PIOSCSTAT_R      (*((volatile uint32_t *)0x400FE154))
N#define SYSCTL_PLLFREQ0_R       (*((volatile uint32_t *)0x400FE160))
N#define SYSCTL_PLLFREQ1_R       (*((volatile uint32_t *)0x400FE164))
N#define SYSCTL_PLLSTAT_R        (*((volatile uint32_t *)0x400FE168))
N#define SYSCTL_SLPPWRCFG_R      (*((volatile uint32_t *)0x400FE188))
N#define SYSCTL_DSLPPWRCFG_R     (*((volatile uint32_t *)0x400FE18C))
N#define SYSCTL_DC9_R            (*((volatile uint32_t *)0x400FE190))
N#define SYSCTL_NVMSTAT_R        (*((volatile uint32_t *)0x400FE1A0))
N#define SYSCTL_LDOSPCTL_R       (*((volatile uint32_t *)0x400FE1B4))
N#define SYSCTL_LDODPCTL_R       (*((volatile uint32_t *)0x400FE1BC))
N#define SYSCTL_PPWD_R           (*((volatile uint32_t *)0x400FE300))
N#define SYSCTL_PPTIMER_R        (*((volatile uint32_t *)0x400FE304))
N#define SYSCTL_PPGPIO_R         (*((volatile uint32_t *)0x400FE308))
N#define SYSCTL_PPDMA_R          (*((volatile uint32_t *)0x400FE30C))
N#define SYSCTL_PPHIB_R          (*((volatile uint32_t *)0x400FE314))
N#define SYSCTL_PPUART_R         (*((volatile uint32_t *)0x400FE318))
N#define SYSCTL_PPSSI_R          (*((volatile uint32_t *)0x400FE31C))
N#define SYSCTL_PPI2C_R          (*((volatile uint32_t *)0x400FE320))
N#define SYSCTL_PPUSB_R          (*((volatile uint32_t *)0x400FE328))
N#define SYSCTL_PPCAN_R          (*((volatile uint32_t *)0x400FE334))
N#define SYSCTL_PPADC_R          (*((volatile uint32_t *)0x400FE338))
N#define SYSCTL_PPACMP_R         (*((volatile uint32_t *)0x400FE33C))
N#define SYSCTL_PPPWM_R          (*((volatile uint32_t *)0x400FE340))
N#define SYSCTL_PPQEI_R          (*((volatile uint32_t *)0x400FE344))
N#define SYSCTL_PPEEPROM_R       (*((volatile uint32_t *)0x400FE358))
N#define SYSCTL_PPWTIMER_R       (*((volatile uint32_t *)0x400FE35C))
N#define SYSCTL_SRWD_R           (*((volatile uint32_t *)0x400FE500))
N#define SYSCTL_SRTIMER_R        (*((volatile uint32_t *)0x400FE504))
N#define SYSCTL_SRGPIO_R         (*((volatile uint32_t *)0x400FE508))
N#define SYSCTL_SRDMA_R          (*((volatile uint32_t *)0x400FE50C))
N#define SYSCTL_SRHIB_R          (*((volatile uint32_t *)0x400FE514))
N#define SYSCTL_SRUART_R         (*((volatile uint32_t *)0x400FE518))
N#define SYSCTL_SRSSI_R          (*((volatile uint32_t *)0x400FE51C))
N#define SYSCTL_SRI2C_R          (*((volatile uint32_t *)0x400FE520))
N#define SYSCTL_SRUSB_R          (*((volatile uint32_t *)0x400FE528))
N#define SYSCTL_SRCAN_R          (*((volatile uint32_t *)0x400FE534))
N#define SYSCTL_SRADC_R          (*((volatile uint32_t *)0x400FE538))
N#define SYSCTL_SRACMP_R         (*((volatile uint32_t *)0x400FE53C))
N#define SYSCTL_SRPWM_R          (*((volatile uint32_t *)0x400FE540))
N#define SYSCTL_SRQEI_R          (*((volatile uint32_t *)0x400FE544))
N#define SYSCTL_SREEPROM_R       (*((volatile uint32_t *)0x400FE558))
N#define SYSCTL_SRWTIMER_R       (*((volatile uint32_t *)0x400FE55C))
N#define SYSCTL_RCGCWD_R         (*((volatile uint32_t *)0x400FE600))
N#define SYSCTL_RCGCTIMER_R      (*((volatile uint32_t *)0x400FE604))
N#define SYSCTL_RCGCGPIO_R       (*((volatile uint32_t *)0x400FE608))
N#define SYSCTL_RCGCDMA_R        (*((volatile uint32_t *)0x400FE60C))
N#define SYSCTL_RCGCHIB_R        (*((volatile uint32_t *)0x400FE614))
N#define SYSCTL_RCGCUART_R       (*((volatile uint32_t *)0x400FE618))
N#define SYSCTL_RCGCSSI_R        (*((volatile uint32_t *)0x400FE61C))
N#define SYSCTL_RCGCI2C_R        (*((volatile uint32_t *)0x400FE620))
N#define SYSCTL_RCGCUSB_R        (*((volatile uint32_t *)0x400FE628))
N#define SYSCTL_RCGCCAN_R        (*((volatile uint32_t *)0x400FE634))
N#define SYSCTL_RCGCADC_R        (*((volatile uint32_t *)0x400FE638))
N#define SYSCTL_RCGCACMP_R       (*((volatile uint32_t *)0x400FE63C))
N#define SYSCTL_RCGCPWM_R        (*((volatile uint32_t *)0x400FE640))
N#define SYSCTL_RCGCQEI_R        (*((volatile uint32_t *)0x400FE644))
N#define SYSCTL_RCGCEEPROM_R     (*((volatile uint32_t *)0x400FE658))
N#define SYSCTL_RCGCWTIMER_R     (*((volatile uint32_t *)0x400FE65C))
N#define SYSCTL_SCGCWD_R         (*((volatile uint32_t *)0x400FE700))
N#define SYSCTL_SCGCTIMER_R      (*((volatile uint32_t *)0x400FE704))
N#define SYSCTL_SCGCGPIO_R       (*((volatile uint32_t *)0x400FE708))
N#define SYSCTL_SCGCDMA_R        (*((volatile uint32_t *)0x400FE70C))
N#define SYSCTL_SCGCHIB_R        (*((volatile uint32_t *)0x400FE714))
N#define SYSCTL_SCGCUART_R       (*((volatile uint32_t *)0x400FE718))
N#define SYSCTL_SCGCSSI_R        (*((volatile uint32_t *)0x400FE71C))
N#define SYSCTL_SCGCI2C_R        (*((volatile uint32_t *)0x400FE720))
N#define SYSCTL_SCGCUSB_R        (*((volatile uint32_t *)0x400FE728))
N#define SYSCTL_SCGCCAN_R        (*((volatile uint32_t *)0x400FE734))
N#define SYSCTL_SCGCADC_R        (*((volatile uint32_t *)0x400FE738))
N#define SYSCTL_SCGCACMP_R       (*((volatile uint32_t *)0x400FE73C))
N#define SYSCTL_SCGCPWM_R        (*((volatile uint32_t *)0x400FE740))
N#define SYSCTL_SCGCQEI_R        (*((volatile uint32_t *)0x400FE744))
N#define SYSCTL_SCGCEEPROM_R     (*((volatile uint32_t *)0x400FE758))
N#define SYSCTL_SCGCWTIMER_R     (*((volatile uint32_t *)0x400FE75C))
N#define SYSCTL_DCGCWD_R         (*((volatile uint32_t *)0x400FE800))
N#define SYSCTL_DCGCTIMER_R      (*((volatile uint32_t *)0x400FE804))
N#define SYSCTL_DCGCGPIO_R       (*((volatile uint32_t *)0x400FE808))
N#define SYSCTL_DCGCDMA_R        (*((volatile uint32_t *)0x400FE80C))
N#define SYSCTL_DCGCHIB_R        (*((volatile uint32_t *)0x400FE814))
N#define SYSCTL_DCGCUART_R       (*((volatile uint32_t *)0x400FE818))
N#define SYSCTL_DCGCSSI_R        (*((volatile uint32_t *)0x400FE81C))
N#define SYSCTL_DCGCI2C_R        (*((volatile uint32_t *)0x400FE820))
N#define SYSCTL_DCGCUSB_R        (*((volatile uint32_t *)0x400FE828))
N#define SYSCTL_DCGCCAN_R        (*((volatile uint32_t *)0x400FE834))
N#define SYSCTL_DCGCADC_R        (*((volatile uint32_t *)0x400FE838))
N#define SYSCTL_DCGCACMP_R       (*((volatile uint32_t *)0x400FE83C))
N#define SYSCTL_DCGCPWM_R        (*((volatile uint32_t *)0x400FE840))
N#define SYSCTL_DCGCQEI_R        (*((volatile uint32_t *)0x400FE844))
N#define SYSCTL_DCGCEEPROM_R     (*((volatile uint32_t *)0x400FE858))
N#define SYSCTL_DCGCWTIMER_R     (*((volatile uint32_t *)0x400FE85C))
N#define SYSCTL_PRWD_R           (*((volatile uint32_t *)0x400FEA00))
N#define SYSCTL_PRTIMER_R        (*((volatile uint32_t *)0x400FEA04))
N#define SYSCTL_PRGPIO_R         (*((volatile uint32_t *)0x400FEA08))
N#define SYSCTL_PRDMA_R          (*((volatile uint32_t *)0x400FEA0C))
N#define SYSCTL_PRHIB_R          (*((volatile uint32_t *)0x400FEA14))
N#define SYSCTL_PRUART_R         (*((volatile uint32_t *)0x400FEA18))
N#define SYSCTL_PRSSI_R          (*((volatile uint32_t *)0x400FEA1C))
N#define SYSCTL_PRI2C_R          (*((volatile uint32_t *)0x400FEA20))
N#define SYSCTL_PRUSB_R          (*((volatile uint32_t *)0x400FEA28))
N#define SYSCTL_PRCAN_R          (*((volatile uint32_t *)0x400FEA34))
N#define SYSCTL_PRADC_R          (*((volatile uint32_t *)0x400FEA38))
N#define SYSCTL_PRACMP_R         (*((volatile uint32_t *)0x400FEA3C))
N#define SYSCTL_PRPWM_R          (*((volatile uint32_t *)0x400FEA40))
N#define SYSCTL_PRQEI_R          (*((volatile uint32_t *)0x400FEA44))
N#define SYSCTL_PREEPROM_R       (*((volatile uint32_t *)0x400FEA58))
N#define SYSCTL_PRWTIMER_R       (*((volatile uint32_t *)0x400FEA5C))
N
N//*****************************************************************************
N//
N// Micro Direct Memory Access registers (UDMA)
N//
N//*****************************************************************************
N#define UDMA_STAT_R             (*((volatile uint32_t *)0x400FF000))
N#define UDMA_CFG_R              (*((volatile uint32_t *)0x400FF004))
N#define UDMA_CTLBASE_R          (*((volatile uint32_t *)0x400FF008))
N#define UDMA_ALTBASE_R          (*((volatile uint32_t *)0x400FF00C))
N#define UDMA_WAITSTAT_R         (*((volatile uint32_t *)0x400FF010))
N#define UDMA_SWREQ_R            (*((volatile uint32_t *)0x400FF014))
N#define UDMA_USEBURSTSET_R      (*((volatile uint32_t *)0x400FF018))
N#define UDMA_USEBURSTCLR_R      (*((volatile uint32_t *)0x400FF01C))
N#define UDMA_REQMASKSET_R       (*((volatile uint32_t *)0x400FF020))
N#define UDMA_REQMASKCLR_R       (*((volatile uint32_t *)0x400FF024))
N#define UDMA_ENASET_R           (*((volatile uint32_t *)0x400FF028))
N#define UDMA_ENACLR_R           (*((volatile uint32_t *)0x400FF02C))
N#define UDMA_ALTSET_R           (*((volatile uint32_t *)0x400FF030))
N#define UDMA_ALTCLR_R           (*((volatile uint32_t *)0x400FF034))
N#define UDMA_PRIOSET_R          (*((volatile uint32_t *)0x400FF038))
N#define UDMA_PRIOCLR_R          (*((volatile uint32_t *)0x400FF03C))
N#define UDMA_ERRCLR_R           (*((volatile uint32_t *)0x400FF04C))
N#define UDMA_CHASGN_R           (*((volatile uint32_t *)0x400FF500))
N#define UDMA_CHIS_R             (*((volatile uint32_t *)0x400FF504))
N#define UDMA_CHMAP0_R           (*((volatile uint32_t *)0x400FF510))
N#define UDMA_CHMAP1_R           (*((volatile uint32_t *)0x400FF514))
N#define UDMA_CHMAP2_R           (*((volatile uint32_t *)0x400FF518))
N#define UDMA_CHMAP3_R           (*((volatile uint32_t *)0x400FF51C))
N
N//*****************************************************************************
N//
N// Micro Direct Memory Access (uDMA) offsets (UDMA)
N//
N//*****************************************************************************
N#define UDMA_SRCENDP            0x00000000  // DMA Channel Source Address End
N                                            // Pointer
N#define UDMA_DSTENDP            0x00000004  // DMA Channel Destination Address
N                                            // End Pointer
N#define UDMA_CHCTL              0x00000008  // DMA Channel Control Word
N
N//*****************************************************************************
N//
N// NVIC registers (NVIC)
N//
N//*****************************************************************************
N#define NVIC_ACTLR_R            (*((volatile uint32_t *)0xE000E008))
N#define NVIC_ST_CTRL_R          (*((volatile uint32_t *)0xE000E010))
N#define NVIC_ST_RELOAD_R        (*((volatile uint32_t *)0xE000E014))
N#define NVIC_ST_CURRENT_R       (*((volatile uint32_t *)0xE000E018))
N#define NVIC_EN0_R              (*((volatile uint32_t *)0xE000E100))
N#define NVIC_EN1_R              (*((volatile uint32_t *)0xE000E104))
N#define NVIC_EN2_R              (*((volatile uint32_t *)0xE000E108))
N#define NVIC_EN3_R              (*((volatile uint32_t *)0xE000E10C))
N#define NVIC_EN4_R              (*((volatile uint32_t *)0xE000E110))
N#define NVIC_DIS0_R             (*((volatile uint32_t *)0xE000E180))
N#define NVIC_DIS1_R             (*((volatile uint32_t *)0xE000E184))
N#define NVIC_DIS2_R             (*((volatile uint32_t *)0xE000E188))
N#define NVIC_DIS3_R             (*((volatile uint32_t *)0xE000E18C))
N#define NVIC_DIS4_R             (*((volatile uint32_t *)0xE000E190))
N#define NVIC_PEND0_R            (*((volatile uint32_t *)0xE000E200))
N#define NVIC_PEND1_R            (*((volatile uint32_t *)0xE000E204))
N#define NVIC_PEND2_R            (*((volatile uint32_t *)0xE000E208))
N#define NVIC_PEND3_R            (*((volatile uint32_t *)0xE000E20C))
N#define NVIC_PEND4_R            (*((volatile uint32_t *)0xE000E210))
N#define NVIC_UNPEND0_R          (*((volatile uint32_t *)0xE000E280))
N#define NVIC_UNPEND1_R          (*((volatile uint32_t *)0xE000E284))
N#define NVIC_UNPEND2_R          (*((volatile uint32_t *)0xE000E288))
N#define NVIC_UNPEND3_R          (*((volatile uint32_t *)0xE000E28C))
N#define NVIC_UNPEND4_R          (*((volatile uint32_t *)0xE000E290))
N#define NVIC_ACTIVE0_R          (*((volatile uint32_t *)0xE000E300))
N#define NVIC_ACTIVE1_R          (*((volatile uint32_t *)0xE000E304))
N#define NVIC_ACTIVE2_R          (*((volatile uint32_t *)0xE000E308))
N#define NVIC_ACTIVE3_R          (*((volatile uint32_t *)0xE000E30C))
N#define NVIC_ACTIVE4_R          (*((volatile uint32_t *)0xE000E310))
N#define NVIC_PRI0_R             (*((volatile uint32_t *)0xE000E400))
N#define NVIC_PRI1_R             (*((volatile uint32_t *)0xE000E404))
N#define NVIC_PRI2_R             (*((volatile uint32_t *)0xE000E408))
N#define NVIC_PRI3_R             (*((volatile uint32_t *)0xE000E40C))
N#define NVIC_PRI4_R             (*((volatile uint32_t *)0xE000E410))
N#define NVIC_PRI5_R             (*((volatile uint32_t *)0xE000E414))
N#define NVIC_PRI6_R             (*((volatile uint32_t *)0xE000E418))
N#define NVIC_PRI7_R             (*((volatile uint32_t *)0xE000E41C))
N#define NVIC_PRI8_R             (*((volatile uint32_t *)0xE000E420))
N#define NVIC_PRI9_R             (*((volatile uint32_t *)0xE000E424))
N#define NVIC_PRI10_R            (*((volatile uint32_t *)0xE000E428))
N#define NVIC_PRI11_R            (*((volatile uint32_t *)0xE000E42C))
N#define NVIC_PRI12_R            (*((volatile uint32_t *)0xE000E430))
N#define NVIC_PRI13_R            (*((volatile uint32_t *)0xE000E434))
N#define NVIC_PRI14_R            (*((volatile uint32_t *)0xE000E438))
N#define NVIC_PRI15_R            (*((volatile uint32_t *)0xE000E43C))
N#define NVIC_PRI16_R            (*((volatile uint32_t *)0xE000E440))
N#define NVIC_PRI17_R            (*((volatile uint32_t *)0xE000E444))
N#define NVIC_PRI18_R            (*((volatile uint32_t *)0xE000E448))
N#define NVIC_PRI19_R            (*((volatile uint32_t *)0xE000E44C))
N#define NVIC_PRI20_R            (*((volatile uint32_t *)0xE000E450))
N#define NVIC_PRI21_R            (*((volatile uint32_t *)0xE000E454))
N#define NVIC_PRI22_R            (*((volatile uint32_t *)0xE000E458))
N#define NVIC_PRI23_R            (*((volatile uint32_t *)0xE000E45C))
N#define NVIC_PRI24_R            (*((volatile uint32_t *)0xE000E460))
N#define NVIC_PRI25_R            (*((volatile uint32_t *)0xE000E464))
N#define NVIC_PRI26_R            (*((volatile uint32_t *)0xE000E468))
N#define NVIC_PRI27_R            (*((volatile uint32_t *)0xE000E46C))
N#define NVIC_PRI28_R            (*((volatile uint32_t *)0xE000E470))
N#define NVIC_PRI29_R            (*((volatile uint32_t *)0xE000E474))
N#define NVIC_PRI30_R            (*((volatile uint32_t *)0xE000E478))
N#define NVIC_PRI31_R            (*((volatile uint32_t *)0xE000E47C))
N#define NVIC_PRI32_R            (*((volatile uint32_t *)0xE000E480))
N#define NVIC_PRI33_R            (*((volatile uint32_t *)0xE000E484))
N#define NVIC_PRI34_R            (*((volatile uint32_t *)0xE000E488))
N#define NVIC_CPUID_R            (*((volatile uint32_t *)0xE000ED00))
N#define NVIC_INT_CTRL_R         (*((volatile uint32_t *)0xE000ED04))
N#define NVIC_VTABLE_R           (*((volatile uint32_t *)0xE000ED08))
N#define NVIC_APINT_R            (*((volatile uint32_t *)0xE000ED0C))
N#define NVIC_SYS_CTRL_R         (*((volatile uint32_t *)0xE000ED10))
N#define NVIC_CFG_CTRL_R         (*((volatile uint32_t *)0xE000ED14))
N#define NVIC_SYS_PRI1_R         (*((volatile uint32_t *)0xE000ED18))
N#define NVIC_SYS_PRI2_R         (*((volatile uint32_t *)0xE000ED1C))
N#define NVIC_SYS_PRI3_R         (*((volatile uint32_t *)0xE000ED20))
N#define NVIC_SYS_HND_CTRL_R     (*((volatile uint32_t *)0xE000ED24))
N#define NVIC_FAULT_STAT_R       (*((volatile uint32_t *)0xE000ED28))
N#define NVIC_HFAULT_STAT_R      (*((volatile uint32_t *)0xE000ED2C))
N#define NVIC_DEBUG_STAT_R       (*((volatile uint32_t *)0xE000ED30))
N#define NVIC_MM_ADDR_R          (*((volatile uint32_t *)0xE000ED34))
N#define NVIC_FAULT_ADDR_R       (*((volatile uint32_t *)0xE000ED38))
N#define NVIC_CPAC_R             (*((volatile uint32_t *)0xE000ED88))
N#define NVIC_MPU_TYPE_R         (*((volatile uint32_t *)0xE000ED90))
N#define NVIC_MPU_CTRL_R         (*((volatile uint32_t *)0xE000ED94))
N#define NVIC_MPU_NUMBER_R       (*((volatile uint32_t *)0xE000ED98))
N#define NVIC_MPU_BASE_R         (*((volatile uint32_t *)0xE000ED9C))
N#define NVIC_MPU_ATTR_R         (*((volatile uint32_t *)0xE000EDA0))
N#define NVIC_MPU_BASE1_R        (*((volatile uint32_t *)0xE000EDA4))
N#define NVIC_MPU_ATTR1_R        (*((volatile uint32_t *)0xE000EDA8))
N#define NVIC_MPU_BASE2_R        (*((volatile uint32_t *)0xE000EDAC))
N#define NVIC_MPU_ATTR2_R        (*((volatile uint32_t *)0xE000EDB0))
N#define NVIC_MPU_BASE3_R        (*((volatile uint32_t *)0xE000EDB4))
N#define NVIC_MPU_ATTR3_R        (*((volatile uint32_t *)0xE000EDB8))
N#define NVIC_DBG_CTRL_R         (*((volatile uint32_t *)0xE000EDF0))
N#define NVIC_DBG_XFER_R         (*((volatile uint32_t *)0xE000EDF4))
N#define NVIC_DBG_DATA_R         (*((volatile uint32_t *)0xE000EDF8))
N#define NVIC_DBG_INT_R          (*((volatile uint32_t *)0xE000EDFC))
N#define NVIC_SW_TRIG_R          (*((volatile uint32_t *)0xE000EF00))
N#define NVIC_FPCC_R             (*((volatile uint32_t *)0xE000EF34))
N#define NVIC_FPCA_R             (*((volatile uint32_t *)0xE000EF38))
N#define NVIC_FPDSC_R            (*((volatile uint32_t *)0xE000EF3C))
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the WDT_O_LOAD register.
N//
N//*****************************************************************************
N#define WDT_LOAD_M              0xFFFFFFFF  // Watchdog Load Value
N#define WDT_LOAD_S              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the WDT_O_VALUE register.
N//
N//*****************************************************************************
N#define WDT_VALUE_M             0xFFFFFFFF  // Watchdog Value
N#define WDT_VALUE_S             0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the WDT_O_CTL register.
N//
N//*****************************************************************************
N#define WDT_CTL_WRC             0x80000000  // Write Complete
N#define WDT_CTL_INTTYPE         0x00000004  // Watchdog Interrupt Type
N#define WDT_CTL_RESEN           0x00000002  // Watchdog Reset Enable
N#define WDT_CTL_INTEN           0x00000001  // Watchdog Interrupt Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the WDT_O_ICR register.
N//
N//*****************************************************************************
N#define WDT_ICR_M               0xFFFFFFFF  // Watchdog Interrupt Clear
N#define WDT_ICR_S               0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the WDT_O_RIS register.
N//
N//*****************************************************************************
N#define WDT_RIS_WDTRIS          0x00000001  // Watchdog Raw Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the WDT_O_MIS register.
N//
N//*****************************************************************************
N#define WDT_MIS_WDTMIS          0x00000001  // Watchdog Masked Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the WDT_O_TEST register.
N//
N//*****************************************************************************
N#define WDT_TEST_STALL          0x00000100  // Watchdog Stall Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the WDT_O_LOCK register.
N//
N//*****************************************************************************
N#define WDT_LOCK_M              0xFFFFFFFF  // Watchdog Lock
N#define WDT_LOCK_UNLOCKED       0x00000000  // Unlocked
N#define WDT_LOCK_LOCKED         0x00000001  // Locked
N#define WDT_LOCK_UNLOCK         0x1ACCE551  // Unlocks the watchdog timer
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_IM register.
N//
N//*****************************************************************************
N#define GPIO_IM_GPIO_M          0x000000FF  // GPIO Interrupt Mask Enable
N#define GPIO_IM_GPIO_S          0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_RIS register.
N//
N//*****************************************************************************
N#define GPIO_RIS_GPIO_M         0x000000FF  // GPIO Interrupt Raw Status
N#define GPIO_RIS_GPIO_S         0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_MIS register.
N//
N//*****************************************************************************
N#define GPIO_MIS_GPIO_M         0x000000FF  // GPIO Masked Interrupt Status
N#define GPIO_MIS_GPIO_S         0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_ICR register.
N//
N//*****************************************************************************
N#define GPIO_ICR_GPIO_M         0x000000FF  // GPIO Interrupt Clear
N#define GPIO_ICR_GPIO_S         0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_O_LOCK register.
N//
N//*****************************************************************************
N#define GPIO_LOCK_M             0xFFFFFFFF  // GPIO Lock
N#define GPIO_LOCK_UNLOCKED      0x00000000  // The GPIOCR register is unlocked
N                                            // and may be modified
N#define GPIO_LOCK_LOCKED        0x00000001  // The GPIOCR register is locked
N                                            // and may not be modified
N#define GPIO_LOCK_KEY           0x4C4F434B  // Unlocks the GPIO_CR register
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_PCTL register for
N// port A.
N//
N//*****************************************************************************
N#define GPIO_PCTL_PA7_M         0xF0000000  // PA7 Mask
N#define GPIO_PCTL_PA7_I2C1SDA   0x30000000  // I2C1SDA on PA7
N#define GPIO_PCTL_PA7_M1PWM3    0x50000000  // M1PWM3 on PA7
N#define GPIO_PCTL_PA6_M         0x0F000000  // PA6 Mask
N#define GPIO_PCTL_PA6_I2C1SCL   0x03000000  // I2C1SCL on PA6
N#define GPIO_PCTL_PA6_M1PWM2    0x05000000  // M1PWM2 on PA6
N#define GPIO_PCTL_PA5_M         0x00F00000  // PA5 Mask
N#define GPIO_PCTL_PA5_SSI0TX    0x00200000  // SSI0TX on PA5
N#define GPIO_PCTL_PA4_M         0x000F0000  // PA4 Mask
N#define GPIO_PCTL_PA4_SSI0RX    0x00020000  // SSI0RX on PA4
N#define GPIO_PCTL_PA3_M         0x0000F000  // PA3 Mask
N#define GPIO_PCTL_PA3_SSI0FSS   0x00002000  // SSI0FSS on PA3
N#define GPIO_PCTL_PA2_M         0x00000F00  // PA2 Mask
N#define GPIO_PCTL_PA2_SSI0CLK   0x00000200  // SSI0CLK on PA2
N#define GPIO_PCTL_PA1_M         0x000000F0  // PA1 Mask
N#define GPIO_PCTL_PA1_U0TX      0x00000010  // U0TX on PA1
N#define GPIO_PCTL_PA1_CAN1TX    0x00000080  // CAN1TX on PA1
N#define GPIO_PCTL_PA0_M         0x0000000F  // PA0 Mask
N#define GPIO_PCTL_PA0_U0RX      0x00000001  // U0RX on PA0
N#define GPIO_PCTL_PA0_CAN1RX    0x00000008  // CAN1RX on PA0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_PCTL register for
N// port B.
N//
N//*****************************************************************************
N#define GPIO_PCTL_PB7_M         0xF0000000  // PB7 Mask
N#define GPIO_PCTL_PB7_SSI2TX    0x20000000  // SSI2TX on PB7
N#define GPIO_PCTL_PB7_M0PWM1    0x40000000  // M0PWM1 on PB7
N#define GPIO_PCTL_PB7_T0CCP1    0x70000000  // T0CCP1 on PB7
N#define GPIO_PCTL_PB6_M         0x0F000000  // PB6 Mask
N#define GPIO_PCTL_PB6_SSI2RX    0x02000000  // SSI2RX on PB6
N#define GPIO_PCTL_PB6_M0PWM0    0x04000000  // M0PWM0 on PB6
N#define GPIO_PCTL_PB6_T0CCP0    0x07000000  // T0CCP0 on PB6
N#define GPIO_PCTL_PB5_M         0x00F00000  // PB5 Mask
N#define GPIO_PCTL_PB5_SSI2FSS   0x00200000  // SSI2FSS on PB5
N#define GPIO_PCTL_PB5_M0PWM3    0x00400000  // M0PWM3 on PB5
N#define GPIO_PCTL_PB5_T1CCP1    0x00700000  // T1CCP1 on PB5
N#define GPIO_PCTL_PB5_CAN0TX    0x00800000  // CAN0TX on PB5
N#define GPIO_PCTL_PB4_M         0x000F0000  // PB4 Mask
N#define GPIO_PCTL_PB4_SSI2CLK   0x00020000  // SSI2CLK on PB4
N#define GPIO_PCTL_PB4_M0PWM2    0x00040000  // M0PWM2 on PB4
N#define GPIO_PCTL_PB4_T1CCP0    0x00070000  // T1CCP0 on PB4
N#define GPIO_PCTL_PB4_CAN0RX    0x00080000  // CAN0RX on PB4
N#define GPIO_PCTL_PB3_M         0x0000F000  // PB3 Mask
N#define GPIO_PCTL_PB3_I2C0SDA   0x00003000  // I2C0SDA on PB3
N#define GPIO_PCTL_PB3_T3CCP1    0x00007000  // T3CCP1 on PB3
N#define GPIO_PCTL_PB2_M         0x00000F00  // PB2 Mask
N#define GPIO_PCTL_PB2_I2C0SCL   0x00000300  // I2C0SCL on PB2
N#define GPIO_PCTL_PB2_T3CCP0    0x00000700  // T3CCP0 on PB2
N#define GPIO_PCTL_PB1_M         0x000000F0  // PB1 Mask
N#define GPIO_PCTL_PB1_USB0VBUS  0x00000000  // USB0VBUS on PB1
N#define GPIO_PCTL_PB1_U1TX      0x00000010  // U1TX on PB1
N#define GPIO_PCTL_PB1_T2CCP1    0x00000070  // T2CCP1 on PB1
N#define GPIO_PCTL_PB0_M         0x0000000F  // PB0 Mask
N#define GPIO_PCTL_PB0_USB0ID    0x00000000  // USB0ID on PB0
N#define GPIO_PCTL_PB0_U1RX      0x00000001  // U1RX on PB0
N#define GPIO_PCTL_PB0_T2CCP0    0x00000007  // T2CCP0 on PB0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_PCTL register for
N// port C.
N//
N//*****************************************************************************
N#define GPIO_PCTL_PC7_M         0xF0000000  // PC7 Mask
N#define GPIO_PCTL_PC7_U3TX      0x10000000  // U3TX on PC7
N#define GPIO_PCTL_PC7_WT1CCP1   0x70000000  // WT1CCP1 on PC7
N#define GPIO_PCTL_PC7_USB0PFLT  0x80000000  // USB0PFLT on PC7
N#define GPIO_PCTL_PC6_M         0x0F000000  // PC6 Mask
N#define GPIO_PCTL_PC6_U3RX      0x01000000  // U3RX on PC6
N#define GPIO_PCTL_PC6_PHB1      0x06000000  // PHB1 on PC6
N#define GPIO_PCTL_PC6_WT1CCP0   0x07000000  // WT1CCP0 on PC6
N#define GPIO_PCTL_PC6_USB0EPEN  0x08000000  // USB0EPEN on PC6
N#define GPIO_PCTL_PC5_M         0x00F00000  // PC5 Mask
N#define GPIO_PCTL_PC5_U4TX      0x00100000  // U4TX on PC5
N#define GPIO_PCTL_PC5_U1TX      0x00200000  // U1TX on PC5
N#define GPIO_PCTL_PC5_M0PWM7    0x00400000  // M0PWM7 on PC5
N#define GPIO_PCTL_PC5_PHA1      0x00600000  // PHA1 on PC5
N#define GPIO_PCTL_PC5_WT0CCP1   0x00700000  // WT0CCP1 on PC5
N#define GPIO_PCTL_PC5_U1CTS     0x00800000  // U1CTS on PC5
N#define GPIO_PCTL_PC4_M         0x000F0000  // PC4 Mask
N#define GPIO_PCTL_PC4_U4RX      0x00010000  // U4RX on PC4
N#define GPIO_PCTL_PC4_U1RX      0x00020000  // U1RX on PC4
N#define GPIO_PCTL_PC4_M0PWM6    0x00040000  // M0PWM6 on PC4
N#define GPIO_PCTL_PC4_IDX1      0x00060000  // IDX1 on PC4
N#define GPIO_PCTL_PC4_WT0CCP0   0x00070000  // WT0CCP0 on PC4
N#define GPIO_PCTL_PC4_U1RTS     0x00080000  // U1RTS on PC4
N#define GPIO_PCTL_PC3_M         0x0000F000  // PC3 Mask
N#define GPIO_PCTL_PC3_TDO       0x00001000  // TDO on PC3
N#define GPIO_PCTL_PC3_T5CCP1    0x00007000  // T5CCP1 on PC3
N#define GPIO_PCTL_PC2_M         0x00000F00  // PC2 Mask
N#define GPIO_PCTL_PC2_TDI       0x00000100  // TDI on PC2
N#define GPIO_PCTL_PC2_T5CCP0    0x00000700  // T5CCP0 on PC2
N#define GPIO_PCTL_PC1_M         0x000000F0  // PC1 Mask
N#define GPIO_PCTL_PC1_TMS       0x00000010  // TMS on PC1
N#define GPIO_PCTL_PC1_T4CCP1    0x00000070  // T4CCP1 on PC1
N#define GPIO_PCTL_PC0_M         0x0000000F  // PC0 Mask
N#define GPIO_PCTL_PC0_TCK       0x00000001  // TCK on PC0
N#define GPIO_PCTL_PC0_T4CCP0    0x00000007  // T4CCP0 on PC0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_PCTL register for
N// port D.
N//
N//*****************************************************************************
N#define GPIO_PCTL_PD7_M         0xF0000000  // PD7 Mask
N#define GPIO_PCTL_PD7_U2TX      0x10000000  // U2TX on PD7
N#define GPIO_PCTL_PD7_PHB0      0x60000000  // PHB0 on PD7
N#define GPIO_PCTL_PD7_WT5CCP1   0x70000000  // WT5CCP1 on PD7
N#define GPIO_PCTL_PD7_NMI       0x80000000  // NMI on PD7
N#define GPIO_PCTL_PD6_M         0x0F000000  // PD6 Mask
N#define GPIO_PCTL_PD6_U2RX      0x01000000  // U2RX on PD6
N#define GPIO_PCTL_PD6_M0FAULT0  0x04000000  // M0FAULT0 on PD6
N#define GPIO_PCTL_PD6_PHA0      0x06000000  // PHA0 on PD6
N#define GPIO_PCTL_PD6_WT5CCP0   0x07000000  // WT5CCP0 on PD6
N#define GPIO_PCTL_PD5_M         0x00F00000  // PD5 Mask
N#define GPIO_PCTL_PD5_USB0DP    0x00000000  // USB0DP on PD5
N#define GPIO_PCTL_PD5_U6TX      0x00100000  // U6TX on PD5
N#define GPIO_PCTL_PD5_WT4CCP1   0x00700000  // WT4CCP1 on PD5
N#define GPIO_PCTL_PD4_M         0x000F0000  // PD4 Mask
N#define GPIO_PCTL_PD4_USB0DM    0x00000000  // USB0DM on PD4
N#define GPIO_PCTL_PD4_U6RX      0x00010000  // U6RX on PD4
N#define GPIO_PCTL_PD4_WT4CCP0   0x00070000  // WT4CCP0 on PD4
N#define GPIO_PCTL_PD3_M         0x0000F000  // PD3 Mask
N#define GPIO_PCTL_PD3_AIN4      0x00000000  // AIN4 on PD3
N#define GPIO_PCTL_PD3_SSI3TX    0x00001000  // SSI3TX on PD3
N#define GPIO_PCTL_PD3_SSI1TX    0x00002000  // SSI1TX on PD3
N#define GPIO_PCTL_PD3_IDX0      0x00006000  // IDX0 on PD3
N#define GPIO_PCTL_PD3_WT3CCP1   0x00007000  // WT3CCP1 on PD3
N#define GPIO_PCTL_PD3_USB0PFLT  0x00008000  // USB0PFLT on PD3
N#define GPIO_PCTL_PD2_M         0x00000F00  // PD2 Mask
N#define GPIO_PCTL_PD2_AIN5      0x00000000  // AIN5 on PD2
N#define GPIO_PCTL_PD2_SSI3RX    0x00000100  // SSI3RX on PD2
N#define GPIO_PCTL_PD2_SSI1RX    0x00000200  // SSI1RX on PD2
N#define GPIO_PCTL_PD2_M0FAULT0  0x00000400  // M0FAULT0 on PD2
N#define GPIO_PCTL_PD2_WT3CCP0   0x00000700  // WT3CCP0 on PD2
N#define GPIO_PCTL_PD2_USB0EPEN  0x00000800  // USB0EPEN on PD2
N#define GPIO_PCTL_PD1_M         0x000000F0  // PD1 Mask
N#define GPIO_PCTL_PD1_AIN6      0x00000000  // AIN6 on PD1
N#define GPIO_PCTL_PD1_SSI3FSS   0x00000010  // SSI3FSS on PD1
N#define GPIO_PCTL_PD1_SSI1FSS   0x00000020  // SSI1FSS on PD1
N#define GPIO_PCTL_PD1_I2C3SDA   0x00000030  // I2C3SDA on PD1
N#define GPIO_PCTL_PD1_M0PWM7    0x00000040  // M0PWM7 on PD1
N#define GPIO_PCTL_PD1_M1PWM1    0x00000050  // M1PWM1 on PD1
N#define GPIO_PCTL_PD1_WT2CCP1   0x00000070  // WT2CCP1 on PD1
N#define GPIO_PCTL_PD0_M         0x0000000F  // PD0 Mask
N#define GPIO_PCTL_PD0_AIN7      0x00000000  // AIN7 on PD0
N#define GPIO_PCTL_PD0_SSI3CLK   0x00000001  // SSI3CLK on PD0
N#define GPIO_PCTL_PD0_SSI1CLK   0x00000002  // SSI1CLK on PD0
N#define GPIO_PCTL_PD0_I2C3SCL   0x00000003  // I2C3SCL on PD0
N#define GPIO_PCTL_PD0_M0PWM6    0x00000004  // M0PWM6 on PD0
N#define GPIO_PCTL_PD0_M1PWM0    0x00000005  // M1PWM0 on PD0
N#define GPIO_PCTL_PD0_WT2CCP0   0x00000007  // WT2CCP0 on PD0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_PCTL register for
N// port E.
N//
N//*****************************************************************************
N#define GPIO_PCTL_PE5_M         0x00F00000  // PE5 Mask
N#define GPIO_PCTL_PE5_AIN8      0x00000000  // AIN8 on PE5
N#define GPIO_PCTL_PE5_U5TX      0x00100000  // U5TX on PE5
N#define GPIO_PCTL_PE5_I2C2SDA   0x00300000  // I2C2SDA on PE5
N#define GPIO_PCTL_PE5_M0PWM5    0x00400000  // M0PWM5 on PE5
N#define GPIO_PCTL_PE5_M1PWM3    0x00500000  // M1PWM3 on PE5
N#define GPIO_PCTL_PE5_CAN0TX    0x00800000  // CAN0TX on PE5
N#define GPIO_PCTL_PE4_M         0x000F0000  // PE4 Mask
N#define GPIO_PCTL_PE4_AIN9      0x00000000  // AIN9 on PE4
N#define GPIO_PCTL_PE4_U5RX      0x00010000  // U5RX on PE4
N#define GPIO_PCTL_PE4_I2C2SCL   0x00030000  // I2C2SCL on PE4
N#define GPIO_PCTL_PE4_M0PWM4    0x00040000  // M0PWM4 on PE4
N#define GPIO_PCTL_PE4_M1PWM2    0x00050000  // M1PWM2 on PE4
N#define GPIO_PCTL_PE4_CAN0RX    0x00080000  // CAN0RX on PE4
N#define GPIO_PCTL_PE3_M         0x0000F000  // PE3 Mask
N#define GPIO_PCTL_PE3_AIN0      0x00000000  // AIN0 on PE3
N#define GPIO_PCTL_PE2_M         0x00000F00  // PE2 Mask
N#define GPIO_PCTL_PE2_AIN1      0x00000000  // AIN1 on PE2
N#define GPIO_PCTL_PE1_M         0x000000F0  // PE1 Mask
N#define GPIO_PCTL_PE1_AIN2      0x00000000  // AIN2 on PE1
N#define GPIO_PCTL_PE1_U7TX      0x00000010  // U7TX on PE1
N#define GPIO_PCTL_PE0_M         0x0000000F  // PE0 Mask
N#define GPIO_PCTL_PE0_AIN3      0x00000000  // AIN3 on PE0
N#define GPIO_PCTL_PE0_U7RX      0x00000001  // U7RX on PE0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the GPIO_PCTL register for
N// port F.
N//
N//*****************************************************************************
N#define GPIO_PCTL_PF4_M         0x000F0000  // PF4 Mask
N#define GPIO_PCTL_PF4_M1FAULT0  0x00050000  // M1FAULT0 on PF4
N#define GPIO_PCTL_PF4_IDX0      0x00060000  // IDX0 on PF4
N#define GPIO_PCTL_PF4_T2CCP0    0x00070000  // T2CCP0 on PF4
N#define GPIO_PCTL_PF4_USB0EPEN  0x00080000  // USB0EPEN on PF4
N#define GPIO_PCTL_PF3_M         0x0000F000  // PF3 Mask
N#define GPIO_PCTL_PF3_SSI1FSS   0x00002000  // SSI1FSS on PF3
N#define GPIO_PCTL_PF3_CAN0TX    0x00003000  // CAN0TX on PF3
N#define GPIO_PCTL_PF3_M1PWM7    0x00005000  // M1PWM7 on PF3
N#define GPIO_PCTL_PF3_T1CCP1    0x00007000  // T1CCP1 on PF3
N#define GPIO_PCTL_PF3_TRCLK     0x0000E000  // TRCLK on PF3
N#define GPIO_PCTL_PF2_M         0x00000F00  // PF2 Mask
N#define GPIO_PCTL_PF2_SSI1CLK   0x00000200  // SSI1CLK on PF2
N#define GPIO_PCTL_PF2_M0FAULT0  0x00000400  // M0FAULT0 on PF2
N#define GPIO_PCTL_PF2_M1PWM6    0x00000500  // M1PWM6 on PF2
N#define GPIO_PCTL_PF2_T1CCP0    0x00000700  // T1CCP0 on PF2
N#define GPIO_PCTL_PF2_TRD0      0x00000E00  // TRD0 on PF2
N#define GPIO_PCTL_PF1_M         0x000000F0  // PF1 Mask
N#define GPIO_PCTL_PF1_U1CTS     0x00000010  // U1CTS on PF1
N#define GPIO_PCTL_PF1_SSI1TX    0x00000020  // SSI1TX on PF1
N#define GPIO_PCTL_PF1_M1PWM5    0x00000050  // M1PWM5 on PF1
N#define GPIO_PCTL_PF1_PHB0      0x00000060  // PHB0 on PF1
N#define GPIO_PCTL_PF1_T0CCP1    0x00000070  // T0CCP1 on PF1
N#define GPIO_PCTL_PF1_C1O       0x00000090  // C1O on PF1
N#define GPIO_PCTL_PF1_TRD1      0x000000E0  // TRD1 on PF1
N#define GPIO_PCTL_PF0_M         0x0000000F  // PF0 Mask
N#define GPIO_PCTL_PF0_U1RTS     0x00000001  // U1RTS on PF0
N#define GPIO_PCTL_PF0_SSI1RX    0x00000002  // SSI1RX on PF0
N#define GPIO_PCTL_PF0_CAN0RX    0x00000003  // CAN0RX on PF0
N#define GPIO_PCTL_PF0_M1PWM4    0x00000005  // M1PWM4 on PF0
N#define GPIO_PCTL_PF0_PHA0      0x00000006  // PHA0 on PF0
N#define GPIO_PCTL_PF0_T0CCP0    0x00000007  // T0CCP0 on PF0
N#define GPIO_PCTL_PF0_NMI       0x00000008  // NMI on PF0
N#define GPIO_PCTL_PF0_C0O       0x00000009  // C0O on PF0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SSI_O_CR0 register.
N//
N//*****************************************************************************
N#define SSI_CR0_SCR_M           0x0000FF00  // SSI Serial Clock Rate
N#define SSI_CR0_SPH             0x00000080  // SSI Serial Clock Phase
N#define SSI_CR0_SPO             0x00000040  // SSI Serial Clock Polarity
N#define SSI_CR0_FRF_M           0x00000030  // SSI Frame Format Select
N#define SSI_CR0_FRF_MOTO        0x00000000  // Freescale SPI Frame Format
N#define SSI_CR0_FRF_TI          0x00000010  // Synchronous Serial Frame Format
N#define SSI_CR0_FRF_NMW         0x00000020  // MICROWIRE Frame Format
N#define SSI_CR0_DSS_M           0x0000000F  // SSI Data Size Select
N#define SSI_CR0_DSS_4           0x00000003  // 4-bit data
N#define SSI_CR0_DSS_5           0x00000004  // 5-bit data
N#define SSI_CR0_DSS_6           0x00000005  // 6-bit data
N#define SSI_CR0_DSS_7           0x00000006  // 7-bit data
N#define SSI_CR0_DSS_8           0x00000007  // 8-bit data
N#define SSI_CR0_DSS_9           0x00000008  // 9-bit data
N#define SSI_CR0_DSS_10          0x00000009  // 10-bit data
N#define SSI_CR0_DSS_11          0x0000000A  // 11-bit data
N#define SSI_CR0_DSS_12          0x0000000B  // 12-bit data
N#define SSI_CR0_DSS_13          0x0000000C  // 13-bit data
N#define SSI_CR0_DSS_14          0x0000000D  // 14-bit data
N#define SSI_CR0_DSS_15          0x0000000E  // 15-bit data
N#define SSI_CR0_DSS_16          0x0000000F  // 16-bit data
N#define SSI_CR0_SCR_S           8
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SSI_O_CR1 register.
N//
N//*****************************************************************************
N#define SSI_CR1_EOT             0x00000010  // End of Transmission
N#define SSI_CR1_MS              0x00000004  // SSI Master/Slave Select
N#define SSI_CR1_SSE             0x00000002  // SSI Synchronous Serial Port
N                                            // Enable
N#define SSI_CR1_LBM             0x00000001  // SSI Loopback Mode
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SSI_O_DR register.
N//
N//*****************************************************************************
N#define SSI_DR_DATA_M           0x0000FFFF  // SSI Receive/Transmit Data
N#define SSI_DR_DATA_S           0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SSI_O_SR register.
N//
N//*****************************************************************************
N#define SSI_SR_BSY              0x00000010  // SSI Busy Bit
N#define SSI_SR_RFF              0x00000008  // SSI Receive FIFO Full
N#define SSI_SR_RNE              0x00000004  // SSI Receive FIFO Not Empty
N#define SSI_SR_TNF              0x00000002  // SSI Transmit FIFO Not Full
N#define SSI_SR_TFE              0x00000001  // SSI Transmit FIFO Empty
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SSI_O_CPSR register.
N//
N//*****************************************************************************
N#define SSI_CPSR_CPSDVSR_M      0x000000FF  // SSI Clock Prescale Divisor
N#define SSI_CPSR_CPSDVSR_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SSI_O_IM register.
N//
N//*****************************************************************************
N#define SSI_IM_TXIM             0x00000008  // SSI Transmit FIFO Interrupt Mask
N#define SSI_IM_RXIM             0x00000004  // SSI Receive FIFO Interrupt Mask
N#define SSI_IM_RTIM             0x00000002  // SSI Receive Time-Out Interrupt
N                                            // Mask
N#define SSI_IM_RORIM            0x00000001  // SSI Receive Overrun Interrupt
N                                            // Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SSI_O_RIS register.
N//
N//*****************************************************************************
N#define SSI_RIS_TXRIS           0x00000008  // SSI Transmit FIFO Raw Interrupt
N                                            // Status
N#define SSI_RIS_RXRIS           0x00000004  // SSI Receive FIFO Raw Interrupt
N                                            // Status
N#define SSI_RIS_RTRIS           0x00000002  // SSI Receive Time-Out Raw
N                                            // Interrupt Status
N#define SSI_RIS_RORRIS          0x00000001  // SSI Receive Overrun Raw
N                                            // Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SSI_O_MIS register.
N//
N//*****************************************************************************
N#define SSI_MIS_TXMIS           0x00000008  // SSI Transmit FIFO Masked
N                                            // Interrupt Status
N#define SSI_MIS_RXMIS           0x00000004  // SSI Receive FIFO Masked
N                                            // Interrupt Status
N#define SSI_MIS_RTMIS           0x00000002  // SSI Receive Time-Out Masked
N                                            // Interrupt Status
N#define SSI_MIS_RORMIS          0x00000001  // SSI Receive Overrun Masked
N                                            // Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SSI_O_ICR register.
N//
N//*****************************************************************************
N#define SSI_ICR_RTIC            0x00000002  // SSI Receive Time-Out Interrupt
N                                            // Clear
N#define SSI_ICR_RORIC           0x00000001  // SSI Receive Overrun Interrupt
N                                            // Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SSI_O_DMACTL register.
N//
N//*****************************************************************************
N#define SSI_DMACTL_TXDMAE       0x00000002  // Transmit DMA Enable
N#define SSI_DMACTL_RXDMAE       0x00000001  // Receive DMA Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SSI_O_CC register.
N//
N//*****************************************************************************
N#define SSI_CC_CS_M             0x0000000F  // SSI Baud Clock Source
N#define SSI_CC_CS_SYSPLL        0x00000000  // System clock (based on clock
N                                            // source and divisor factor)
N#define SSI_CC_CS_PIOSC         0x00000005  // PIOSC
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_DR register.
N//
N//*****************************************************************************
N#define UART_DR_OE              0x00000800  // UART Overrun Error
N#define UART_DR_BE              0x00000400  // UART Break Error
N#define UART_DR_PE              0x00000200  // UART Parity Error
N#define UART_DR_FE              0x00000100  // UART Framing Error
N#define UART_DR_DATA_M          0x000000FF  // Data Transmitted or Received
N#define UART_DR_DATA_S          0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_RSR register.
N//
N//*****************************************************************************
N#define UART_RSR_OE             0x00000008  // UART Overrun Error
N#define UART_RSR_BE             0x00000004  // UART Break Error
N#define UART_RSR_PE             0x00000002  // UART Parity Error
N#define UART_RSR_FE             0x00000001  // UART Framing Error
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_ECR register.
N//
N//*****************************************************************************
N#define UART_ECR_DATA_M         0x000000FF  // Error Clear
N#define UART_ECR_DATA_S         0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_FR register.
N//
N//*****************************************************************************
N#define UART_FR_TXFE            0x00000080  // UART Transmit FIFO Empty
N#define UART_FR_RXFF            0x00000040  // UART Receive FIFO Full
N#define UART_FR_TXFF            0x00000020  // UART Transmit FIFO Full
N#define UART_FR_RXFE            0x00000010  // UART Receive FIFO Empty
N#define UART_FR_BUSY            0x00000008  // UART Busy
N#define UART_FR_CTS             0x00000001  // Clear To Send
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_ILPR register.
N//
N//*****************************************************************************
N#define UART_ILPR_ILPDVSR_M     0x000000FF  // IrDA Low-Power Divisor
N#define UART_ILPR_ILPDVSR_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_IBRD register.
N//
N//*****************************************************************************
N#define UART_IBRD_DIVINT_M      0x0000FFFF  // Integer Baud-Rate Divisor
N#define UART_IBRD_DIVINT_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_FBRD register.
N//
N//*****************************************************************************
N#define UART_FBRD_DIVFRAC_M     0x0000003F  // Fractional Baud-Rate Divisor
N#define UART_FBRD_DIVFRAC_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_LCRH register.
N//
N//*****************************************************************************
N#define UART_LCRH_SPS           0x00000080  // UART Stick Parity Select
N#define UART_LCRH_WLEN_M        0x00000060  // UART Word Length
N#define UART_LCRH_WLEN_5        0x00000000  // 5 bits (default)
N#define UART_LCRH_WLEN_6        0x00000020  // 6 bits
N#define UART_LCRH_WLEN_7        0x00000040  // 7 bits
N#define UART_LCRH_WLEN_8        0x00000060  // 8 bits
N#define UART_LCRH_FEN           0x00000010  // UART Enable FIFOs
N#define UART_LCRH_STP2          0x00000008  // UART Two Stop Bits Select
N#define UART_LCRH_EPS           0x00000004  // UART Even Parity Select
N#define UART_LCRH_PEN           0x00000002  // UART Parity Enable
N#define UART_LCRH_BRK           0x00000001  // UART Send Break
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_CTL register.
N//
N//*****************************************************************************
N#define UART_CTL_CTSEN          0x00008000  // Enable Clear To Send
N#define UART_CTL_RTSEN          0x00004000  // Enable Request to Send
N#define UART_CTL_RTS            0x00000800  // Request to Send
N#define UART_CTL_RXE            0x00000200  // UART Receive Enable
N#define UART_CTL_TXE            0x00000100  // UART Transmit Enable
N#define UART_CTL_LBE            0x00000080  // UART Loop Back Enable
N#define UART_CTL_HSE            0x00000020  // High-Speed Enable
N#define UART_CTL_EOT            0x00000010  // End of Transmission
N#define UART_CTL_SMART          0x00000008  // ISO 7816 Smart Card Support
N#define UART_CTL_SIRLP          0x00000004  // UART SIR Low-Power Mode
N#define UART_CTL_SIREN          0x00000002  // UART SIR Enable
N#define UART_CTL_UARTEN         0x00000001  // UART Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_IFLS register.
N//
N//*****************************************************************************
N#define UART_IFLS_RX_M          0x00000038  // UART Receive Interrupt FIFO
N                                            // Level Select
N#define UART_IFLS_RX1_8         0x00000000  // RX FIFO >= 1/8 full
N#define UART_IFLS_RX2_8         0x00000008  // RX FIFO >= 1/4 full
N#define UART_IFLS_RX4_8         0x00000010  // RX FIFO >= 1/2 full (default)
N#define UART_IFLS_RX6_8         0x00000018  // RX FIFO >= 3/4 full
N#define UART_IFLS_RX7_8         0x00000020  // RX FIFO >= 7/8 full
N#define UART_IFLS_TX_M          0x00000007  // UART Transmit Interrupt FIFO
N                                            // Level Select
N#define UART_IFLS_TX1_8         0x00000000  // TX FIFO <= 1/8 full
N#define UART_IFLS_TX2_8         0x00000001  // TX FIFO <= 1/4 full
N#define UART_IFLS_TX4_8         0x00000002  // TX FIFO <= 1/2 full (default)
N#define UART_IFLS_TX6_8         0x00000003  // TX FIFO <= 3/4 full
N#define UART_IFLS_TX7_8         0x00000004  // TX FIFO <= 7/8 full
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_IM register.
N//
N//*****************************************************************************
N#define UART_IM_9BITIM          0x00001000  // 9-Bit Mode Interrupt Mask
N#define UART_IM_OEIM            0x00000400  // UART Overrun Error Interrupt
N                                            // Mask
N#define UART_IM_BEIM            0x00000200  // UART Break Error Interrupt Mask
N#define UART_IM_PEIM            0x00000100  // UART Parity Error Interrupt Mask
N#define UART_IM_FEIM            0x00000080  // UART Framing Error Interrupt
N                                            // Mask
N#define UART_IM_RTIM            0x00000040  // UART Receive Time-Out Interrupt
N                                            // Mask
N#define UART_IM_TXIM            0x00000020  // UART Transmit Interrupt Mask
N#define UART_IM_RXIM            0x00000010  // UART Receive Interrupt Mask
N#define UART_IM_CTSMIM          0x00000002  // UART Clear to Send Modem
N                                            // Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_RIS register.
N//
N//*****************************************************************************
N#define UART_RIS_9BITRIS        0x00001000  // 9-Bit Mode Raw Interrupt Status
N#define UART_RIS_OERIS          0x00000400  // UART Overrun Error Raw Interrupt
N                                            // Status
N#define UART_RIS_BERIS          0x00000200  // UART Break Error Raw Interrupt
N                                            // Status
N#define UART_RIS_PERIS          0x00000100  // UART Parity Error Raw Interrupt
N                                            // Status
N#define UART_RIS_FERIS          0x00000080  // UART Framing Error Raw Interrupt
N                                            // Status
N#define UART_RIS_RTRIS          0x00000040  // UART Receive Time-Out Raw
N                                            // Interrupt Status
N#define UART_RIS_TXRIS          0x00000020  // UART Transmit Raw Interrupt
N                                            // Status
N#define UART_RIS_RXRIS          0x00000010  // UART Receive Raw Interrupt
N                                            // Status
N#define UART_RIS_CTSRIS         0x00000002  // UART Clear to Send Modem Raw
N                                            // Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_MIS register.
N//
N//*****************************************************************************
N#define UART_MIS_9BITMIS        0x00001000  // 9-Bit Mode Masked Interrupt
N                                            // Status
N#define UART_MIS_OEMIS          0x00000400  // UART Overrun Error Masked
N                                            // Interrupt Status
N#define UART_MIS_BEMIS          0x00000200  // UART Break Error Masked
N                                            // Interrupt Status
N#define UART_MIS_PEMIS          0x00000100  // UART Parity Error Masked
N                                            // Interrupt Status
N#define UART_MIS_FEMIS          0x00000080  // UART Framing Error Masked
N                                            // Interrupt Status
N#define UART_MIS_RTMIS          0x00000040  // UART Receive Time-Out Masked
N                                            // Interrupt Status
N#define UART_MIS_TXMIS          0x00000020  // UART Transmit Masked Interrupt
N                                            // Status
N#define UART_MIS_RXMIS          0x00000010  // UART Receive Masked Interrupt
N                                            // Status
N#define UART_MIS_CTSMIS         0x00000002  // UART Clear to Send Modem Masked
N                                            // Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_ICR register.
N//
N//*****************************************************************************
N#define UART_ICR_9BITIC         0x00001000  // 9-Bit Mode Interrupt Clear
N#define UART_ICR_OEIC           0x00000400  // Overrun Error Interrupt Clear
N#define UART_ICR_BEIC           0x00000200  // Break Error Interrupt Clear
N#define UART_ICR_PEIC           0x00000100  // Parity Error Interrupt Clear
N#define UART_ICR_FEIC           0x00000080  // Framing Error Interrupt Clear
N#define UART_ICR_RTIC           0x00000040  // Receive Time-Out Interrupt Clear
N#define UART_ICR_TXIC           0x00000020  // Transmit Interrupt Clear
N#define UART_ICR_RXIC           0x00000010  // Receive Interrupt Clear
N#define UART_ICR_CTSMIC         0x00000002  // UART Clear to Send Modem
N                                            // Interrupt Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_DMACTL register.
N//
N//*****************************************************************************
N#define UART_DMACTL_DMAERR      0x00000004  // DMA on Error
N#define UART_DMACTL_TXDMAE      0x00000002  // Transmit DMA Enable
N#define UART_DMACTL_RXDMAE      0x00000001  // Receive DMA Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_9BITADDR
N// register.
N//
N//*****************************************************************************
N#define UART_9BITADDR_9BITEN    0x00008000  // Enable 9-Bit Mode
N#define UART_9BITADDR_ADDR_M    0x000000FF  // Self Address for 9-Bit Mode
N#define UART_9BITADDR_ADDR_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_9BITAMASK
N// register.
N//
N//*****************************************************************************
N#define UART_9BITAMASK_MASK_M   0x000000FF  // Self Address Mask for 9-Bit Mode
N#define UART_9BITAMASK_MASK_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_PP register.
N//
N//*****************************************************************************
N#define UART_PP_NB              0x00000002  // 9-Bit Support
N#define UART_PP_SC              0x00000001  // Smart Card Support
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UART_O_CC register.
N//
N//*****************************************************************************
N#define UART_CC_CS_M            0x0000000F  // UART Baud Clock Source
N#define UART_CC_CS_SYSCLK       0x00000000  // System clock (based on clock
N                                            // source and divisor factor)
N#define UART_CC_CS_PIOSC        0x00000005  // PIOSC
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_MSA register.
N//
N//*****************************************************************************
N#define I2C_MSA_SA_M            0x000000FE  // I2C Slave Address
N#define I2C_MSA_RS              0x00000001  // Receive not send
N#define I2C_MSA_SA_S            1
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_MCS register.
N//
N//*****************************************************************************
N#define I2C_MCS_CLKTO           0x00000080  // Clock Timeout Error
N#define I2C_MCS_BUSBSY          0x00000040  // Bus Busy
N#define I2C_MCS_IDLE            0x00000020  // I2C Idle
N#define I2C_MCS_ARBLST          0x00000010  // Arbitration Lost
N#define I2C_MCS_HS              0x00000010  // High-Speed Enable
N#define I2C_MCS_ACK             0x00000008  // Data Acknowledge Enable
N#define I2C_MCS_DATACK          0x00000008  // Acknowledge Data
N#define I2C_MCS_ADRACK          0x00000004  // Acknowledge Address
N#define I2C_MCS_STOP            0x00000004  // Generate STOP
N#define I2C_MCS_ERROR           0x00000002  // Error
N#define I2C_MCS_START           0x00000002  // Generate START
N#define I2C_MCS_RUN             0x00000001  // I2C Master Enable
N#define I2C_MCS_BUSY            0x00000001  // I2C Busy
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_MDR register.
N//
N//*****************************************************************************
N#define I2C_MDR_DATA_M          0x000000FF  // This byte contains the data
N                                            // transferred during a transaction
N#define I2C_MDR_DATA_S          0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_MTPR register.
N//
N//*****************************************************************************
N#define I2C_MTPR_HS             0x00000080  // High-Speed Enable
N#define I2C_MTPR_TPR_M          0x0000007F  // Timer Period
N#define I2C_MTPR_TPR_S          0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_MIMR register.
N//
N//*****************************************************************************
N#define I2C_MIMR_CLKIM          0x00000002  // Clock Timeout Interrupt Mask
N#define I2C_MIMR_IM             0x00000001  // Master Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_MRIS register.
N//
N//*****************************************************************************
N#define I2C_MRIS_CLKRIS         0x00000002  // Clock Timeout Raw Interrupt
N                                            // Status
N#define I2C_MRIS_RIS            0x00000001  // Master Raw Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_MMIS register.
N//
N//*****************************************************************************
N#define I2C_MMIS_CLKMIS         0x00000002  // Clock Timeout Masked Interrupt
N                                            // Status
N#define I2C_MMIS_MIS            0x00000001  // Masked Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_MICR register.
N//
N//*****************************************************************************
N#define I2C_MICR_CLKIC          0x00000002  // Clock Timeout Interrupt Clear
N#define I2C_MICR_IC             0x00000001  // Master Interrupt Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_MCR register.
N//
N//*****************************************************************************
N#define I2C_MCR_GFE             0x00000040  // I2C Glitch Filter Enable
N#define I2C_MCR_SFE             0x00000020  // I2C Slave Function Enable
N#define I2C_MCR_MFE             0x00000010  // I2C Master Function Enable
N#define I2C_MCR_LPBK            0x00000001  // I2C Loopback
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_MCLKOCNT register.
N//
N//*****************************************************************************
N#define I2C_MCLKOCNT_CNTL_M     0x000000FF  // I2C Master Count
N#define I2C_MCLKOCNT_CNTL_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_MBMON register.
N//
N//*****************************************************************************
N#define I2C_MBMON_SDA           0x00000002  // I2C SDA Status
N#define I2C_MBMON_SCL           0x00000001  // I2C SCL Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_MCR2 register.
N//
N//*****************************************************************************
N#define I2C_MCR2_GFPW_M         0x00000070  // I2C Glitch Filter Pulse Width
N#define I2C_MCR2_GFPW_BYPASS    0x00000000  // Bypass
N#define I2C_MCR2_GFPW_1         0x00000010  // 1 clock
N#define I2C_MCR2_GFPW_2         0x00000020  // 2 clocks
N#define I2C_MCR2_GFPW_3         0x00000030  // 3 clocks
N#define I2C_MCR2_GFPW_4         0x00000040  // 4 clocks
N#define I2C_MCR2_GFPW_8         0x00000050  // 8 clocks
N#define I2C_MCR2_GFPW_16        0x00000060  // 16 clocks
N#define I2C_MCR2_GFPW_31        0x00000070  // 31 clocks
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_SOAR register.
N//
N//*****************************************************************************
N#define I2C_SOAR_OAR_M          0x0000007F  // I2C Slave Own Address
N#define I2C_SOAR_OAR_S          0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_SCSR register.
N//
N//*****************************************************************************
N#define I2C_SCSR_OAR2SEL        0x00000008  // OAR2 Address Matched
N#define I2C_SCSR_FBR            0x00000004  // First Byte Received
N#define I2C_SCSR_TREQ           0x00000002  // Transmit Request
N#define I2C_SCSR_DA             0x00000001  // Device Active
N#define I2C_SCSR_RREQ           0x00000001  // Receive Request
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_SDR register.
N//
N//*****************************************************************************
N#define I2C_SDR_DATA_M          0x000000FF  // Data for Transfer
N#define I2C_SDR_DATA_S          0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_SIMR register.
N//
N//*****************************************************************************
N#define I2C_SIMR_STOPIM         0x00000004  // Stop Condition Interrupt Mask
N#define I2C_SIMR_STARTIM        0x00000002  // Start Condition Interrupt Mask
N#define I2C_SIMR_DATAIM         0x00000001  // Data Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_SRIS register.
N//
N//*****************************************************************************
N#define I2C_SRIS_STOPRIS        0x00000004  // Stop Condition Raw Interrupt
N                                            // Status
N#define I2C_SRIS_STARTRIS       0x00000002  // Start Condition Raw Interrupt
N                                            // Status
N#define I2C_SRIS_DATARIS        0x00000001  // Data Raw Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_SMIS register.
N//
N//*****************************************************************************
N#define I2C_SMIS_STOPMIS        0x00000004  // Stop Condition Masked Interrupt
N                                            // Status
N#define I2C_SMIS_STARTMIS       0x00000002  // Start Condition Masked Interrupt
N                                            // Status
N#define I2C_SMIS_DATAMIS        0x00000001  // Data Masked Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_SICR register.
N//
N//*****************************************************************************
N#define I2C_SICR_STOPIC         0x00000004  // Stop Condition Interrupt Clear
N#define I2C_SICR_STARTIC        0x00000002  // Start Condition Interrupt Clear
N#define I2C_SICR_DATAIC         0x00000001  // Data Interrupt Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_SOAR2 register.
N//
N//*****************************************************************************
N#define I2C_SOAR2_OAR2EN        0x00000080  // I2C Slave Own Address 2 Enable
N#define I2C_SOAR2_OAR2_M        0x0000007F  // I2C Slave Own Address 2
N#define I2C_SOAR2_OAR2_S        0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_SACKCTL register.
N//
N//*****************************************************************************
N#define I2C_SACKCTL_ACKOVAL     0x00000002  // I2C Slave ACK Override Value
N#define I2C_SACKCTL_ACKOEN      0x00000001  // I2C Slave ACK Override Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_PP register.
N//
N//*****************************************************************************
N#define I2C_PP_HS               0x00000001  // High-Speed Capable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the I2C_O_PC register.
N//
N//*****************************************************************************
N#define I2C_PC_HS               0x00000001  // High-Speed Capable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_CTL register.
N//
N//*****************************************************************************
N#define PWM_CTL_GLOBALSYNC3     0x00000008  // Update PWM Generator 3
N#define PWM_CTL_GLOBALSYNC2     0x00000004  // Update PWM Generator 2
N#define PWM_CTL_GLOBALSYNC1     0x00000002  // Update PWM Generator 1
N#define PWM_CTL_GLOBALSYNC0     0x00000001  // Update PWM Generator 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_SYNC register.
N//
N//*****************************************************************************
N#define PWM_SYNC_SYNC3          0x00000008  // Reset Generator 3 Counter
N#define PWM_SYNC_SYNC2          0x00000004  // Reset Generator 2 Counter
N#define PWM_SYNC_SYNC1          0x00000002  // Reset Generator 1 Counter
N#define PWM_SYNC_SYNC0          0x00000001  // Reset Generator 0 Counter
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_ENABLE register.
N//
N//*****************************************************************************
N#define PWM_ENABLE_PWM7EN       0x00000080  // MnPWM7 Output Enable
N#define PWM_ENABLE_PWM6EN       0x00000040  // MnPWM6 Output Enable
N#define PWM_ENABLE_PWM5EN       0x00000020  // MnPWM5 Output Enable
N#define PWM_ENABLE_PWM4EN       0x00000010  // MnPWM4 Output Enable
N#define PWM_ENABLE_PWM3EN       0x00000008  // MnPWM3 Output Enable
N#define PWM_ENABLE_PWM2EN       0x00000004  // MnPWM2 Output Enable
N#define PWM_ENABLE_PWM1EN       0x00000002  // MnPWM1 Output Enable
N#define PWM_ENABLE_PWM0EN       0x00000001  // MnPWM0 Output Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_INVERT register.
N//
N//*****************************************************************************
N#define PWM_INVERT_PWM7INV      0x00000080  // Invert MnPWM7 Signal
N#define PWM_INVERT_PWM6INV      0x00000040  // Invert MnPWM6 Signal
N#define PWM_INVERT_PWM5INV      0x00000020  // Invert MnPWM5 Signal
N#define PWM_INVERT_PWM4INV      0x00000010  // Invert MnPWM4 Signal
N#define PWM_INVERT_PWM3INV      0x00000008  // Invert MnPWM3 Signal
N#define PWM_INVERT_PWM2INV      0x00000004  // Invert MnPWM2 Signal
N#define PWM_INVERT_PWM1INV      0x00000002  // Invert MnPWM1 Signal
N#define PWM_INVERT_PWM0INV      0x00000001  // Invert MnPWM0 Signal
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_FAULT register.
N//
N//*****************************************************************************
N#define PWM_FAULT_FAULT7        0x00000080  // MnPWM7 Fault
N#define PWM_FAULT_FAULT6        0x00000040  // MnPWM6 Fault
N#define PWM_FAULT_FAULT5        0x00000020  // MnPWM5 Fault
N#define PWM_FAULT_FAULT4        0x00000010  // MnPWM4 Fault
N#define PWM_FAULT_FAULT3        0x00000008  // MnPWM3 Fault
N#define PWM_FAULT_FAULT2        0x00000004  // MnPWM2 Fault
N#define PWM_FAULT_FAULT1        0x00000002  // MnPWM1 Fault
N#define PWM_FAULT_FAULT0        0x00000001  // MnPWM0 Fault
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_INTEN register.
N//
N//*****************************************************************************
N#define PWM_INTEN_INTFAULT1     0x00020000  // Interrupt Fault 1
N#define PWM_INTEN_INTFAULT0     0x00010000  // Interrupt Fault 0
N#define PWM_INTEN_INTPWM3       0x00000008  // PWM3 Interrupt Enable
N#define PWM_INTEN_INTPWM2       0x00000004  // PWM2 Interrupt Enable
N#define PWM_INTEN_INTPWM1       0x00000002  // PWM1 Interrupt Enable
N#define PWM_INTEN_INTPWM0       0x00000001  // PWM0 Interrupt Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_RIS register.
N//
N//*****************************************************************************
N#define PWM_RIS_INTFAULT1       0x00020000  // Interrupt Fault PWM 1
N#define PWM_RIS_INTFAULT0       0x00010000  // Interrupt Fault PWM 0
N#define PWM_RIS_INTPWM3         0x00000008  // PWM3 Interrupt Asserted
N#define PWM_RIS_INTPWM2         0x00000004  // PWM2 Interrupt Asserted
N#define PWM_RIS_INTPWM1         0x00000002  // PWM1 Interrupt Asserted
N#define PWM_RIS_INTPWM0         0x00000001  // PWM0 Interrupt Asserted
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_ISC register.
N//
N//*****************************************************************************
N#define PWM_ISC_INTFAULT1       0x00020000  // FAULT1 Interrupt Asserted
N#define PWM_ISC_INTFAULT0       0x00010000  // FAULT0 Interrupt Asserted
N#define PWM_ISC_INTPWM3         0x00000008  // PWM3 Interrupt Status
N#define PWM_ISC_INTPWM2         0x00000004  // PWM2 Interrupt Status
N#define PWM_ISC_INTPWM1         0x00000002  // PWM1 Interrupt Status
N#define PWM_ISC_INTPWM0         0x00000001  // PWM0 Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_STATUS register.
N//
N//*****************************************************************************
N#define PWM_STATUS_FAULT1       0x00000002  // Generator 1 Fault Status
N#define PWM_STATUS_FAULT0       0x00000001  // Generator 0 Fault Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_FAULTVAL register.
N//
N//*****************************************************************************
N#define PWM_FAULTVAL_PWM7       0x00000080  // MnPWM7 Fault Value
N#define PWM_FAULTVAL_PWM6       0x00000040  // MnPWM6 Fault Value
N#define PWM_FAULTVAL_PWM5       0x00000020  // MnPWM5 Fault Value
N#define PWM_FAULTVAL_PWM4       0x00000010  // MnPWM4 Fault Value
N#define PWM_FAULTVAL_PWM3       0x00000008  // MnPWM3 Fault Value
N#define PWM_FAULTVAL_PWM2       0x00000004  // MnPWM2 Fault Value
N#define PWM_FAULTVAL_PWM1       0x00000002  // MnPWM1 Fault Value
N#define PWM_FAULTVAL_PWM0       0x00000001  // MnPWM0 Fault Value
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_ENUPD register.
N//
N//*****************************************************************************
N#define PWM_ENUPD_ENUPD7_M      0x0000C000  // MnPWM7 Enable Update Mode
N#define PWM_ENUPD_ENUPD7_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD7_LSYNC  0x00008000  // Locally Synchronized
N#define PWM_ENUPD_ENUPD7_GSYNC  0x0000C000  // Globally Synchronized
N#define PWM_ENUPD_ENUPD6_M      0x00003000  // MnPWM6 Enable Update Mode
N#define PWM_ENUPD_ENUPD6_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD6_LSYNC  0x00002000  // Locally Synchronized
N#define PWM_ENUPD_ENUPD6_GSYNC  0x00003000  // Globally Synchronized
N#define PWM_ENUPD_ENUPD5_M      0x00000C00  // MnPWM5 Enable Update Mode
N#define PWM_ENUPD_ENUPD5_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD5_LSYNC  0x00000800  // Locally Synchronized
N#define PWM_ENUPD_ENUPD5_GSYNC  0x00000C00  // Globally Synchronized
N#define PWM_ENUPD_ENUPD4_M      0x00000300  // MnPWM4 Enable Update Mode
N#define PWM_ENUPD_ENUPD4_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD4_LSYNC  0x00000200  // Locally Synchronized
N#define PWM_ENUPD_ENUPD4_GSYNC  0x00000300  // Globally Synchronized
N#define PWM_ENUPD_ENUPD3_M      0x000000C0  // MnPWM3 Enable Update Mode
N#define PWM_ENUPD_ENUPD3_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD3_LSYNC  0x00000080  // Locally Synchronized
N#define PWM_ENUPD_ENUPD3_GSYNC  0x000000C0  // Globally Synchronized
N#define PWM_ENUPD_ENUPD2_M      0x00000030  // MnPWM2 Enable Update Mode
N#define PWM_ENUPD_ENUPD2_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD2_LSYNC  0x00000020  // Locally Synchronized
N#define PWM_ENUPD_ENUPD2_GSYNC  0x00000030  // Globally Synchronized
N#define PWM_ENUPD_ENUPD1_M      0x0000000C  // MnPWM1 Enable Update Mode
N#define PWM_ENUPD_ENUPD1_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD1_LSYNC  0x00000008  // Locally Synchronized
N#define PWM_ENUPD_ENUPD1_GSYNC  0x0000000C  // Globally Synchronized
N#define PWM_ENUPD_ENUPD0_M      0x00000003  // MnPWM0 Enable Update Mode
N#define PWM_ENUPD_ENUPD0_IMM    0x00000000  // Immediate
N#define PWM_ENUPD_ENUPD0_LSYNC  0x00000002  // Locally Synchronized
N#define PWM_ENUPD_ENUPD0_GSYNC  0x00000003  // Globally Synchronized
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_CTL register.
N//
N//*****************************************************************************
N#define PWM_0_CTL_LATCH         0x00040000  // Latch Fault Input
N#define PWM_0_CTL_MINFLTPER     0x00020000  // Minimum Fault Period
N#define PWM_0_CTL_FLTSRC        0x00010000  // Fault Condition Source
N#define PWM_0_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode
N#define PWM_0_CTL_DBFALLUPD_I   0x00000000  // Immediate
N#define PWM_0_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized
N#define PWM_0_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized
N#define PWM_0_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode
N#define PWM_0_CTL_DBRISEUPD_I   0x00000000  // Immediate
N#define PWM_0_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized
N#define PWM_0_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized
N#define PWM_0_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode
N#define PWM_0_CTL_DBCTLUPD_I    0x00000000  // Immediate
N#define PWM_0_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized
N#define PWM_0_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized
N#define PWM_0_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode
N#define PWM_0_CTL_GENBUPD_I     0x00000000  // Immediate
N#define PWM_0_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized
N#define PWM_0_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized
N#define PWM_0_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode
N#define PWM_0_CTL_GENAUPD_I     0x00000000  // Immediate
N#define PWM_0_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized
N#define PWM_0_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized
N#define PWM_0_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode
N#define PWM_0_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode
N#define PWM_0_CTL_LOADUPD       0x00000008  // Load Register Update Mode
N#define PWM_0_CTL_DEBUG         0x00000004  // Debug Mode
N#define PWM_0_CTL_MODE          0x00000002  // Counter Mode
N#define PWM_0_CTL_ENABLE        0x00000001  // PWM Block Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_INTEN register.
N//
N//*****************************************************************************
N#define PWM_0_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB
N                                            // Down
N#define PWM_0_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up
N#define PWM_0_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA
N                                            // Down
N#define PWM_0_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up
N#define PWM_0_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD
N#define PWM_0_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0
N#define PWM_0_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB
N                                            // Down
N#define PWM_0_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB
N                                            // Up
N#define PWM_0_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA
N                                            // Down
N#define PWM_0_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA
N                                            // Up
N#define PWM_0_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD
N#define PWM_0_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_RIS register.
N//
N//*****************************************************************************
N#define PWM_0_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N                                            // Status
N#define PWM_0_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status
N#define PWM_0_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N                                            // Status
N#define PWM_0_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status
N#define PWM_0_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status
N#define PWM_0_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_ISC register.
N//
N//*****************************************************************************
N#define PWM_0_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N#define PWM_0_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt
N#define PWM_0_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N#define PWM_0_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt
N#define PWM_0_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt
N#define PWM_0_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_LOAD register.
N//
N//*****************************************************************************
N#define PWM_0_LOAD_M            0x0000FFFF  // Counter Load Value
N#define PWM_0_LOAD_S            0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_COUNT register.
N//
N//*****************************************************************************
N#define PWM_0_COUNT_M           0x0000FFFF  // Counter Value
N#define PWM_0_COUNT_S           0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_CMPA register.
N//
N//*****************************************************************************
N#define PWM_0_CMPA_M            0x0000FFFF  // Comparator A Value
N#define PWM_0_CMPA_S            0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_CMPB register.
N//
N//*****************************************************************************
N#define PWM_0_CMPB_M            0x0000FFFF  // Comparator B Value
N#define PWM_0_CMPB_S            0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_GENA register.
N//
N//*****************************************************************************
N#define PWM_0_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_0_GENA_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENA_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_0_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA
N#define PWM_0_GENA_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmA Low
X#define PWM_0_GENA_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_0_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High
N#define PWM_0_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_0_GENA_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENA_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_0_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA
N#define PWM_0_GENA_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmA Low
X#define PWM_0_GENA_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_0_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High
N#define PWM_0_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_0_GENA_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENA_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_0_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA
N#define PWM_0_GENA_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmA Low
X#define PWM_0_GENA_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_0_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High
N#define PWM_0_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_0_GENA_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENA_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_0_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA
N#define PWM_0_GENA_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmA Low
X#define PWM_0_GENA_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_0_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High
N#define PWM_0_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_0_GENA_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_0_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA
N#define PWM_0_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low
N#define PWM_0_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High
N#define PWM_0_GENA_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_0_GENA_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_0_GENA_ACTZERO_INV  0x00000001  // Invert pwmA
N#define PWM_0_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low
N#define PWM_0_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_GENB register.
N//
N//*****************************************************************************
N#define PWM_0_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_0_GENB_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENB_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_0_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB
N#define PWM_0_GENB_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmB Low
X#define PWM_0_GENB_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_0_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High
N#define PWM_0_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_0_GENB_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENB_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_0_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB
N#define PWM_0_GENB_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmB Low
X#define PWM_0_GENB_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_0_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High
N#define PWM_0_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_0_GENB_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENB_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_0_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB
N#define PWM_0_GENB_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmB Low
X#define PWM_0_GENB_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_0_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High
N#define PWM_0_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_0_GENB_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_0_GENB_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_0_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB
N#define PWM_0_GENB_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmB Low
X#define PWM_0_GENB_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_0_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High
N#define PWM_0_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_0_GENB_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_0_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB
N#define PWM_0_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low
N#define PWM_0_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High
N#define PWM_0_GENB_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_0_GENB_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_0_GENB_ACTZERO_INV  0x00000001  // Invert pwmB
N#define PWM_0_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low
N#define PWM_0_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_DBCTL register.
N//
N//*****************************************************************************
N#define PWM_0_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_DBRISE register.
N//
N//*****************************************************************************
N#define PWM_0_DBRISE_DELAY_M    0x00000FFF  // Dead-Band Rise Delay
N#define PWM_0_DBRISE_DELAY_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_DBFALL register.
N//
N//*****************************************************************************
N#define PWM_0_DBFALL_DELAY_M    0x00000FFF  // Dead-Band Fall Delay
N#define PWM_0_DBFALL_DELAY_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_FLTSRC0
N// register.
N//
N//*****************************************************************************
N#define PWM_0_FLTSRC0_FAULT1    0x00000002  // Fault1 Input
N#define PWM_0_FLTSRC0_FAULT0    0x00000001  // Fault0 Input
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_FLTSRC1
N// register.
N//
N//*****************************************************************************
N#define PWM_0_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7
N#define PWM_0_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6
N#define PWM_0_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5
N#define PWM_0_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4
N#define PWM_0_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3
N#define PWM_0_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2
N#define PWM_0_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1
N#define PWM_0_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_MINFLTPER
N// register.
N//
N//*****************************************************************************
N#define PWM_0_MINFLTPER_M       0x0000FFFF  // Minimum Fault Period
N#define PWM_0_MINFLTPER_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_CTL register.
N//
N//*****************************************************************************
N#define PWM_1_CTL_LATCH         0x00040000  // Latch Fault Input
N#define PWM_1_CTL_MINFLTPER     0x00020000  // Minimum Fault Period
N#define PWM_1_CTL_FLTSRC        0x00010000  // Fault Condition Source
N#define PWM_1_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode
N#define PWM_1_CTL_DBFALLUPD_I   0x00000000  // Immediate
N#define PWM_1_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized
N#define PWM_1_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized
N#define PWM_1_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode
N#define PWM_1_CTL_DBRISEUPD_I   0x00000000  // Immediate
N#define PWM_1_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized
N#define PWM_1_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized
N#define PWM_1_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode
N#define PWM_1_CTL_DBCTLUPD_I    0x00000000  // Immediate
N#define PWM_1_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized
N#define PWM_1_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized
N#define PWM_1_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode
N#define PWM_1_CTL_GENBUPD_I     0x00000000  // Immediate
N#define PWM_1_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized
N#define PWM_1_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized
N#define PWM_1_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode
N#define PWM_1_CTL_GENAUPD_I     0x00000000  // Immediate
N#define PWM_1_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized
N#define PWM_1_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized
N#define PWM_1_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode
N#define PWM_1_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode
N#define PWM_1_CTL_LOADUPD       0x00000008  // Load Register Update Mode
N#define PWM_1_CTL_DEBUG         0x00000004  // Debug Mode
N#define PWM_1_CTL_MODE          0x00000002  // Counter Mode
N#define PWM_1_CTL_ENABLE        0x00000001  // PWM Block Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_INTEN register.
N//
N//*****************************************************************************
N#define PWM_1_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB
N                                            // Down
N#define PWM_1_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up
N#define PWM_1_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA
N                                            // Down
N#define PWM_1_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up
N#define PWM_1_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD
N#define PWM_1_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0
N#define PWM_1_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB
N                                            // Down
N#define PWM_1_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB
N                                            // Up
N#define PWM_1_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA
N                                            // Down
N#define PWM_1_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA
N                                            // Up
N#define PWM_1_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD
N#define PWM_1_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_RIS register.
N//
N//*****************************************************************************
N#define PWM_1_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N                                            // Status
N#define PWM_1_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status
N#define PWM_1_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N                                            // Status
N#define PWM_1_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status
N#define PWM_1_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status
N#define PWM_1_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_ISC register.
N//
N//*****************************************************************************
N#define PWM_1_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N#define PWM_1_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt
N#define PWM_1_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N#define PWM_1_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt
N#define PWM_1_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt
N#define PWM_1_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_LOAD register.
N//
N//*****************************************************************************
N#define PWM_1_LOAD_LOAD_M       0x0000FFFF  // Counter Load Value
N#define PWM_1_LOAD_LOAD_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_COUNT register.
N//
N//*****************************************************************************
N#define PWM_1_COUNT_COUNT_M     0x0000FFFF  // Counter Value
N#define PWM_1_COUNT_COUNT_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_CMPA register.
N//
N//*****************************************************************************
N#define PWM_1_CMPA_COMPA_M      0x0000FFFF  // Comparator A Value
N#define PWM_1_CMPA_COMPA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_CMPB register.
N//
N//*****************************************************************************
N#define PWM_1_CMPB_COMPB_M      0x0000FFFF  // Comparator B Value
N#define PWM_1_CMPB_COMPB_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_GENA register.
N//
N//*****************************************************************************
N#define PWM_1_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_1_GENA_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENA_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_1_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA
N#define PWM_1_GENA_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmA Low
X#define PWM_1_GENA_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_1_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High
N#define PWM_1_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_1_GENA_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENA_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_1_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA
N#define PWM_1_GENA_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmA Low
X#define PWM_1_GENA_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_1_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High
N#define PWM_1_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_1_GENA_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENA_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_1_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA
N#define PWM_1_GENA_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmA Low
X#define PWM_1_GENA_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_1_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High
N#define PWM_1_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_1_GENA_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENA_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_1_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA
N#define PWM_1_GENA_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmA Low
X#define PWM_1_GENA_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_1_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High
N#define PWM_1_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_1_GENA_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_1_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA
N#define PWM_1_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low
N#define PWM_1_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High
N#define PWM_1_GENA_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_1_GENA_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_1_GENA_ACTZERO_INV  0x00000001  // Invert pwmA
N#define PWM_1_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low
N#define PWM_1_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_GENB register.
N//
N//*****************************************************************************
N#define PWM_1_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_1_GENB_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENB_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_1_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB
N#define PWM_1_GENB_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmB Low
X#define PWM_1_GENB_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_1_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High
N#define PWM_1_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_1_GENB_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENB_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_1_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB
N#define PWM_1_GENB_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmB Low
X#define PWM_1_GENB_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_1_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High
N#define PWM_1_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_1_GENB_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENB_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_1_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB
N#define PWM_1_GENB_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmB Low
X#define PWM_1_GENB_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_1_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High
N#define PWM_1_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_1_GENB_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_1_GENB_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_1_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB
N#define PWM_1_GENB_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmB Low
X#define PWM_1_GENB_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_1_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High
N#define PWM_1_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_1_GENB_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_1_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB
N#define PWM_1_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low
N#define PWM_1_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High
N#define PWM_1_GENB_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_1_GENB_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_1_GENB_ACTZERO_INV  0x00000001  // Invert pwmB
N#define PWM_1_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low
N#define PWM_1_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_DBCTL register.
N//
N//*****************************************************************************
N#define PWM_1_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_DBRISE register.
N//
N//*****************************************************************************
N#define PWM_1_DBRISE_RISEDELAY_M                                              \
N                                0x00000FFF  // Dead-Band Rise Delay
X#define PWM_1_DBRISE_RISEDELAY_M                                                                              0x00000FFF  
N#define PWM_1_DBRISE_RISEDELAY_S                                              \
N                                0
X#define PWM_1_DBRISE_RISEDELAY_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_DBFALL register.
N//
N//*****************************************************************************
N#define PWM_1_DBFALL_FALLDELAY_M                                              \
N                                0x00000FFF  // Dead-Band Fall Delay
X#define PWM_1_DBFALL_FALLDELAY_M                                                                              0x00000FFF  
N#define PWM_1_DBFALL_FALLDELAY_S                                              \
N                                0
X#define PWM_1_DBFALL_FALLDELAY_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_FLTSRC0
N// register.
N//
N//*****************************************************************************
N#define PWM_1_FLTSRC0_FAULT1    0x00000002  // Fault1 Input
N#define PWM_1_FLTSRC0_FAULT0    0x00000001  // Fault0 Input
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_FLTSRC1
N// register.
N//
N//*****************************************************************************
N#define PWM_1_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7
N#define PWM_1_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6
N#define PWM_1_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5
N#define PWM_1_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4
N#define PWM_1_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3
N#define PWM_1_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2
N#define PWM_1_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1
N#define PWM_1_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_MINFLTPER
N// register.
N//
N//*****************************************************************************
N#define PWM_1_MINFLTPER_MFP_M   0x0000FFFF  // Minimum Fault Period
N#define PWM_1_MINFLTPER_MFP_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_CTL register.
N//
N//*****************************************************************************
N#define PWM_2_CTL_LATCH         0x00040000  // Latch Fault Input
N#define PWM_2_CTL_MINFLTPER     0x00020000  // Minimum Fault Period
N#define PWM_2_CTL_FLTSRC        0x00010000  // Fault Condition Source
N#define PWM_2_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode
N#define PWM_2_CTL_DBFALLUPD_I   0x00000000  // Immediate
N#define PWM_2_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized
N#define PWM_2_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized
N#define PWM_2_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode
N#define PWM_2_CTL_DBRISEUPD_I   0x00000000  // Immediate
N#define PWM_2_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized
N#define PWM_2_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized
N#define PWM_2_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode
N#define PWM_2_CTL_DBCTLUPD_I    0x00000000  // Immediate
N#define PWM_2_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized
N#define PWM_2_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized
N#define PWM_2_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode
N#define PWM_2_CTL_GENBUPD_I     0x00000000  // Immediate
N#define PWM_2_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized
N#define PWM_2_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized
N#define PWM_2_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode
N#define PWM_2_CTL_GENAUPD_I     0x00000000  // Immediate
N#define PWM_2_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized
N#define PWM_2_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized
N#define PWM_2_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode
N#define PWM_2_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode
N#define PWM_2_CTL_LOADUPD       0x00000008  // Load Register Update Mode
N#define PWM_2_CTL_DEBUG         0x00000004  // Debug Mode
N#define PWM_2_CTL_MODE          0x00000002  // Counter Mode
N#define PWM_2_CTL_ENABLE        0x00000001  // PWM Block Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_INTEN register.
N//
N//*****************************************************************************
N#define PWM_2_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB
N                                            // Down
N#define PWM_2_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up
N#define PWM_2_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA
N                                            // Down
N#define PWM_2_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up
N#define PWM_2_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD
N#define PWM_2_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0
N#define PWM_2_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB
N                                            // Down
N#define PWM_2_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB
N                                            // Up
N#define PWM_2_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA
N                                            // Down
N#define PWM_2_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA
N                                            // Up
N#define PWM_2_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD
N#define PWM_2_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_RIS register.
N//
N//*****************************************************************************
N#define PWM_2_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N                                            // Status
N#define PWM_2_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status
N#define PWM_2_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N                                            // Status
N#define PWM_2_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status
N#define PWM_2_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status
N#define PWM_2_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_ISC register.
N//
N//*****************************************************************************
N#define PWM_2_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N#define PWM_2_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt
N#define PWM_2_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N#define PWM_2_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt
N#define PWM_2_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt
N#define PWM_2_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_LOAD register.
N//
N//*****************************************************************************
N#define PWM_2_LOAD_LOAD_M       0x0000FFFF  // Counter Load Value
N#define PWM_2_LOAD_LOAD_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_COUNT register.
N//
N//*****************************************************************************
N#define PWM_2_COUNT_COUNT_M     0x0000FFFF  // Counter Value
N#define PWM_2_COUNT_COUNT_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_CMPA register.
N//
N//*****************************************************************************
N#define PWM_2_CMPA_COMPA_M      0x0000FFFF  // Comparator A Value
N#define PWM_2_CMPA_COMPA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_CMPB register.
N//
N//*****************************************************************************
N#define PWM_2_CMPB_COMPB_M      0x0000FFFF  // Comparator B Value
N#define PWM_2_CMPB_COMPB_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_GENA register.
N//
N//*****************************************************************************
N#define PWM_2_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_2_GENA_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENA_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_2_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA
N#define PWM_2_GENA_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmA Low
X#define PWM_2_GENA_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_2_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High
N#define PWM_2_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_2_GENA_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENA_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_2_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA
N#define PWM_2_GENA_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmA Low
X#define PWM_2_GENA_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_2_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High
N#define PWM_2_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_2_GENA_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENA_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_2_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA
N#define PWM_2_GENA_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmA Low
X#define PWM_2_GENA_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_2_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High
N#define PWM_2_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_2_GENA_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENA_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_2_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA
N#define PWM_2_GENA_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmA Low
X#define PWM_2_GENA_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_2_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High
N#define PWM_2_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_2_GENA_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_2_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA
N#define PWM_2_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low
N#define PWM_2_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High
N#define PWM_2_GENA_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_2_GENA_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_2_GENA_ACTZERO_INV  0x00000001  // Invert pwmA
N#define PWM_2_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low
N#define PWM_2_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_GENB register.
N//
N//*****************************************************************************
N#define PWM_2_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_2_GENB_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENB_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_2_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB
N#define PWM_2_GENB_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmB Low
X#define PWM_2_GENB_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_2_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High
N#define PWM_2_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_2_GENB_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENB_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_2_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB
N#define PWM_2_GENB_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmB Low
X#define PWM_2_GENB_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_2_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High
N#define PWM_2_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_2_GENB_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENB_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_2_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB
N#define PWM_2_GENB_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmB Low
X#define PWM_2_GENB_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_2_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High
N#define PWM_2_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_2_GENB_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_2_GENB_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_2_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB
N#define PWM_2_GENB_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmB Low
X#define PWM_2_GENB_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_2_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High
N#define PWM_2_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_2_GENB_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_2_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB
N#define PWM_2_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low
N#define PWM_2_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High
N#define PWM_2_GENB_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_2_GENB_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_2_GENB_ACTZERO_INV  0x00000001  // Invert pwmB
N#define PWM_2_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low
N#define PWM_2_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_DBCTL register.
N//
N//*****************************************************************************
N#define PWM_2_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_DBRISE register.
N//
N//*****************************************************************************
N#define PWM_2_DBRISE_RISEDELAY_M                                              \
N                                0x00000FFF  // Dead-Band Rise Delay
X#define PWM_2_DBRISE_RISEDELAY_M                                                                              0x00000FFF  
N#define PWM_2_DBRISE_RISEDELAY_S                                              \
N                                0
X#define PWM_2_DBRISE_RISEDELAY_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_DBFALL register.
N//
N//*****************************************************************************
N#define PWM_2_DBFALL_FALLDELAY_M                                              \
N                                0x00000FFF  // Dead-Band Fall Delay
X#define PWM_2_DBFALL_FALLDELAY_M                                                                              0x00000FFF  
N#define PWM_2_DBFALL_FALLDELAY_S                                              \
N                                0
X#define PWM_2_DBFALL_FALLDELAY_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_FLTSRC0
N// register.
N//
N//*****************************************************************************
N#define PWM_2_FLTSRC0_FAULT1    0x00000002  // Fault1 Input
N#define PWM_2_FLTSRC0_FAULT0    0x00000001  // Fault0 Input
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_FLTSRC1
N// register.
N//
N//*****************************************************************************
N#define PWM_2_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7
N#define PWM_2_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6
N#define PWM_2_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5
N#define PWM_2_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4
N#define PWM_2_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3
N#define PWM_2_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2
N#define PWM_2_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1
N#define PWM_2_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_MINFLTPER
N// register.
N//
N//*****************************************************************************
N#define PWM_2_MINFLTPER_MFP_M   0x0000FFFF  // Minimum Fault Period
N#define PWM_2_MINFLTPER_MFP_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_CTL register.
N//
N//*****************************************************************************
N#define PWM_3_CTL_LATCH         0x00040000  // Latch Fault Input
N#define PWM_3_CTL_MINFLTPER     0x00020000  // Minimum Fault Period
N#define PWM_3_CTL_FLTSRC        0x00010000  // Fault Condition Source
N#define PWM_3_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode
N#define PWM_3_CTL_DBFALLUPD_I   0x00000000  // Immediate
N#define PWM_3_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized
N#define PWM_3_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized
N#define PWM_3_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode
N#define PWM_3_CTL_DBRISEUPD_I   0x00000000  // Immediate
N#define PWM_3_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized
N#define PWM_3_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized
N#define PWM_3_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode
N#define PWM_3_CTL_DBCTLUPD_I    0x00000000  // Immediate
N#define PWM_3_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized
N#define PWM_3_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized
N#define PWM_3_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode
N#define PWM_3_CTL_GENBUPD_I     0x00000000  // Immediate
N#define PWM_3_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized
N#define PWM_3_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized
N#define PWM_3_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode
N#define PWM_3_CTL_GENAUPD_I     0x00000000  // Immediate
N#define PWM_3_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized
N#define PWM_3_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized
N#define PWM_3_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode
N#define PWM_3_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode
N#define PWM_3_CTL_LOADUPD       0x00000008  // Load Register Update Mode
N#define PWM_3_CTL_DEBUG         0x00000004  // Debug Mode
N#define PWM_3_CTL_MODE          0x00000002  // Counter Mode
N#define PWM_3_CTL_ENABLE        0x00000001  // PWM Block Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_INTEN register.
N//
N//*****************************************************************************
N#define PWM_3_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB
N                                            // Down
N#define PWM_3_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up
N#define PWM_3_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA
N                                            // Down
N#define PWM_3_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up
N#define PWM_3_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD
N#define PWM_3_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0
N#define PWM_3_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB
N                                            // Down
N#define PWM_3_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB
N                                            // Up
N#define PWM_3_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA
N                                            // Down
N#define PWM_3_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA
N                                            // Up
N#define PWM_3_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD
N#define PWM_3_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_RIS register.
N//
N//*****************************************************************************
N#define PWM_3_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N                                            // Status
N#define PWM_3_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status
N#define PWM_3_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N                                            // Status
N#define PWM_3_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status
N#define PWM_3_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status
N#define PWM_3_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_ISC register.
N//
N//*****************************************************************************
N#define PWM_3_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt
N#define PWM_3_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt
N#define PWM_3_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt
N#define PWM_3_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt
N#define PWM_3_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt
N#define PWM_3_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_LOAD register.
N//
N//*****************************************************************************
N#define PWM_3_LOAD_LOAD_M       0x0000FFFF  // Counter Load Value
N#define PWM_3_LOAD_LOAD_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_COUNT register.
N//
N//*****************************************************************************
N#define PWM_3_COUNT_COUNT_M     0x0000FFFF  // Counter Value
N#define PWM_3_COUNT_COUNT_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_CMPA register.
N//
N//*****************************************************************************
N#define PWM_3_CMPA_COMPA_M      0x0000FFFF  // Comparator A Value
N#define PWM_3_CMPA_COMPA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_CMPB register.
N//
N//*****************************************************************************
N#define PWM_3_CMPB_COMPB_M      0x0000FFFF  // Comparator B Value
N#define PWM_3_CMPB_COMPB_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_GENA register.
N//
N//*****************************************************************************
N#define PWM_3_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_3_GENA_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENA_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_3_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA
N#define PWM_3_GENA_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmA Low
X#define PWM_3_GENA_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_3_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High
N#define PWM_3_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_3_GENA_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENA_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_3_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA
N#define PWM_3_GENA_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmA Low
X#define PWM_3_GENA_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_3_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High
N#define PWM_3_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_3_GENA_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENA_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_3_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA
N#define PWM_3_GENA_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmA Low
X#define PWM_3_GENA_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_3_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High
N#define PWM_3_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_3_GENA_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENA_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_3_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA
N#define PWM_3_GENA_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmA Low
X#define PWM_3_GENA_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_3_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High
N#define PWM_3_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_3_GENA_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_3_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA
N#define PWM_3_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low
N#define PWM_3_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High
N#define PWM_3_GENA_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_3_GENA_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_3_GENA_ACTZERO_INV  0x00000001  // Invert pwmA
N#define PWM_3_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low
N#define PWM_3_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_GENB register.
N//
N//*****************************************************************************
N#define PWM_3_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down
N#define PWM_3_GENB_ACTCMPBD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENB_ACTCMPBD_NONE                                                                              0x00000000  
N#define PWM_3_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB
N#define PWM_3_GENB_ACTCMPBD_ZERO                                              \
N                                0x00000800  // Drive pwmB Low
X#define PWM_3_GENB_ACTCMPBD_ZERO                                                                              0x00000800  
N#define PWM_3_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High
N#define PWM_3_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up
N#define PWM_3_GENB_ACTCMPBU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENB_ACTCMPBU_NONE                                                                              0x00000000  
N#define PWM_3_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB
N#define PWM_3_GENB_ACTCMPBU_ZERO                                              \
N                                0x00000200  // Drive pwmB Low
X#define PWM_3_GENB_ACTCMPBU_ZERO                                                                              0x00000200  
N#define PWM_3_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High
N#define PWM_3_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down
N#define PWM_3_GENB_ACTCMPAD_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENB_ACTCMPAD_NONE                                                                              0x00000000  
N#define PWM_3_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB
N#define PWM_3_GENB_ACTCMPAD_ZERO                                              \
N                                0x00000080  // Drive pwmB Low
X#define PWM_3_GENB_ACTCMPAD_ZERO                                                                              0x00000080  
N#define PWM_3_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High
N#define PWM_3_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up
N#define PWM_3_GENB_ACTCMPAU_NONE                                              \
N                                0x00000000  // Do nothing
X#define PWM_3_GENB_ACTCMPAU_NONE                                                                              0x00000000  
N#define PWM_3_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB
N#define PWM_3_GENB_ACTCMPAU_ZERO                                              \
N                                0x00000020  // Drive pwmB Low
X#define PWM_3_GENB_ACTCMPAU_ZERO                                                                              0x00000020  
N#define PWM_3_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High
N#define PWM_3_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD
N#define PWM_3_GENB_ACTLOAD_NONE 0x00000000  // Do nothing
N#define PWM_3_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB
N#define PWM_3_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low
N#define PWM_3_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High
N#define PWM_3_GENB_ACTZERO_M    0x00000003  // Action for Counter=0
N#define PWM_3_GENB_ACTZERO_NONE 0x00000000  // Do nothing
N#define PWM_3_GENB_ACTZERO_INV  0x00000001  // Invert pwmB
N#define PWM_3_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low
N#define PWM_3_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_DBCTL register.
N//
N//*****************************************************************************
N#define PWM_3_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_DBRISE register.
N//
N//*****************************************************************************
N#define PWM_3_DBRISE_RISEDELAY_M                                              \
N                                0x00000FFF  // Dead-Band Rise Delay
X#define PWM_3_DBRISE_RISEDELAY_M                                                                              0x00000FFF  
N#define PWM_3_DBRISE_RISEDELAY_S                                              \
N                                0
X#define PWM_3_DBRISE_RISEDELAY_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_DBFALL register.
N//
N//*****************************************************************************
N#define PWM_3_DBFALL_FALLDELAY_M                                              \
N                                0x00000FFF  // Dead-Band Fall Delay
X#define PWM_3_DBFALL_FALLDELAY_M                                                                              0x00000FFF  
N#define PWM_3_DBFALL_FALLDELAY_S                                              \
N                                0
X#define PWM_3_DBFALL_FALLDELAY_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_FLTSRC0
N// register.
N//
N//*****************************************************************************
N#define PWM_3_FLTSRC0_FAULT1    0x00000002  // Fault1 Input
N#define PWM_3_FLTSRC0_FAULT0    0x00000001  // Fault0 Input
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_FLTSRC1
N// register.
N//
N//*****************************************************************************
N#define PWM_3_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7
N#define PWM_3_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6
N#define PWM_3_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5
N#define PWM_3_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4
N#define PWM_3_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3
N#define PWM_3_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2
N#define PWM_3_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1
N#define PWM_3_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_MINFLTPER
N// register.
N//
N//*****************************************************************************
N#define PWM_3_MINFLTPER_MFP_M   0x0000FFFF  // Minimum Fault Period
N#define PWM_3_MINFLTPER_MFP_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_FLTSEN register.
N//
N//*****************************************************************************
N#define PWM_0_FLTSEN_FAULT1     0x00000002  // Fault1 Sense
N#define PWM_0_FLTSEN_FAULT0     0x00000001  // Fault0 Sense
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_FLTSTAT0
N// register.
N//
N//*****************************************************************************
N#define PWM_0_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1
N#define PWM_0_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_0_FLTSTAT1
N// register.
N//
N//*****************************************************************************
N#define PWM_0_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger
N#define PWM_0_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger
N#define PWM_0_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger
N#define PWM_0_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger
N#define PWM_0_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger
N#define PWM_0_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger
N#define PWM_0_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger
N#define PWM_0_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_FLTSEN register.
N//
N//*****************************************************************************
N#define PWM_1_FLTSEN_FAULT1     0x00000002  // Fault1 Sense
N#define PWM_1_FLTSEN_FAULT0     0x00000001  // Fault0 Sense
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_FLTSTAT0
N// register.
N//
N//*****************************************************************************
N#define PWM_1_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1
N#define PWM_1_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_1_FLTSTAT1
N// register.
N//
N//*****************************************************************************
N#define PWM_1_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger
N#define PWM_1_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger
N#define PWM_1_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger
N#define PWM_1_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger
N#define PWM_1_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger
N#define PWM_1_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger
N#define PWM_1_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger
N#define PWM_1_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_FLTSTAT0
N// register.
N//
N//*****************************************************************************
N#define PWM_2_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1
N#define PWM_2_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_2_FLTSTAT1
N// register.
N//
N//*****************************************************************************
N#define PWM_2_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger
N#define PWM_2_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger
N#define PWM_2_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger
N#define PWM_2_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger
N#define PWM_2_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger
N#define PWM_2_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger
N#define PWM_2_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger
N#define PWM_2_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_FLTSTAT0
N// register.
N//
N//*****************************************************************************
N#define PWM_3_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1
N#define PWM_3_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_3_FLTSTAT1
N// register.
N//
N//*****************************************************************************
N#define PWM_3_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger
N#define PWM_3_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger
N#define PWM_3_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger
N#define PWM_3_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger
N#define PWM_3_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger
N#define PWM_3_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger
N#define PWM_3_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger
N#define PWM_3_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the PWM_O_PP register.
N//
N//*****************************************************************************
N#define PWM_PP_ONE              0x00000400  // One-Shot Mode
N#define PWM_PP_EFAULT           0x00000200  // Extended Fault
N#define PWM_PP_ESYNC            0x00000100  // Extended Synchronization
N#define PWM_PP_FCNT_M           0x000000F0  // Fault Inputs (per PWM unit)
N#define PWM_PP_GCNT_M           0x0000000F  // Generators
N#define PWM_PP_FCNT_S           4
N#define PWM_PP_GCNT_S           0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the QEI_O_CTL register.
N//
N//*****************************************************************************
N#define QEI_CTL_FILTCNT_M       0x000F0000  // Input Filter Prescale Count
N#define QEI_CTL_FILTEN          0x00002000  // Enable Input Filter
N#define QEI_CTL_STALLEN         0x00001000  // Stall QEI
N#define QEI_CTL_INVI            0x00000800  // Invert Index Pulse
N#define QEI_CTL_INVB            0x00000400  // Invert PhB
N#define QEI_CTL_INVA            0x00000200  // Invert PhA
N#define QEI_CTL_VELDIV_M        0x000001C0  // Predivide Velocity
N#define QEI_CTL_VELDIV_1        0x00000000  // QEI clock /1
N#define QEI_CTL_VELDIV_2        0x00000040  // QEI clock /2
N#define QEI_CTL_VELDIV_4        0x00000080  // QEI clock /4
N#define QEI_CTL_VELDIV_8        0x000000C0  // QEI clock /8
N#define QEI_CTL_VELDIV_16       0x00000100  // QEI clock /16
N#define QEI_CTL_VELDIV_32       0x00000140  // QEI clock /32
N#define QEI_CTL_VELDIV_64       0x00000180  // QEI clock /64
N#define QEI_CTL_VELDIV_128      0x000001C0  // QEI clock /128
N#define QEI_CTL_VELEN           0x00000020  // Capture Velocity
N#define QEI_CTL_RESMODE         0x00000010  // Reset Mode
N#define QEI_CTL_CAPMODE         0x00000008  // Capture Mode
N#define QEI_CTL_SIGMODE         0x00000004  // Signal Mode
N#define QEI_CTL_SWAP            0x00000002  // Swap Signals
N#define QEI_CTL_ENABLE          0x00000001  // Enable QEI
N#define QEI_CTL_FILTCNT_S       16
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the QEI_O_STAT register.
N//
N//*****************************************************************************
N#define QEI_STAT_DIRECTION      0x00000002  // Direction of Rotation
N#define QEI_STAT_ERROR          0x00000001  // Error Detected
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the QEI_O_POS register.
N//
N//*****************************************************************************
N#define QEI_POS_M               0xFFFFFFFF  // Current Position Integrator
N                                            // Value
N#define QEI_POS_S               0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the QEI_O_MAXPOS register.
N//
N//*****************************************************************************
N#define QEI_MAXPOS_M            0xFFFFFFFF  // Maximum Position Integrator
N                                            // Value
N#define QEI_MAXPOS_S            0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the QEI_O_LOAD register.
N//
N//*****************************************************************************
N#define QEI_LOAD_M              0xFFFFFFFF  // Velocity Timer Load Value
N#define QEI_LOAD_S              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the QEI_O_TIME register.
N//
N//*****************************************************************************
N#define QEI_TIME_M              0xFFFFFFFF  // Velocity Timer Current Value
N#define QEI_TIME_S              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the QEI_O_COUNT register.
N//
N//*****************************************************************************
N#define QEI_COUNT_M             0xFFFFFFFF  // Velocity Pulse Count
N#define QEI_COUNT_S             0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the QEI_O_SPEED register.
N//
N//*****************************************************************************
N#define QEI_SPEED_M             0xFFFFFFFF  // Velocity
N#define QEI_SPEED_S             0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the QEI_O_INTEN register.
N//
N//*****************************************************************************
N#define QEI_INTEN_ERROR         0x00000008  // Phase Error Interrupt Enable
N#define QEI_INTEN_DIR           0x00000004  // Direction Change Interrupt
N                                            // Enable
N#define QEI_INTEN_TIMER         0x00000002  // Timer Expires Interrupt Enable
N#define QEI_INTEN_INDEX         0x00000001  // Index Pulse Detected Interrupt
N                                            // Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the QEI_O_RIS register.
N//
N//*****************************************************************************
N#define QEI_RIS_ERROR           0x00000008  // Phase Error Detected
N#define QEI_RIS_DIR             0x00000004  // Direction Change Detected
N#define QEI_RIS_TIMER           0x00000002  // Velocity Timer Expired
N#define QEI_RIS_INDEX           0x00000001  // Index Pulse Asserted
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the QEI_O_ISC register.
N//
N//*****************************************************************************
N#define QEI_ISC_ERROR           0x00000008  // Phase Error Interrupt
N#define QEI_ISC_DIR             0x00000004  // Direction Change Interrupt
N#define QEI_ISC_TIMER           0x00000002  // Velocity Timer Expired Interrupt
N#define QEI_ISC_INDEX           0x00000001  // Index Pulse Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_CFG register.
N//
N//*****************************************************************************
N#define TIMER_CFG_M             0x00000007  // GPTM Configuration
N#define TIMER_CFG_32_BIT_TIMER  0x00000000  // For a 16/32-bit timer, this
N                                            // value selects the 32-bit timer
N                                            // configuration
N#define TIMER_CFG_32_BIT_RTC    0x00000001  // For a 16/32-bit timer, this
N                                            // value selects the 32-bit
N                                            // real-time clock (RTC) counter
N                                            // configuration
N#define TIMER_CFG_16_BIT        0x00000004  // For a 16/32-bit timer, this
N                                            // value selects the 16-bit timer
N                                            // configuration
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TAMR register.
N//
N//*****************************************************************************
N#define TIMER_TAMR_TAPLO        0x00000800  // GPTM Timer A PWM Legacy
N                                            // Operation
N#define TIMER_TAMR_TAMRSU       0x00000400  // GPTM Timer A Match Register
N                                            // Update
N#define TIMER_TAMR_TAPWMIE      0x00000200  // GPTM Timer A PWM Interrupt
N                                            // Enable
N#define TIMER_TAMR_TAILD        0x00000100  // GPTM Timer A Interval Load Write
N#define TIMER_TAMR_TASNAPS      0x00000080  // GPTM Timer A Snap-Shot Mode
N#define TIMER_TAMR_TAWOT        0x00000040  // GPTM Timer A Wait-on-Trigger
N#define TIMER_TAMR_TAMIE        0x00000020  // GPTM Timer A Match Interrupt
N                                            // Enable
N#define TIMER_TAMR_TACDIR       0x00000010  // GPTM Timer A Count Direction
N#define TIMER_TAMR_TAAMS        0x00000008  // GPTM Timer A Alternate Mode
N                                            // Select
N#define TIMER_TAMR_TACMR        0x00000004  // GPTM Timer A Capture Mode
N#define TIMER_TAMR_TAMR_M       0x00000003  // GPTM Timer A Mode
N#define TIMER_TAMR_TAMR_1_SHOT  0x00000001  // One-Shot Timer mode
N#define TIMER_TAMR_TAMR_PERIOD  0x00000002  // Periodic Timer mode
N#define TIMER_TAMR_TAMR_CAP     0x00000003  // Capture mode
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TBMR register.
N//
N//*****************************************************************************
N#define TIMER_TBMR_TBPLO        0x00000800  // GPTM Timer B PWM Legacy
N                                            // Operation
N#define TIMER_TBMR_TBMRSU       0x00000400  // GPTM Timer B Match Register
N                                            // Update
N#define TIMER_TBMR_TBPWMIE      0x00000200  // GPTM Timer B PWM Interrupt
N                                            // Enable
N#define TIMER_TBMR_TBILD        0x00000100  // GPTM Timer B Interval Load Write
N#define TIMER_TBMR_TBSNAPS      0x00000080  // GPTM Timer B Snap-Shot Mode
N#define TIMER_TBMR_TBWOT        0x00000040  // GPTM Timer B Wait-on-Trigger
N#define TIMER_TBMR_TBMIE        0x00000020  // GPTM Timer B Match Interrupt
N                                            // Enable
N#define TIMER_TBMR_TBCDIR       0x00000010  // GPTM Timer B Count Direction
N#define TIMER_TBMR_TBAMS        0x00000008  // GPTM Timer B Alternate Mode
N                                            // Select
N#define TIMER_TBMR_TBCMR        0x00000004  // GPTM Timer B Capture Mode
N#define TIMER_TBMR_TBMR_M       0x00000003  // GPTM Timer B Mode
N#define TIMER_TBMR_TBMR_1_SHOT  0x00000001  // One-Shot Timer mode
N#define TIMER_TBMR_TBMR_PERIOD  0x00000002  // Periodic Timer mode
N#define TIMER_TBMR_TBMR_CAP     0x00000003  // Capture mode
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_CTL register.
N//
N//*****************************************************************************
N#define TIMER_CTL_TBPWML        0x00004000  // GPTM Timer B PWM Output Level
N#define TIMER_CTL_TBOTE         0x00002000  // GPTM Timer B Output Trigger
N                                            // Enable
N#define TIMER_CTL_TBEVENT_M     0x00000C00  // GPTM Timer B Event Mode
N#define TIMER_CTL_TBEVENT_POS   0x00000000  // Positive edge
N#define TIMER_CTL_TBEVENT_NEG   0x00000400  // Negative edge
N#define TIMER_CTL_TBEVENT_BOTH  0x00000C00  // Both edges
N#define TIMER_CTL_TBSTALL       0x00000200  // GPTM Timer B Stall Enable
N#define TIMER_CTL_TBEN          0x00000100  // GPTM Timer B Enable
N#define TIMER_CTL_TAPWML        0x00000040  // GPTM Timer A PWM Output Level
N#define TIMER_CTL_TAOTE         0x00000020  // GPTM Timer A Output Trigger
N                                            // Enable
N#define TIMER_CTL_RTCEN         0x00000010  // GPTM RTC Stall Enable
N#define TIMER_CTL_TAEVENT_M     0x0000000C  // GPTM Timer A Event Mode
N#define TIMER_CTL_TAEVENT_POS   0x00000000  // Positive edge
N#define TIMER_CTL_TAEVENT_NEG   0x00000004  // Negative edge
N#define TIMER_CTL_TAEVENT_BOTH  0x0000000C  // Both edges
N#define TIMER_CTL_TASTALL       0x00000002  // GPTM Timer A Stall Enable
N#define TIMER_CTL_TAEN          0x00000001  // GPTM Timer A Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_SYNC register.
N//
N//*****************************************************************************
N#define TIMER_SYNC_SYNCWT5_M    0x00C00000  // Synchronize GPTM 32/64-Bit Timer
N                                            // 5
N#define TIMER_SYNC_SYNCWT5_NONE 0x00000000  // GPTM 32/64-Bit Timer 5 is not
N                                            // affected
N#define TIMER_SYNC_SYNCWT5_TA   0x00400000  // A timeout event for Timer A of
N                                            // GPTM 32/64-Bit Timer 5 is
N                                            // triggered
N#define TIMER_SYNC_SYNCWT5_TB   0x00800000  // A timeout event for Timer B of
N                                            // GPTM 32/64-Bit Timer 5 is
N                                            // triggered
N#define TIMER_SYNC_SYNCWT5_TATB 0x00C00000  // A timeout event for both Timer A
N                                            // and Timer B of GPTM 32/64-Bit
N                                            // Timer 5 is triggered
N#define TIMER_SYNC_SYNCWT4_M    0x00300000  // Synchronize GPTM 32/64-Bit Timer
N                                            // 4
N#define TIMER_SYNC_SYNCWT4_NONE 0x00000000  // GPTM 32/64-Bit Timer 4 is not
N                                            // affected
N#define TIMER_SYNC_SYNCWT4_TA   0x00100000  // A timeout event for Timer A of
N                                            // GPTM 32/64-Bit Timer 4 is
N                                            // triggered
N#define TIMER_SYNC_SYNCWT4_TB   0x00200000  // A timeout event for Timer B of
N                                            // GPTM 32/64-Bit Timer 4 is
N                                            // triggered
N#define TIMER_SYNC_SYNCWT4_TATB 0x00300000  // A timeout event for both Timer A
N                                            // and Timer B of GPTM 32/64-Bit
N                                            // Timer 4 is triggered
N#define TIMER_SYNC_SYNCWT3_M    0x000C0000  // Synchronize GPTM 32/64-Bit Timer
N                                            // 3
N#define TIMER_SYNC_SYNCWT3_NONE 0x00000000  // GPTM 32/64-Bit Timer 3 is not
N                                            // affected
N#define TIMER_SYNC_SYNCWT3_TA   0x00040000  // A timeout event for Timer A of
N                                            // GPTM 32/64-Bit Timer 3 is
N                                            // triggered
N#define TIMER_SYNC_SYNCWT3_TB   0x00080000  // A timeout event for Timer B of
N                                            // GPTM 32/64-Bit Timer 3 is
N                                            // triggered
N#define TIMER_SYNC_SYNCWT3_TATB 0x000C0000  // A timeout event for both Timer A
N                                            // and Timer B of GPTM 32/64-Bit
N                                            // Timer 3 is triggered
N#define TIMER_SYNC_SYNCWT2_M    0x00030000  // Synchronize GPTM 32/64-Bit Timer
N                                            // 2
N#define TIMER_SYNC_SYNCWT2_NONE 0x00000000  // GPTM 32/64-Bit Timer 2 is not
N                                            // affected
N#define TIMER_SYNC_SYNCWT2_TA   0x00010000  // A timeout event for Timer A of
N                                            // GPTM 32/64-Bit Timer 2 is
N                                            // triggered
N#define TIMER_SYNC_SYNCWT2_TB   0x00020000  // A timeout event for Timer B of
N                                            // GPTM 32/64-Bit Timer 2 is
N                                            // triggered
N#define TIMER_SYNC_SYNCWT2_TATB 0x00030000  // A timeout event for both Timer A
N                                            // and Timer B of GPTM 32/64-Bit
N                                            // Timer 2 is triggered
N#define TIMER_SYNC_SYNCWT1_M    0x0000C000  // Synchronize GPTM 32/64-Bit Timer
N                                            // 1
N#define TIMER_SYNC_SYNCWT1_NONE 0x00000000  // GPTM 32/64-Bit Timer 1 is not
N                                            // affected
N#define TIMER_SYNC_SYNCWT1_TA   0x00004000  // A timeout event for Timer A of
N                                            // GPTM 32/64-Bit Timer 1 is
N                                            // triggered
N#define TIMER_SYNC_SYNCWT1_TB   0x00008000  // A timeout event for Timer B of
N                                            // GPTM 32/64-Bit Timer 1 is
N                                            // triggered
N#define TIMER_SYNC_SYNCWT1_TATB 0x0000C000  // A timeout event for both Timer A
N                                            // and Timer B of GPTM 32/64-Bit
N                                            // Timer 1 is triggered
N#define TIMER_SYNC_SYNCWT0_M    0x00003000  // Synchronize GPTM 32/64-Bit Timer
N                                            // 0
N#define TIMER_SYNC_SYNCWT0_NONE 0x00000000  // GPTM 32/64-Bit Timer 0 is not
N                                            // affected
N#define TIMER_SYNC_SYNCWT0_TA   0x00001000  // A timeout event for Timer A of
N                                            // GPTM 32/64-Bit Timer 0 is
N                                            // triggered
N#define TIMER_SYNC_SYNCWT0_TB   0x00002000  // A timeout event for Timer B of
N                                            // GPTM 32/64-Bit Timer 0 is
N                                            // triggered
N#define TIMER_SYNC_SYNCWT0_TATB 0x00003000  // A timeout event for both Timer A
N                                            // and Timer B of GPTM 32/64-Bit
N                                            // Timer 0 is triggered
N#define TIMER_SYNC_SYNCT5_M     0x00000C00  // Synchronize GPTM Timer 5
N#define TIMER_SYNC_SYNCT5_NONE  0x00000000  // GPTM5 is not affected
N#define TIMER_SYNC_SYNCT5_TA    0x00000400  // A timeout event for Timer A of
N                                            // GPTM5 is triggered
N#define TIMER_SYNC_SYNCT5_TB    0x00000800  // A timeout event for Timer B of
N                                            // GPTM5 is triggered
N#define TIMER_SYNC_SYNCT5_TATB  0x00000C00  // A timeout event for both Timer A
N                                            // and Timer B of GPTM5 is
N                                            // triggered
N#define TIMER_SYNC_SYNCT4_M     0x00000300  // Synchronize GPTM Timer 4
N#define TIMER_SYNC_SYNCT4_NONE  0x00000000  // GPTM4 is not affected
N#define TIMER_SYNC_SYNCT4_TA    0x00000100  // A timeout event for Timer A of
N                                            // GPTM4 is triggered
N#define TIMER_SYNC_SYNCT4_TB    0x00000200  // A timeout event for Timer B of
N                                            // GPTM4 is triggered
N#define TIMER_SYNC_SYNCT4_TATB  0x00000300  // A timeout event for both Timer A
N                                            // and Timer B of GPTM4 is
N                                            // triggered
N#define TIMER_SYNC_SYNCT3_M     0x000000C0  // Synchronize GPTM Timer 3
N#define TIMER_SYNC_SYNCT3_NONE  0x00000000  // GPTM3 is not affected
N#define TIMER_SYNC_SYNCT3_TA    0x00000040  // A timeout event for Timer A of
N                                            // GPTM3 is triggered
N#define TIMER_SYNC_SYNCT3_TB    0x00000080  // A timeout event for Timer B of
N                                            // GPTM3 is triggered
N#define TIMER_SYNC_SYNCT3_TATB  0x000000C0  // A timeout event for both Timer A
N                                            // and Timer B of GPTM3 is
N                                            // triggered
N#define TIMER_SYNC_SYNCT2_M     0x00000030  // Synchronize GPTM Timer 2
N#define TIMER_SYNC_SYNCT2_NONE  0x00000000  // GPTM2 is not affected
N#define TIMER_SYNC_SYNCT2_TA    0x00000010  // A timeout event for Timer A of
N                                            // GPTM2 is triggered
N#define TIMER_SYNC_SYNCT2_TB    0x00000020  // A timeout event for Timer B of
N                                            // GPTM2 is triggered
N#define TIMER_SYNC_SYNCT2_TATB  0x00000030  // A timeout event for both Timer A
N                                            // and Timer B of GPTM2 is
N                                            // triggered
N#define TIMER_SYNC_SYNCT1_M     0x0000000C  // Synchronize GPTM Timer 1
N#define TIMER_SYNC_SYNCT1_NONE  0x00000000  // GPTM1 is not affected
N#define TIMER_SYNC_SYNCT1_TA    0x00000004  // A timeout event for Timer A of
N                                            // GPTM1 is triggered
N#define TIMER_SYNC_SYNCT1_TB    0x00000008  // A timeout event for Timer B of
N                                            // GPTM1 is triggered
N#define TIMER_SYNC_SYNCT1_TATB  0x0000000C  // A timeout event for both Timer A
N                                            // and Timer B of GPTM1 is
N                                            // triggered
N#define TIMER_SYNC_SYNCT0_M     0x00000003  // Synchronize GPTM Timer 0
N#define TIMER_SYNC_SYNCT0_NONE  0x00000000  // GPTM0 is not affected
N#define TIMER_SYNC_SYNCT0_TA    0x00000001  // A timeout event for Timer A of
N                                            // GPTM0 is triggered
N#define TIMER_SYNC_SYNCT0_TB    0x00000002  // A timeout event for Timer B of
N                                            // GPTM0 is triggered
N#define TIMER_SYNC_SYNCT0_TATB  0x00000003  // A timeout event for both Timer A
N                                            // and Timer B of GPTM0 is
N                                            // triggered
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_IMR register.
N//
N//*****************************************************************************
N#define TIMER_IMR_WUEIM         0x00010000  // 32/64-Bit Wide GPTM Write Update
N                                            // Error Interrupt Mask
N#define TIMER_IMR_TBMIM         0x00000800  // GPTM Timer B Match Interrupt
N                                            // Mask
N#define TIMER_IMR_CBEIM         0x00000400  // GPTM Timer B Capture Mode Event
N                                            // Interrupt Mask
N#define TIMER_IMR_CBMIM         0x00000200  // GPTM Timer B Capture Mode Match
N                                            // Interrupt Mask
N#define TIMER_IMR_TBTOIM        0x00000100  // GPTM Timer B Time-Out Interrupt
N                                            // Mask
N#define TIMER_IMR_TAMIM         0x00000010  // GPTM Timer A Match Interrupt
N                                            // Mask
N#define TIMER_IMR_RTCIM         0x00000008  // GPTM RTC Interrupt Mask
N#define TIMER_IMR_CAEIM         0x00000004  // GPTM Timer A Capture Mode Event
N                                            // Interrupt Mask
N#define TIMER_IMR_CAMIM         0x00000002  // GPTM Timer A Capture Mode Match
N                                            // Interrupt Mask
N#define TIMER_IMR_TATOIM        0x00000001  // GPTM Timer A Time-Out Interrupt
N                                            // Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_RIS register.
N//
N//*****************************************************************************
N#define TIMER_RIS_WUERIS        0x00010000  // 32/64-Bit Wide GPTM Write Update
N                                            // Error Raw Interrupt Status
N#define TIMER_RIS_TBMRIS        0x00000800  // GPTM Timer B Match Raw Interrupt
N#define TIMER_RIS_CBERIS        0x00000400  // GPTM Timer B Capture Mode Event
N                                            // Raw Interrupt
N#define TIMER_RIS_CBMRIS        0x00000200  // GPTM Timer B Capture Mode Match
N                                            // Raw Interrupt
N#define TIMER_RIS_TBTORIS       0x00000100  // GPTM Timer B Time-Out Raw
N                                            // Interrupt
N#define TIMER_RIS_TAMRIS        0x00000010  // GPTM Timer A Match Raw Interrupt
N#define TIMER_RIS_RTCRIS        0x00000008  // GPTM RTC Raw Interrupt
N#define TIMER_RIS_CAERIS        0x00000004  // GPTM Timer A Capture Mode Event
N                                            // Raw Interrupt
N#define TIMER_RIS_CAMRIS        0x00000002  // GPTM Timer A Capture Mode Match
N                                            // Raw Interrupt
N#define TIMER_RIS_TATORIS       0x00000001  // GPTM Timer A Time-Out Raw
N                                            // Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_MIS register.
N//
N//*****************************************************************************
N#define TIMER_MIS_WUEMIS        0x00010000  // 32/64-Bit Wide GPTM Write Update
N                                            // Error Masked Interrupt Status
N#define TIMER_MIS_TBMMIS        0x00000800  // GPTM Timer B Match Masked
N                                            // Interrupt
N#define TIMER_MIS_CBEMIS        0x00000400  // GPTM Timer B Capture Mode Event
N                                            // Masked Interrupt
N#define TIMER_MIS_CBMMIS        0x00000200  // GPTM Timer B Capture Mode Match
N                                            // Masked Interrupt
N#define TIMER_MIS_TBTOMIS       0x00000100  // GPTM Timer B Time-Out Masked
N                                            // Interrupt
N#define TIMER_MIS_TAMMIS        0x00000010  // GPTM Timer A Match Masked
N                                            // Interrupt
N#define TIMER_MIS_RTCMIS        0x00000008  // GPTM RTC Masked Interrupt
N#define TIMER_MIS_CAEMIS        0x00000004  // GPTM Timer A Capture Mode Event
N                                            // Masked Interrupt
N#define TIMER_MIS_CAMMIS        0x00000002  // GPTM Timer A Capture Mode Match
N                                            // Masked Interrupt
N#define TIMER_MIS_TATOMIS       0x00000001  // GPTM Timer A Time-Out Masked
N                                            // Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_ICR register.
N//
N//*****************************************************************************
N#define TIMER_ICR_WUECINT       0x00010000  // 32/64-Bit Wide GPTM Write Update
N                                            // Error Interrupt Clear
N#define TIMER_ICR_TBMCINT       0x00000800  // GPTM Timer B Match Interrupt
N                                            // Clear
N#define TIMER_ICR_CBECINT       0x00000400  // GPTM Timer B Capture Mode Event
N                                            // Interrupt Clear
N#define TIMER_ICR_CBMCINT       0x00000200  // GPTM Timer B Capture Mode Match
N                                            // Interrupt Clear
N#define TIMER_ICR_TBTOCINT      0x00000100  // GPTM Timer B Time-Out Interrupt
N                                            // Clear
N#define TIMER_ICR_TAMCINT       0x00000010  // GPTM Timer A Match Interrupt
N                                            // Clear
N#define TIMER_ICR_RTCCINT       0x00000008  // GPTM RTC Interrupt Clear
N#define TIMER_ICR_CAECINT       0x00000004  // GPTM Timer A Capture Mode Event
N                                            // Interrupt Clear
N#define TIMER_ICR_CAMCINT       0x00000002  // GPTM Timer A Capture Mode Match
N                                            // Interrupt Clear
N#define TIMER_ICR_TATOCINT      0x00000001  // GPTM Timer A Time-Out Raw
N                                            // Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TAILR register.
N//
N//*****************************************************************************
N#define TIMER_TAILR_M           0xFFFFFFFF  // GPTM Timer A Interval Load
N                                            // Register
N#define TIMER_TAILR_S           0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TBILR register.
N//
N//*****************************************************************************
N#define TIMER_TBILR_M           0xFFFFFFFF  // GPTM Timer B Interval Load
N                                            // Register
N#define TIMER_TBILR_S           0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TAMATCHR
N// register.
N//
N//*****************************************************************************
N#define TIMER_TAMATCHR_TAMR_M   0xFFFFFFFF  // GPTM Timer A Match Register
N#define TIMER_TAMATCHR_TAMR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TBMATCHR
N// register.
N//
N//*****************************************************************************
N#define TIMER_TBMATCHR_TBMR_M   0xFFFFFFFF  // GPTM Timer B Match Register
N#define TIMER_TBMATCHR_TBMR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TAPR register.
N//
N//*****************************************************************************
N#define TIMER_TAPR_TAPSRH_M     0x0000FF00  // GPTM Timer A Prescale High Byte
N#define TIMER_TAPR_TAPSR_M      0x000000FF  // GPTM Timer A Prescale
N#define TIMER_TAPR_TAPSRH_S     8
N#define TIMER_TAPR_TAPSR_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TBPR register.
N//
N//*****************************************************************************
N#define TIMER_TBPR_TBPSRH_M     0x0000FF00  // GPTM Timer B Prescale High Byte
N#define TIMER_TBPR_TBPSR_M      0x000000FF  // GPTM Timer B Prescale
N#define TIMER_TBPR_TBPSRH_S     8
N#define TIMER_TBPR_TBPSR_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TAPMR register.
N//
N//*****************************************************************************
N#define TIMER_TAPMR_TAPSMRH_M   0x0000FF00  // GPTM Timer A Prescale Match High
N                                            // Byte
N#define TIMER_TAPMR_TAPSMR_M    0x000000FF  // GPTM TimerA Prescale Match
N#define TIMER_TAPMR_TAPSMRH_S   8
N#define TIMER_TAPMR_TAPSMR_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TBPMR register.
N//
N//*****************************************************************************
N#define TIMER_TBPMR_TBPSMRH_M   0x0000FF00  // GPTM Timer B Prescale Match High
N                                            // Byte
N#define TIMER_TBPMR_TBPSMR_M    0x000000FF  // GPTM TimerB Prescale Match
N#define TIMER_TBPMR_TBPSMRH_S   8
N#define TIMER_TBPMR_TBPSMR_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TAR register.
N//
N//*****************************************************************************
N#define TIMER_TAR_M             0xFFFFFFFF  // GPTM Timer A Register
N#define TIMER_TAR_S             0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TBR register.
N//
N//*****************************************************************************
N#define TIMER_TBR_M             0xFFFFFFFF  // GPTM Timer B Register
N#define TIMER_TBR_S             0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TAV register.
N//
N//*****************************************************************************
N#define TIMER_TAV_M             0xFFFFFFFF  // GPTM Timer A Value
N#define TIMER_TAV_S             0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TBV register.
N//
N//*****************************************************************************
N#define TIMER_TBV_M             0xFFFFFFFF  // GPTM Timer B Value
N#define TIMER_TBV_S             0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_RTCPD register.
N//
N//*****************************************************************************
N#define TIMER_RTCPD_RTCPD_M     0x0000FFFF  // RTC Predivide Counter Value
N#define TIMER_RTCPD_RTCPD_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TAPS register.
N//
N//*****************************************************************************
N#define TIMER_TAPS_PSS_M        0x0000FFFF  // GPTM Timer A Prescaler Snapshot
N#define TIMER_TAPS_PSS_S        0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TBPS register.
N//
N//*****************************************************************************
N#define TIMER_TBPS_PSS_M        0x0000FFFF  // GPTM Timer A Prescaler Value
N#define TIMER_TBPS_PSS_S        0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TAPV register.
N//
N//*****************************************************************************
N#define TIMER_TAPV_PSV_M        0x0000FFFF  // GPTM Timer A Prescaler Value
N#define TIMER_TAPV_PSV_S        0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_TBPV register.
N//
N//*****************************************************************************
N#define TIMER_TBPV_PSV_M        0x0000FFFF  // GPTM Timer B Prescaler Value
N#define TIMER_TBPV_PSV_S        0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the TIMER_O_PP register.
N//
N//*****************************************************************************
N#define TIMER_PP_SIZE_M         0x0000000F  // Count Size
N#define TIMER_PP_SIZE_16        0x00000000  // Timer A and Timer B counters are
N                                            // 16 bits each with an 8-bit
N                                            // prescale counter
N#define TIMER_PP_SIZE_32        0x00000001  // Timer A and Timer B counters are
N                                            // 32 bits each with a 16-bit
N                                            // prescale counter
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_ACTSS register.
N//
N//*****************************************************************************
N#define ADC_ACTSS_BUSY          0x00010000  // ADC Busy
N#define ADC_ACTSS_ASEN3         0x00000008  // ADC SS3 Enable
N#define ADC_ACTSS_ASEN2         0x00000004  // ADC SS2 Enable
N#define ADC_ACTSS_ASEN1         0x00000002  // ADC SS1 Enable
N#define ADC_ACTSS_ASEN0         0x00000001  // ADC SS0 Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_RIS register.
N//
N//*****************************************************************************
N#define ADC_RIS_INRDC           0x00010000  // Digital Comparator Raw Interrupt
N                                            // Status
N#define ADC_RIS_INR3            0x00000008  // SS3 Raw Interrupt Status
N#define ADC_RIS_INR2            0x00000004  // SS2 Raw Interrupt Status
N#define ADC_RIS_INR1            0x00000002  // SS1 Raw Interrupt Status
N#define ADC_RIS_INR0            0x00000001  // SS0 Raw Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_IM register.
N//
N//*****************************************************************************
N#define ADC_IM_DCONSS3          0x00080000  // Digital Comparator Interrupt on
N                                            // SS3
N#define ADC_IM_DCONSS2          0x00040000  // Digital Comparator Interrupt on
N                                            // SS2
N#define ADC_IM_DCONSS1          0x00020000  // Digital Comparator Interrupt on
N                                            // SS1
N#define ADC_IM_DCONSS0          0x00010000  // Digital Comparator Interrupt on
N                                            // SS0
N#define ADC_IM_MASK3            0x00000008  // SS3 Interrupt Mask
N#define ADC_IM_MASK2            0x00000004  // SS2 Interrupt Mask
N#define ADC_IM_MASK1            0x00000002  // SS1 Interrupt Mask
N#define ADC_IM_MASK0            0x00000001  // SS0 Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_ISC register.
N//
N//*****************************************************************************
N#define ADC_ISC_DCINSS3         0x00080000  // Digital Comparator Interrupt
N                                            // Status on SS3
N#define ADC_ISC_DCINSS2         0x00040000  // Digital Comparator Interrupt
N                                            // Status on SS2
N#define ADC_ISC_DCINSS1         0x00020000  // Digital Comparator Interrupt
N                                            // Status on SS1
N#define ADC_ISC_DCINSS0         0x00010000  // Digital Comparator Interrupt
N                                            // Status on SS0
N#define ADC_ISC_IN3             0x00000008  // SS3 Interrupt Status and Clear
N#define ADC_ISC_IN2             0x00000004  // SS2 Interrupt Status and Clear
N#define ADC_ISC_IN1             0x00000002  // SS1 Interrupt Status and Clear
N#define ADC_ISC_IN0             0x00000001  // SS0 Interrupt Status and Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_OSTAT register.
N//
N//*****************************************************************************
N#define ADC_OSTAT_OV3           0x00000008  // SS3 FIFO Overflow
N#define ADC_OSTAT_OV2           0x00000004  // SS2 FIFO Overflow
N#define ADC_OSTAT_OV1           0x00000002  // SS1 FIFO Overflow
N#define ADC_OSTAT_OV0           0x00000001  // SS0 FIFO Overflow
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_EMUX register.
N//
N//*****************************************************************************
N#define ADC_EMUX_EM3_M          0x0000F000  // SS3 Trigger Select
N#define ADC_EMUX_EM3_PROCESSOR  0x00000000  // Processor (default)
N#define ADC_EMUX_EM3_COMP0      0x00001000  // Analog Comparator 0
N#define ADC_EMUX_EM3_COMP1      0x00002000  // Analog Comparator 1
N#define ADC_EMUX_EM3_EXTERNAL   0x00004000  // External (GPIO Pins)
N#define ADC_EMUX_EM3_TIMER      0x00005000  // Timer
N#define ADC_EMUX_EM3_PWM0       0x00006000  // PWM generator 0
N#define ADC_EMUX_EM3_PWM1       0x00007000  // PWM generator 1
N#define ADC_EMUX_EM3_PWM2       0x00008000  // PWM generator 2
N#define ADC_EMUX_EM3_PWM3       0x00009000  // PWM generator 3
N#define ADC_EMUX_EM3_ALWAYS     0x0000F000  // Always (continuously sample)
N#define ADC_EMUX_EM2_M          0x00000F00  // SS2 Trigger Select
N#define ADC_EMUX_EM2_PROCESSOR  0x00000000  // Processor (default)
N#define ADC_EMUX_EM2_COMP0      0x00000100  // Analog Comparator 0
N#define ADC_EMUX_EM2_COMP1      0x00000200  // Analog Comparator 1
N#define ADC_EMUX_EM2_EXTERNAL   0x00000400  // External (GPIO Pins)
N#define ADC_EMUX_EM2_TIMER      0x00000500  // Timer
N#define ADC_EMUX_EM2_PWM0       0x00000600  // PWM generator 0
N#define ADC_EMUX_EM2_PWM1       0x00000700  // PWM generator 1
N#define ADC_EMUX_EM2_PWM2       0x00000800  // PWM generator 2
N#define ADC_EMUX_EM2_PWM3       0x00000900  // PWM generator 3
N#define ADC_EMUX_EM2_ALWAYS     0x00000F00  // Always (continuously sample)
N#define ADC_EMUX_EM1_M          0x000000F0  // SS1 Trigger Select
N#define ADC_EMUX_EM1_PROCESSOR  0x00000000  // Processor (default)
N#define ADC_EMUX_EM1_COMP0      0x00000010  // Analog Comparator 0
N#define ADC_EMUX_EM1_COMP1      0x00000020  // Analog Comparator 1
N#define ADC_EMUX_EM1_EXTERNAL   0x00000040  // External (GPIO Pins)
N#define ADC_EMUX_EM1_TIMER      0x00000050  // Timer
N#define ADC_EMUX_EM1_PWM0       0x00000060  // PWM generator 0
N#define ADC_EMUX_EM1_PWM1       0x00000070  // PWM generator 1
N#define ADC_EMUX_EM1_PWM2       0x00000080  // PWM generator 2
N#define ADC_EMUX_EM1_PWM3       0x00000090  // PWM generator 3
N#define ADC_EMUX_EM1_ALWAYS     0x000000F0  // Always (continuously sample)
N#define ADC_EMUX_EM0_M          0x0000000F  // SS0 Trigger Select
N#define ADC_EMUX_EM0_PROCESSOR  0x00000000  // Processor (default)
N#define ADC_EMUX_EM0_COMP0      0x00000001  // Analog Comparator 0
N#define ADC_EMUX_EM0_COMP1      0x00000002  // Analog Comparator 1
N#define ADC_EMUX_EM0_EXTERNAL   0x00000004  // External (GPIO Pins)
N#define ADC_EMUX_EM0_TIMER      0x00000005  // Timer
N#define ADC_EMUX_EM0_PWM0       0x00000006  // PWM generator 0
N#define ADC_EMUX_EM0_PWM1       0x00000007  // PWM generator 1
N#define ADC_EMUX_EM0_PWM2       0x00000008  // PWM generator 2
N#define ADC_EMUX_EM0_PWM3       0x00000009  // PWM generator 3
N#define ADC_EMUX_EM0_ALWAYS     0x0000000F  // Always (continuously sample)
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_USTAT register.
N//
N//*****************************************************************************
N#define ADC_USTAT_UV3           0x00000008  // SS3 FIFO Underflow
N#define ADC_USTAT_UV2           0x00000004  // SS2 FIFO Underflow
N#define ADC_USTAT_UV1           0x00000002  // SS1 FIFO Underflow
N#define ADC_USTAT_UV0           0x00000001  // SS0 FIFO Underflow
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_TSSEL register.
N//
N//*****************************************************************************
N#define ADC_TSSEL_PS3_M         0x30000000  // Generator 3 PWM Module Trigger
N                                            // Select
N#define ADC_TSSEL_PS3_0         0x00000000  // Use Generator 3 (and its
N                                            // trigger) in PWM module 0
N#define ADC_TSSEL_PS3_1         0x10000000  // Use Generator 3 (and its
N                                            // trigger) in PWM module 1
N#define ADC_TSSEL_PS2_M         0x00300000  // Generator 2 PWM Module Trigger
N                                            // Select
N#define ADC_TSSEL_PS2_0         0x00000000  // Use Generator 2 (and its
N                                            // trigger) in PWM module 0
N#define ADC_TSSEL_PS2_1         0x00100000  // Use Generator 2 (and its
N                                            // trigger) in PWM module 1
N#define ADC_TSSEL_PS1_M         0x00003000  // Generator 1 PWM Module Trigger
N                                            // Select
N#define ADC_TSSEL_PS1_0         0x00000000  // Use Generator 1 (and its
N                                            // trigger) in PWM module 0
N#define ADC_TSSEL_PS1_1         0x00001000  // Use Generator 1 (and its
N                                            // trigger) in PWM module 1
N#define ADC_TSSEL_PS0_M         0x00000030  // Generator 0 PWM Module Trigger
N                                            // Select
N#define ADC_TSSEL_PS0_0         0x00000000  // Use Generator 0 (and its
N                                            // trigger) in PWM module 0
N#define ADC_TSSEL_PS0_1         0x00000010  // Use Generator 0 (and its
N                                            // trigger) in PWM module 1
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSPRI register.
N//
N//*****************************************************************************
N#define ADC_SSPRI_SS3_M         0x00003000  // SS3 Priority
N#define ADC_SSPRI_SS2_M         0x00000300  // SS2 Priority
N#define ADC_SSPRI_SS1_M         0x00000030  // SS1 Priority
N#define ADC_SSPRI_SS0_M         0x00000003  // SS0 Priority
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SPC register.
N//
N//*****************************************************************************
N#define ADC_SPC_PHASE_M         0x0000000F  // Phase Difference
N#define ADC_SPC_PHASE_0         0x00000000  // ADC sample lags by 0.0
N#define ADC_SPC_PHASE_22_5      0x00000001  // ADC sample lags by 22.5
N#define ADC_SPC_PHASE_45        0x00000002  // ADC sample lags by 45.0
N#define ADC_SPC_PHASE_67_5      0x00000003  // ADC sample lags by 67.5
N#define ADC_SPC_PHASE_90        0x00000004  // ADC sample lags by 90.0
N#define ADC_SPC_PHASE_112_5     0x00000005  // ADC sample lags by 112.5
N#define ADC_SPC_PHASE_135       0x00000006  // ADC sample lags by 135.0
N#define ADC_SPC_PHASE_157_5     0x00000007  // ADC sample lags by 157.5
N#define ADC_SPC_PHASE_180       0x00000008  // ADC sample lags by 180.0
N#define ADC_SPC_PHASE_202_5     0x00000009  // ADC sample lags by 202.5
N#define ADC_SPC_PHASE_225       0x0000000A  // ADC sample lags by 225.0
N#define ADC_SPC_PHASE_247_5     0x0000000B  // ADC sample lags by 247.5
N#define ADC_SPC_PHASE_270       0x0000000C  // ADC sample lags by 270.0
N#define ADC_SPC_PHASE_292_5     0x0000000D  // ADC sample lags by 292.5
N#define ADC_SPC_PHASE_315       0x0000000E  // ADC sample lags by 315.0
N#define ADC_SPC_PHASE_337_5     0x0000000F  // ADC sample lags by 337.5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_PSSI register.
N//
N//*****************************************************************************
N#define ADC_PSSI_GSYNC          0x80000000  // Global Synchronize
N#define ADC_PSSI_SYNCWAIT       0x08000000  // Synchronize Wait
N#define ADC_PSSI_SS3            0x00000008  // SS3 Initiate
N#define ADC_PSSI_SS2            0x00000004  // SS2 Initiate
N#define ADC_PSSI_SS1            0x00000002  // SS1 Initiate
N#define ADC_PSSI_SS0            0x00000001  // SS0 Initiate
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SAC register.
N//
N//*****************************************************************************
N#define ADC_SAC_AVG_M           0x00000007  // Hardware Averaging Control
N#define ADC_SAC_AVG_OFF         0x00000000  // No hardware oversampling
N#define ADC_SAC_AVG_2X          0x00000001  // 2x hardware oversampling
N#define ADC_SAC_AVG_4X          0x00000002  // 4x hardware oversampling
N#define ADC_SAC_AVG_8X          0x00000003  // 8x hardware oversampling
N#define ADC_SAC_AVG_16X         0x00000004  // 16x hardware oversampling
N#define ADC_SAC_AVG_32X         0x00000005  // 32x hardware oversampling
N#define ADC_SAC_AVG_64X         0x00000006  // 64x hardware oversampling
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCISC register.
N//
N//*****************************************************************************
N#define ADC_DCISC_DCINT7        0x00000080  // Digital Comparator 7 Interrupt
N                                            // Status and Clear
N#define ADC_DCISC_DCINT6        0x00000040  // Digital Comparator 6 Interrupt
N                                            // Status and Clear
N#define ADC_DCISC_DCINT5        0x00000020  // Digital Comparator 5 Interrupt
N                                            // Status and Clear
N#define ADC_DCISC_DCINT4        0x00000010  // Digital Comparator 4 Interrupt
N                                            // Status and Clear
N#define ADC_DCISC_DCINT3        0x00000008  // Digital Comparator 3 Interrupt
N                                            // Status and Clear
N#define ADC_DCISC_DCINT2        0x00000004  // Digital Comparator 2 Interrupt
N                                            // Status and Clear
N#define ADC_DCISC_DCINT1        0x00000002  // Digital Comparator 1 Interrupt
N                                            // Status and Clear
N#define ADC_DCISC_DCINT0        0x00000001  // Digital Comparator 0 Interrupt
N                                            // Status and Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_CTL register.
N//
N//*****************************************************************************
N#define ADC_CTL_VREF_M          0x00000001  // Voltage Reference Select
N#define ADC_CTL_VREF_INTERNAL   0x00000000  // VDDA and GNDA are the voltage
N                                            // references
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSMUX0 register.
N//
N//*****************************************************************************
N#define ADC_SSMUX0_MUX7_M       0xF0000000  // 8th Sample Input Select
N#define ADC_SSMUX0_MUX6_M       0x0F000000  // 7th Sample Input Select
N#define ADC_SSMUX0_MUX5_M       0x00F00000  // 6th Sample Input Select
N#define ADC_SSMUX0_MUX4_M       0x000F0000  // 5th Sample Input Select
N#define ADC_SSMUX0_MUX3_M       0x0000F000  // 4th Sample Input Select
N#define ADC_SSMUX0_MUX2_M       0x00000F00  // 3rd Sample Input Select
N#define ADC_SSMUX0_MUX1_M       0x000000F0  // 2nd Sample Input Select
N#define ADC_SSMUX0_MUX0_M       0x0000000F  // 1st Sample Input Select
N#define ADC_SSMUX0_MUX7_S       28
N#define ADC_SSMUX0_MUX6_S       24
N#define ADC_SSMUX0_MUX5_S       20
N#define ADC_SSMUX0_MUX4_S       16
N#define ADC_SSMUX0_MUX3_S       12
N#define ADC_SSMUX0_MUX2_S       8
N#define ADC_SSMUX0_MUX1_S       4
N#define ADC_SSMUX0_MUX0_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSCTL0 register.
N//
N//*****************************************************************************
N#define ADC_SSCTL0_TS7          0x80000000  // 8th Sample Temp Sensor Select
N#define ADC_SSCTL0_IE7          0x40000000  // 8th Sample Interrupt Enable
N#define ADC_SSCTL0_END7         0x20000000  // 8th Sample is End of Sequence
N#define ADC_SSCTL0_D7           0x10000000  // 8th Sample Differential Input
N                                            // Select
N#define ADC_SSCTL0_TS6          0x08000000  // 7th Sample Temp Sensor Select
N#define ADC_SSCTL0_IE6          0x04000000  // 7th Sample Interrupt Enable
N#define ADC_SSCTL0_END6         0x02000000  // 7th Sample is End of Sequence
N#define ADC_SSCTL0_D6           0x01000000  // 7th Sample Differential Input
N                                            // Select
N#define ADC_SSCTL0_TS5          0x00800000  // 6th Sample Temp Sensor Select
N#define ADC_SSCTL0_IE5          0x00400000  // 6th Sample Interrupt Enable
N#define ADC_SSCTL0_END5         0x00200000  // 6th Sample is End of Sequence
N#define ADC_SSCTL0_D5           0x00100000  // 6th Sample Differential Input
N                                            // Select
N#define ADC_SSCTL0_TS4          0x00080000  // 5th Sample Temp Sensor Select
N#define ADC_SSCTL0_IE4          0x00040000  // 5th Sample Interrupt Enable
N#define ADC_SSCTL0_END4         0x00020000  // 5th Sample is End of Sequence
N#define ADC_SSCTL0_D4           0x00010000  // 5th Sample Differential Input
N                                            // Select
N#define ADC_SSCTL0_TS3          0x00008000  // 4th Sample Temp Sensor Select
N#define ADC_SSCTL0_IE3          0x00004000  // 4th Sample Interrupt Enable
N#define ADC_SSCTL0_END3         0x00002000  // 4th Sample is End of Sequence
N#define ADC_SSCTL0_D3           0x00001000  // 4th Sample Differential Input
N                                            // Select
N#define ADC_SSCTL0_TS2          0x00000800  // 3rd Sample Temp Sensor Select
N#define ADC_SSCTL0_IE2          0x00000400  // 3rd Sample Interrupt Enable
N#define ADC_SSCTL0_END2         0x00000200  // 3rd Sample is End of Sequence
N#define ADC_SSCTL0_D2           0x00000100  // 3rd Sample Differential Input
N                                            // Select
N#define ADC_SSCTL0_TS1          0x00000080  // 2nd Sample Temp Sensor Select
N#define ADC_SSCTL0_IE1          0x00000040  // 2nd Sample Interrupt Enable
N#define ADC_SSCTL0_END1         0x00000020  // 2nd Sample is End of Sequence
N#define ADC_SSCTL0_D1           0x00000010  // 2nd Sample Differential Input
N                                            // Select
N#define ADC_SSCTL0_TS0          0x00000008  // 1st Sample Temp Sensor Select
N#define ADC_SSCTL0_IE0          0x00000004  // 1st Sample Interrupt Enable
N#define ADC_SSCTL0_END0         0x00000002  // 1st Sample is End of Sequence
N#define ADC_SSCTL0_D0           0x00000001  // 1st Sample Differential Input
N                                            // Select
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSFIFO0 register.
N//
N//*****************************************************************************
N#define ADC_SSFIFO0_DATA_M      0x00000FFF  // Conversion Result Data
N#define ADC_SSFIFO0_DATA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSFSTAT0 register.
N//
N//*****************************************************************************
N#define ADC_SSFSTAT0_FULL       0x00001000  // FIFO Full
N#define ADC_SSFSTAT0_EMPTY      0x00000100  // FIFO Empty
N#define ADC_SSFSTAT0_HPTR_M     0x000000F0  // FIFO Head Pointer
N#define ADC_SSFSTAT0_TPTR_M     0x0000000F  // FIFO Tail Pointer
N#define ADC_SSFSTAT0_HPTR_S     4
N#define ADC_SSFSTAT0_TPTR_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSOP0 register.
N//
N//*****************************************************************************
N#define ADC_SSOP0_S7DCOP        0x10000000  // Sample 7 Digital Comparator
N                                            // Operation
N#define ADC_SSOP0_S6DCOP        0x01000000  // Sample 6 Digital Comparator
N                                            // Operation
N#define ADC_SSOP0_S5DCOP        0x00100000  // Sample 5 Digital Comparator
N                                            // Operation
N#define ADC_SSOP0_S4DCOP        0x00010000  // Sample 4 Digital Comparator
N                                            // Operation
N#define ADC_SSOP0_S3DCOP        0x00001000  // Sample 3 Digital Comparator
N                                            // Operation
N#define ADC_SSOP0_S2DCOP        0x00000100  // Sample 2 Digital Comparator
N                                            // Operation
N#define ADC_SSOP0_S1DCOP        0x00000010  // Sample 1 Digital Comparator
N                                            // Operation
N#define ADC_SSOP0_S0DCOP        0x00000001  // Sample 0 Digital Comparator
N                                            // Operation
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSDC0 register.
N//
N//*****************************************************************************
N#define ADC_SSDC0_S7DCSEL_M     0xF0000000  // Sample 7 Digital Comparator
N                                            // Select
N#define ADC_SSDC0_S6DCSEL_M     0x0F000000  // Sample 6 Digital Comparator
N                                            // Select
N#define ADC_SSDC0_S5DCSEL_M     0x00F00000  // Sample 5 Digital Comparator
N                                            // Select
N#define ADC_SSDC0_S4DCSEL_M     0x000F0000  // Sample 4 Digital Comparator
N                                            // Select
N#define ADC_SSDC0_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator
N                                            // Select
N#define ADC_SSDC0_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator
N                                            // Select
N#define ADC_SSDC0_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator
N                                            // Select
N#define ADC_SSDC0_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator
N                                            // Select
N#define ADC_SSDC0_S6DCSEL_S     24
N#define ADC_SSDC0_S5DCSEL_S     20
N#define ADC_SSDC0_S4DCSEL_S     16
N#define ADC_SSDC0_S3DCSEL_S     12
N#define ADC_SSDC0_S2DCSEL_S     8
N#define ADC_SSDC0_S1DCSEL_S     4
N#define ADC_SSDC0_S0DCSEL_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSMUX1 register.
N//
N//*****************************************************************************
N#define ADC_SSMUX1_MUX3_M       0x0000F000  // 4th Sample Input Select
N#define ADC_SSMUX1_MUX2_M       0x00000F00  // 3rd Sample Input Select
N#define ADC_SSMUX1_MUX1_M       0x000000F0  // 2nd Sample Input Select
N#define ADC_SSMUX1_MUX0_M       0x0000000F  // 1st Sample Input Select
N#define ADC_SSMUX1_MUX3_S       12
N#define ADC_SSMUX1_MUX2_S       8
N#define ADC_SSMUX1_MUX1_S       4
N#define ADC_SSMUX1_MUX0_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSCTL1 register.
N//
N//*****************************************************************************
N#define ADC_SSCTL1_TS3          0x00008000  // 4th Sample Temp Sensor Select
N#define ADC_SSCTL1_IE3          0x00004000  // 4th Sample Interrupt Enable
N#define ADC_SSCTL1_END3         0x00002000  // 4th Sample is End of Sequence
N#define ADC_SSCTL1_D3           0x00001000  // 4th Sample Differential Input
N                                            // Select
N#define ADC_SSCTL1_TS2          0x00000800  // 3rd Sample Temp Sensor Select
N#define ADC_SSCTL1_IE2          0x00000400  // 3rd Sample Interrupt Enable
N#define ADC_SSCTL1_END2         0x00000200  // 3rd Sample is End of Sequence
N#define ADC_SSCTL1_D2           0x00000100  // 3rd Sample Differential Input
N                                            // Select
N#define ADC_SSCTL1_TS1          0x00000080  // 2nd Sample Temp Sensor Select
N#define ADC_SSCTL1_IE1          0x00000040  // 2nd Sample Interrupt Enable
N#define ADC_SSCTL1_END1         0x00000020  // 2nd Sample is End of Sequence
N#define ADC_SSCTL1_D1           0x00000010  // 2nd Sample Differential Input
N                                            // Select
N#define ADC_SSCTL1_TS0          0x00000008  // 1st Sample Temp Sensor Select
N#define ADC_SSCTL1_IE0          0x00000004  // 1st Sample Interrupt Enable
N#define ADC_SSCTL1_END0         0x00000002  // 1st Sample is End of Sequence
N#define ADC_SSCTL1_D0           0x00000001  // 1st Sample Differential Input
N                                            // Select
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSFIFO1 register.
N//
N//*****************************************************************************
N#define ADC_SSFIFO1_DATA_M      0x00000FFF  // Conversion Result Data
N#define ADC_SSFIFO1_DATA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSFSTAT1 register.
N//
N//*****************************************************************************
N#define ADC_SSFSTAT1_FULL       0x00001000  // FIFO Full
N#define ADC_SSFSTAT1_EMPTY      0x00000100  // FIFO Empty
N#define ADC_SSFSTAT1_HPTR_M     0x000000F0  // FIFO Head Pointer
N#define ADC_SSFSTAT1_TPTR_M     0x0000000F  // FIFO Tail Pointer
N#define ADC_SSFSTAT1_HPTR_S     4
N#define ADC_SSFSTAT1_TPTR_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSOP1 register.
N//
N//*****************************************************************************
N#define ADC_SSOP1_S3DCOP        0x00001000  // Sample 3 Digital Comparator
N                                            // Operation
N#define ADC_SSOP1_S2DCOP        0x00000100  // Sample 2 Digital Comparator
N                                            // Operation
N#define ADC_SSOP1_S1DCOP        0x00000010  // Sample 1 Digital Comparator
N                                            // Operation
N#define ADC_SSOP1_S0DCOP        0x00000001  // Sample 0 Digital Comparator
N                                            // Operation
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSDC1 register.
N//
N//*****************************************************************************
N#define ADC_SSDC1_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator
N                                            // Select
N#define ADC_SSDC1_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator
N                                            // Select
N#define ADC_SSDC1_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator
N                                            // Select
N#define ADC_SSDC1_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator
N                                            // Select
N#define ADC_SSDC1_S2DCSEL_S     8
N#define ADC_SSDC1_S1DCSEL_S     4
N#define ADC_SSDC1_S0DCSEL_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSMUX2 register.
N//
N//*****************************************************************************
N#define ADC_SSMUX2_MUX3_M       0x0000F000  // 4th Sample Input Select
N#define ADC_SSMUX2_MUX2_M       0x00000F00  // 3rd Sample Input Select
N#define ADC_SSMUX2_MUX1_M       0x000000F0  // 2nd Sample Input Select
N#define ADC_SSMUX2_MUX0_M       0x0000000F  // 1st Sample Input Select
N#define ADC_SSMUX2_MUX3_S       12
N#define ADC_SSMUX2_MUX2_S       8
N#define ADC_SSMUX2_MUX1_S       4
N#define ADC_SSMUX2_MUX0_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSCTL2 register.
N//
N//*****************************************************************************
N#define ADC_SSCTL2_TS3          0x00008000  // 4th Sample Temp Sensor Select
N#define ADC_SSCTL2_IE3          0x00004000  // 4th Sample Interrupt Enable
N#define ADC_SSCTL2_END3         0x00002000  // 4th Sample is End of Sequence
N#define ADC_SSCTL2_D3           0x00001000  // 4th Sample Differential Input
N                                            // Select
N#define ADC_SSCTL2_TS2          0x00000800  // 3rd Sample Temp Sensor Select
N#define ADC_SSCTL2_IE2          0x00000400  // 3rd Sample Interrupt Enable
N#define ADC_SSCTL2_END2         0x00000200  // 3rd Sample is End of Sequence
N#define ADC_SSCTL2_D2           0x00000100  // 3rd Sample Differential Input
N                                            // Select
N#define ADC_SSCTL2_TS1          0x00000080  // 2nd Sample Temp Sensor Select
N#define ADC_SSCTL2_IE1          0x00000040  // 2nd Sample Interrupt Enable
N#define ADC_SSCTL2_END1         0x00000020  // 2nd Sample is End of Sequence
N#define ADC_SSCTL2_D1           0x00000010  // 2nd Sample Differential Input
N                                            // Select
N#define ADC_SSCTL2_TS0          0x00000008  // 1st Sample Temp Sensor Select
N#define ADC_SSCTL2_IE0          0x00000004  // 1st Sample Interrupt Enable
N#define ADC_SSCTL2_END0         0x00000002  // 1st Sample is End of Sequence
N#define ADC_SSCTL2_D0           0x00000001  // 1st Sample Differential Input
N                                            // Select
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSFIFO2 register.
N//
N//*****************************************************************************
N#define ADC_SSFIFO2_DATA_M      0x00000FFF  // Conversion Result Data
N#define ADC_SSFIFO2_DATA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSFSTAT2 register.
N//
N//*****************************************************************************
N#define ADC_SSFSTAT2_FULL       0x00001000  // FIFO Full
N#define ADC_SSFSTAT2_EMPTY      0x00000100  // FIFO Empty
N#define ADC_SSFSTAT2_HPTR_M     0x000000F0  // FIFO Head Pointer
N#define ADC_SSFSTAT2_TPTR_M     0x0000000F  // FIFO Tail Pointer
N#define ADC_SSFSTAT2_HPTR_S     4
N#define ADC_SSFSTAT2_TPTR_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSOP2 register.
N//
N//*****************************************************************************
N#define ADC_SSOP2_S3DCOP        0x00001000  // Sample 3 Digital Comparator
N                                            // Operation
N#define ADC_SSOP2_S2DCOP        0x00000100  // Sample 2 Digital Comparator
N                                            // Operation
N#define ADC_SSOP2_S1DCOP        0x00000010  // Sample 1 Digital Comparator
N                                            // Operation
N#define ADC_SSOP2_S0DCOP        0x00000001  // Sample 0 Digital Comparator
N                                            // Operation
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSDC2 register.
N//
N//*****************************************************************************
N#define ADC_SSDC2_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator
N                                            // Select
N#define ADC_SSDC2_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator
N                                            // Select
N#define ADC_SSDC2_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator
N                                            // Select
N#define ADC_SSDC2_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator
N                                            // Select
N#define ADC_SSDC2_S2DCSEL_S     8
N#define ADC_SSDC2_S1DCSEL_S     4
N#define ADC_SSDC2_S0DCSEL_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSMUX3 register.
N//
N//*****************************************************************************
N#define ADC_SSMUX3_MUX0_M       0x0000000F  // 1st Sample Input Select
N#define ADC_SSMUX3_MUX0_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSCTL3 register.
N//
N//*****************************************************************************
N#define ADC_SSCTL3_TS0          0x00000008  // 1st Sample Temp Sensor Select
N#define ADC_SSCTL3_IE0          0x00000004  // Sample Interrupt Enable
N#define ADC_SSCTL3_END0         0x00000002  // End of Sequence
N#define ADC_SSCTL3_D0           0x00000001  // Sample Differential Input Select
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSFIFO3 register.
N//
N//*****************************************************************************
N#define ADC_SSFIFO3_DATA_M      0x00000FFF  // Conversion Result Data
N#define ADC_SSFIFO3_DATA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.
N//
N//*****************************************************************************
N#define ADC_SSFSTAT3_FULL       0x00001000  // FIFO Full
N#define ADC_SSFSTAT3_EMPTY      0x00000100  // FIFO Empty
N#define ADC_SSFSTAT3_HPTR_M     0x000000F0  // FIFO Head Pointer
N#define ADC_SSFSTAT3_TPTR_M     0x0000000F  // FIFO Tail Pointer
N#define ADC_SSFSTAT3_HPTR_S     4
N#define ADC_SSFSTAT3_TPTR_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSOP3 register.
N//
N//*****************************************************************************
N#define ADC_SSOP3_S0DCOP        0x00000001  // Sample 0 Digital Comparator
N                                            // Operation
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_SSDC3 register.
N//
N//*****************************************************************************
N#define ADC_SSDC3_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator
N                                            // Select
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCRIC register.
N//
N//*****************************************************************************
N#define ADC_DCRIC_DCTRIG7       0x00800000  // Digital Comparator Trigger 7
N#define ADC_DCRIC_DCTRIG6       0x00400000  // Digital Comparator Trigger 6
N#define ADC_DCRIC_DCTRIG5       0x00200000  // Digital Comparator Trigger 5
N#define ADC_DCRIC_DCTRIG4       0x00100000  // Digital Comparator Trigger 4
N#define ADC_DCRIC_DCTRIG3       0x00080000  // Digital Comparator Trigger 3
N#define ADC_DCRIC_DCTRIG2       0x00040000  // Digital Comparator Trigger 2
N#define ADC_DCRIC_DCTRIG1       0x00020000  // Digital Comparator Trigger 1
N#define ADC_DCRIC_DCTRIG0       0x00010000  // Digital Comparator Trigger 0
N#define ADC_DCRIC_DCINT7        0x00000080  // Digital Comparator Interrupt 7
N#define ADC_DCRIC_DCINT6        0x00000040  // Digital Comparator Interrupt 6
N#define ADC_DCRIC_DCINT5        0x00000020  // Digital Comparator Interrupt 5
N#define ADC_DCRIC_DCINT4        0x00000010  // Digital Comparator Interrupt 4
N#define ADC_DCRIC_DCINT3        0x00000008  // Digital Comparator Interrupt 3
N#define ADC_DCRIC_DCINT2        0x00000004  // Digital Comparator Interrupt 2
N#define ADC_DCRIC_DCINT1        0x00000002  // Digital Comparator Interrupt 1
N#define ADC_DCRIC_DCINT0        0x00000001  // Digital Comparator Interrupt 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCTL0 register.
N//
N//*****************************************************************************
N#define ADC_DCCTL0_CTE          0x00001000  // Comparison Trigger Enable
N#define ADC_DCCTL0_CTC_M        0x00000C00  // Comparison Trigger Condition
N#define ADC_DCCTL0_CTC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL0_CTC_MID      0x00000400  // Mid Band
N#define ADC_DCCTL0_CTC_HIGH     0x00000C00  // High Band
N#define ADC_DCCTL0_CTM_M        0x00000300  // Comparison Trigger Mode
N#define ADC_DCCTL0_CTM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL0_CTM_ONCE     0x00000100  // Once
N#define ADC_DCCTL0_CTM_HALWAYS  0x00000200  // Hysteresis Always
N#define ADC_DCCTL0_CTM_HONCE    0x00000300  // Hysteresis Once
N#define ADC_DCCTL0_CIE          0x00000010  // Comparison Interrupt Enable
N#define ADC_DCCTL0_CIC_M        0x0000000C  // Comparison Interrupt Condition
N#define ADC_DCCTL0_CIC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL0_CIC_MID      0x00000004  // Mid Band
N#define ADC_DCCTL0_CIC_HIGH     0x0000000C  // High Band
N#define ADC_DCCTL0_CIM_M        0x00000003  // Comparison Interrupt Mode
N#define ADC_DCCTL0_CIM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL0_CIM_ONCE     0x00000001  // Once
N#define ADC_DCCTL0_CIM_HALWAYS  0x00000002  // Hysteresis Always
N#define ADC_DCCTL0_CIM_HONCE    0x00000003  // Hysteresis Once
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCTL1 register.
N//
N//*****************************************************************************
N#define ADC_DCCTL1_CTE          0x00001000  // Comparison Trigger Enable
N#define ADC_DCCTL1_CTC_M        0x00000C00  // Comparison Trigger Condition
N#define ADC_DCCTL1_CTC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL1_CTC_MID      0x00000400  // Mid Band
N#define ADC_DCCTL1_CTC_HIGH     0x00000C00  // High Band
N#define ADC_DCCTL1_CTM_M        0x00000300  // Comparison Trigger Mode
N#define ADC_DCCTL1_CTM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL1_CTM_ONCE     0x00000100  // Once
N#define ADC_DCCTL1_CTM_HALWAYS  0x00000200  // Hysteresis Always
N#define ADC_DCCTL1_CTM_HONCE    0x00000300  // Hysteresis Once
N#define ADC_DCCTL1_CIE          0x00000010  // Comparison Interrupt Enable
N#define ADC_DCCTL1_CIC_M        0x0000000C  // Comparison Interrupt Condition
N#define ADC_DCCTL1_CIC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL1_CIC_MID      0x00000004  // Mid Band
N#define ADC_DCCTL1_CIC_HIGH     0x0000000C  // High Band
N#define ADC_DCCTL1_CIM_M        0x00000003  // Comparison Interrupt Mode
N#define ADC_DCCTL1_CIM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL1_CIM_ONCE     0x00000001  // Once
N#define ADC_DCCTL1_CIM_HALWAYS  0x00000002  // Hysteresis Always
N#define ADC_DCCTL1_CIM_HONCE    0x00000003  // Hysteresis Once
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCTL2 register.
N//
N//*****************************************************************************
N#define ADC_DCCTL2_CTE          0x00001000  // Comparison Trigger Enable
N#define ADC_DCCTL2_CTC_M        0x00000C00  // Comparison Trigger Condition
N#define ADC_DCCTL2_CTC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL2_CTC_MID      0x00000400  // Mid Band
N#define ADC_DCCTL2_CTC_HIGH     0x00000C00  // High Band
N#define ADC_DCCTL2_CTM_M        0x00000300  // Comparison Trigger Mode
N#define ADC_DCCTL2_CTM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL2_CTM_ONCE     0x00000100  // Once
N#define ADC_DCCTL2_CTM_HALWAYS  0x00000200  // Hysteresis Always
N#define ADC_DCCTL2_CTM_HONCE    0x00000300  // Hysteresis Once
N#define ADC_DCCTL2_CIE          0x00000010  // Comparison Interrupt Enable
N#define ADC_DCCTL2_CIC_M        0x0000000C  // Comparison Interrupt Condition
N#define ADC_DCCTL2_CIC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL2_CIC_MID      0x00000004  // Mid Band
N#define ADC_DCCTL2_CIC_HIGH     0x0000000C  // High Band
N#define ADC_DCCTL2_CIM_M        0x00000003  // Comparison Interrupt Mode
N#define ADC_DCCTL2_CIM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL2_CIM_ONCE     0x00000001  // Once
N#define ADC_DCCTL2_CIM_HALWAYS  0x00000002  // Hysteresis Always
N#define ADC_DCCTL2_CIM_HONCE    0x00000003  // Hysteresis Once
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCTL3 register.
N//
N//*****************************************************************************
N#define ADC_DCCTL3_CTE          0x00001000  // Comparison Trigger Enable
N#define ADC_DCCTL3_CTC_M        0x00000C00  // Comparison Trigger Condition
N#define ADC_DCCTL3_CTC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL3_CTC_MID      0x00000400  // Mid Band
N#define ADC_DCCTL3_CTC_HIGH     0x00000C00  // High Band
N#define ADC_DCCTL3_CTM_M        0x00000300  // Comparison Trigger Mode
N#define ADC_DCCTL3_CTM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL3_CTM_ONCE     0x00000100  // Once
N#define ADC_DCCTL3_CTM_HALWAYS  0x00000200  // Hysteresis Always
N#define ADC_DCCTL3_CTM_HONCE    0x00000300  // Hysteresis Once
N#define ADC_DCCTL3_CIE          0x00000010  // Comparison Interrupt Enable
N#define ADC_DCCTL3_CIC_M        0x0000000C  // Comparison Interrupt Condition
N#define ADC_DCCTL3_CIC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL3_CIC_MID      0x00000004  // Mid Band
N#define ADC_DCCTL3_CIC_HIGH     0x0000000C  // High Band
N#define ADC_DCCTL3_CIM_M        0x00000003  // Comparison Interrupt Mode
N#define ADC_DCCTL3_CIM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL3_CIM_ONCE     0x00000001  // Once
N#define ADC_DCCTL3_CIM_HALWAYS  0x00000002  // Hysteresis Always
N#define ADC_DCCTL3_CIM_HONCE    0x00000003  // Hysteresis Once
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCTL4 register.
N//
N//*****************************************************************************
N#define ADC_DCCTL4_CTE          0x00001000  // Comparison Trigger Enable
N#define ADC_DCCTL4_CTC_M        0x00000C00  // Comparison Trigger Condition
N#define ADC_DCCTL4_CTC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL4_CTC_MID      0x00000400  // Mid Band
N#define ADC_DCCTL4_CTC_HIGH     0x00000C00  // High Band
N#define ADC_DCCTL4_CTM_M        0x00000300  // Comparison Trigger Mode
N#define ADC_DCCTL4_CTM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL4_CTM_ONCE     0x00000100  // Once
N#define ADC_DCCTL4_CTM_HALWAYS  0x00000200  // Hysteresis Always
N#define ADC_DCCTL4_CTM_HONCE    0x00000300  // Hysteresis Once
N#define ADC_DCCTL4_CIE          0x00000010  // Comparison Interrupt Enable
N#define ADC_DCCTL4_CIC_M        0x0000000C  // Comparison Interrupt Condition
N#define ADC_DCCTL4_CIC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL4_CIC_MID      0x00000004  // Mid Band
N#define ADC_DCCTL4_CIC_HIGH     0x0000000C  // High Band
N#define ADC_DCCTL4_CIM_M        0x00000003  // Comparison Interrupt Mode
N#define ADC_DCCTL4_CIM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL4_CIM_ONCE     0x00000001  // Once
N#define ADC_DCCTL4_CIM_HALWAYS  0x00000002  // Hysteresis Always
N#define ADC_DCCTL4_CIM_HONCE    0x00000003  // Hysteresis Once
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCTL5 register.
N//
N//*****************************************************************************
N#define ADC_DCCTL5_CTE          0x00001000  // Comparison Trigger Enable
N#define ADC_DCCTL5_CTC_M        0x00000C00  // Comparison Trigger Condition
N#define ADC_DCCTL5_CTC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL5_CTC_MID      0x00000400  // Mid Band
N#define ADC_DCCTL5_CTC_HIGH     0x00000C00  // High Band
N#define ADC_DCCTL5_CTM_M        0x00000300  // Comparison Trigger Mode
N#define ADC_DCCTL5_CTM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL5_CTM_ONCE     0x00000100  // Once
N#define ADC_DCCTL5_CTM_HALWAYS  0x00000200  // Hysteresis Always
N#define ADC_DCCTL5_CTM_HONCE    0x00000300  // Hysteresis Once
N#define ADC_DCCTL5_CIE          0x00000010  // Comparison Interrupt Enable
N#define ADC_DCCTL5_CIC_M        0x0000000C  // Comparison Interrupt Condition
N#define ADC_DCCTL5_CIC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL5_CIC_MID      0x00000004  // Mid Band
N#define ADC_DCCTL5_CIC_HIGH     0x0000000C  // High Band
N#define ADC_DCCTL5_CIM_M        0x00000003  // Comparison Interrupt Mode
N#define ADC_DCCTL5_CIM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL5_CIM_ONCE     0x00000001  // Once
N#define ADC_DCCTL5_CIM_HALWAYS  0x00000002  // Hysteresis Always
N#define ADC_DCCTL5_CIM_HONCE    0x00000003  // Hysteresis Once
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCTL6 register.
N//
N//*****************************************************************************
N#define ADC_DCCTL6_CTE          0x00001000  // Comparison Trigger Enable
N#define ADC_DCCTL6_CTC_M        0x00000C00  // Comparison Trigger Condition
N#define ADC_DCCTL6_CTC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL6_CTC_MID      0x00000400  // Mid Band
N#define ADC_DCCTL6_CTC_HIGH     0x00000C00  // High Band
N#define ADC_DCCTL6_CTM_M        0x00000300  // Comparison Trigger Mode
N#define ADC_DCCTL6_CTM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL6_CTM_ONCE     0x00000100  // Once
N#define ADC_DCCTL6_CTM_HALWAYS  0x00000200  // Hysteresis Always
N#define ADC_DCCTL6_CTM_HONCE    0x00000300  // Hysteresis Once
N#define ADC_DCCTL6_CIE          0x00000010  // Comparison Interrupt Enable
N#define ADC_DCCTL6_CIC_M        0x0000000C  // Comparison Interrupt Condition
N#define ADC_DCCTL6_CIC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL6_CIC_MID      0x00000004  // Mid Band
N#define ADC_DCCTL6_CIC_HIGH     0x0000000C  // High Band
N#define ADC_DCCTL6_CIM_M        0x00000003  // Comparison Interrupt Mode
N#define ADC_DCCTL6_CIM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL6_CIM_ONCE     0x00000001  // Once
N#define ADC_DCCTL6_CIM_HALWAYS  0x00000002  // Hysteresis Always
N#define ADC_DCCTL6_CIM_HONCE    0x00000003  // Hysteresis Once
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCTL7 register.
N//
N//*****************************************************************************
N#define ADC_DCCTL7_CTE          0x00001000  // Comparison Trigger Enable
N#define ADC_DCCTL7_CTC_M        0x00000C00  // Comparison Trigger Condition
N#define ADC_DCCTL7_CTC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL7_CTC_MID      0x00000400  // Mid Band
N#define ADC_DCCTL7_CTC_HIGH     0x00000C00  // High Band
N#define ADC_DCCTL7_CTM_M        0x00000300  // Comparison Trigger Mode
N#define ADC_DCCTL7_CTM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL7_CTM_ONCE     0x00000100  // Once
N#define ADC_DCCTL7_CTM_HALWAYS  0x00000200  // Hysteresis Always
N#define ADC_DCCTL7_CTM_HONCE    0x00000300  // Hysteresis Once
N#define ADC_DCCTL7_CIE          0x00000010  // Comparison Interrupt Enable
N#define ADC_DCCTL7_CIC_M        0x0000000C  // Comparison Interrupt Condition
N#define ADC_DCCTL7_CIC_LOW      0x00000000  // Low Band
N#define ADC_DCCTL7_CIC_MID      0x00000004  // Mid Band
N#define ADC_DCCTL7_CIC_HIGH     0x0000000C  // High Band
N#define ADC_DCCTL7_CIM_M        0x00000003  // Comparison Interrupt Mode
N#define ADC_DCCTL7_CIM_ALWAYS   0x00000000  // Always
N#define ADC_DCCTL7_CIM_ONCE     0x00000001  // Once
N#define ADC_DCCTL7_CIM_HALWAYS  0x00000002  // Hysteresis Always
N#define ADC_DCCTL7_CIM_HONCE    0x00000003  // Hysteresis Once
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCMP0 register.
N//
N//*****************************************************************************
N#define ADC_DCCMP0_COMP1_M      0x0FFF0000  // Compare 1
N#define ADC_DCCMP0_COMP0_M      0x00000FFF  // Compare 0
N#define ADC_DCCMP0_COMP1_S      16
N#define ADC_DCCMP0_COMP0_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCMP1 register.
N//
N//*****************************************************************************
N#define ADC_DCCMP1_COMP1_M      0x0FFF0000  // Compare 1
N#define ADC_DCCMP1_COMP0_M      0x00000FFF  // Compare 0
N#define ADC_DCCMP1_COMP1_S      16
N#define ADC_DCCMP1_COMP0_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCMP2 register.
N//
N//*****************************************************************************
N#define ADC_DCCMP2_COMP1_M      0x0FFF0000  // Compare 1
N#define ADC_DCCMP2_COMP0_M      0x00000FFF  // Compare 0
N#define ADC_DCCMP2_COMP1_S      16
N#define ADC_DCCMP2_COMP0_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCMP3 register.
N//
N//*****************************************************************************
N#define ADC_DCCMP3_COMP1_M      0x0FFF0000  // Compare 1
N#define ADC_DCCMP3_COMP0_M      0x00000FFF  // Compare 0
N#define ADC_DCCMP3_COMP1_S      16
N#define ADC_DCCMP3_COMP0_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCMP4 register.
N//
N//*****************************************************************************
N#define ADC_DCCMP4_COMP1_M      0x0FFF0000  // Compare 1
N#define ADC_DCCMP4_COMP0_M      0x00000FFF  // Compare 0
N#define ADC_DCCMP4_COMP1_S      16
N#define ADC_DCCMP4_COMP0_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCMP5 register.
N//
N//*****************************************************************************
N#define ADC_DCCMP5_COMP1_M      0x0FFF0000  // Compare 1
N#define ADC_DCCMP5_COMP0_M      0x00000FFF  // Compare 0
N#define ADC_DCCMP5_COMP1_S      16
N#define ADC_DCCMP5_COMP0_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCMP6 register.
N//
N//*****************************************************************************
N#define ADC_DCCMP6_COMP1_M      0x0FFF0000  // Compare 1
N#define ADC_DCCMP6_COMP0_M      0x00000FFF  // Compare 0
N#define ADC_DCCMP6_COMP1_S      16
N#define ADC_DCCMP6_COMP0_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_DCCMP7 register.
N//
N//*****************************************************************************
N#define ADC_DCCMP7_COMP1_M      0x0FFF0000  // Compare 1
N#define ADC_DCCMP7_COMP0_M      0x00000FFF  // Compare 0
N#define ADC_DCCMP7_COMP1_S      16
N#define ADC_DCCMP7_COMP0_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_PP register.
N//
N//*****************************************************************************
N#define ADC_PP_TS               0x00800000  // Temperature Sensor
N#define ADC_PP_RSL_M            0x007C0000  // Resolution
N#define ADC_PP_TYPE_M           0x00030000  // ADC Architecture
N#define ADC_PP_TYPE_SAR         0x00000000  // SAR
N#define ADC_PP_DC_M             0x0000FC00  // Digital Comparator Count
N#define ADC_PP_CH_M             0x000003F0  // ADC Channel Count
N#define ADC_PP_MSR_M            0x0000000F  // Maximum ADC Sample Rate
N#define ADC_PP_MSR_125K         0x00000001  // 125 ksps
N#define ADC_PP_MSR_250K         0x00000003  // 250 ksps
N#define ADC_PP_MSR_500K         0x00000005  // 500 ksps
N#define ADC_PP_MSR_1M           0x00000007  // 1 Msps
N#define ADC_PP_RSL_S            18
N#define ADC_PP_DC_S             10
N#define ADC_PP_CH_S             4
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_PC register.
N//
N//*****************************************************************************
N#define ADC_PC_SR_M             0x0000000F  // ADC Sample Rate
N#define ADC_PC_SR_125K          0x00000001  // 125 ksps
N#define ADC_PC_SR_250K          0x00000003  // 250 ksps
N#define ADC_PC_SR_500K          0x00000005  // 500 ksps
N#define ADC_PC_SR_1M            0x00000007  // 1 Msps
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the ADC_O_CC register.
N//
N//*****************************************************************************
N#define ADC_CC_CS_M             0x0000000F  // ADC Clock Source
N#define ADC_CC_CS_SYSPLL        0x00000000  // PLL VCO divided by CLKDIV
N#define ADC_CC_CS_PIOSC         0x00000001  // PIOSC
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the COMP_O_ACMIS register.
N//
N//*****************************************************************************
N#define COMP_ACMIS_IN1          0x00000002  // Comparator 1 Masked Interrupt
N                                            // Status
N#define COMP_ACMIS_IN0          0x00000001  // Comparator 0 Masked Interrupt
N                                            // Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the COMP_O_ACRIS register.
N//
N//*****************************************************************************
N#define COMP_ACRIS_IN1          0x00000002  // Comparator 1 Interrupt Status
N#define COMP_ACRIS_IN0          0x00000001  // Comparator 0 Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the COMP_O_ACINTEN register.
N//
N//*****************************************************************************
N#define COMP_ACINTEN_IN1        0x00000002  // Comparator 1 Interrupt Enable
N#define COMP_ACINTEN_IN0        0x00000001  // Comparator 0 Interrupt Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the COMP_O_ACREFCTL
N// register.
N//
N//*****************************************************************************
N#define COMP_ACREFCTL_EN        0x00000200  // Resistor Ladder Enable
N#define COMP_ACREFCTL_RNG       0x00000100  // Resistor Ladder Range
N#define COMP_ACREFCTL_VREF_M    0x0000000F  // Resistor Ladder Voltage Ref
N#define COMP_ACREFCTL_VREF_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the COMP_O_ACSTAT0 register.
N//
N//*****************************************************************************
N#define COMP_ACSTAT0_OVAL       0x00000002  // Comparator Output Value
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the COMP_O_ACCTL0 register.
N//
N//*****************************************************************************
N#define COMP_ACCTL0_TOEN        0x00000800  // Trigger Output Enable
N#define COMP_ACCTL0_ASRCP_M     0x00000600  // Analog Source Positive
N#define COMP_ACCTL0_ASRCP_PIN   0x00000000  // Pin value of Cn+
N#define COMP_ACCTL0_ASRCP_PIN0  0x00000200  // Pin value of C0+
N#define COMP_ACCTL0_ASRCP_REF   0x00000400  // Internal voltage reference
N#define COMP_ACCTL0_TSLVAL      0x00000080  // Trigger Sense Level Value
N#define COMP_ACCTL0_TSEN_M      0x00000060  // Trigger Sense
N#define COMP_ACCTL0_TSEN_LEVEL  0x00000000  // Level sense, see TSLVAL
N#define COMP_ACCTL0_TSEN_FALL   0x00000020  // Falling edge
N#define COMP_ACCTL0_TSEN_RISE   0x00000040  // Rising edge
N#define COMP_ACCTL0_TSEN_BOTH   0x00000060  // Either edge
N#define COMP_ACCTL0_ISLVAL      0x00000010  // Interrupt Sense Level Value
N#define COMP_ACCTL0_ISEN_M      0x0000000C  // Interrupt Sense
N#define COMP_ACCTL0_ISEN_LEVEL  0x00000000  // Level sense, see ISLVAL
N#define COMP_ACCTL0_ISEN_FALL   0x00000004  // Falling edge
N#define COMP_ACCTL0_ISEN_RISE   0x00000008  // Rising edge
N#define COMP_ACCTL0_ISEN_BOTH   0x0000000C  // Either edge
N#define COMP_ACCTL0_CINV        0x00000002  // Comparator Output Invert
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the COMP_O_ACSTAT1 register.
N//
N//*****************************************************************************
N#define COMP_ACSTAT1_OVAL       0x00000002  // Comparator Output Value
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the COMP_O_ACCTL1 register.
N//
N//*****************************************************************************
N#define COMP_ACCTL1_TOEN        0x00000800  // Trigger Output Enable
N#define COMP_ACCTL1_ASRCP_M     0x00000600  // Analog Source Positive
N#define COMP_ACCTL1_ASRCP_PIN   0x00000000  // Pin value of Cn+
N#define COMP_ACCTL1_ASRCP_PIN0  0x00000200  // Pin value of C0+
N#define COMP_ACCTL1_ASRCP_REF   0x00000400  // Internal voltage reference
N#define COMP_ACCTL1_TSLVAL      0x00000080  // Trigger Sense Level Value
N#define COMP_ACCTL1_TSEN_M      0x00000060  // Trigger Sense
N#define COMP_ACCTL1_TSEN_LEVEL  0x00000000  // Level sense, see TSLVAL
N#define COMP_ACCTL1_TSEN_FALL   0x00000020  // Falling edge
N#define COMP_ACCTL1_TSEN_RISE   0x00000040  // Rising edge
N#define COMP_ACCTL1_TSEN_BOTH   0x00000060  // Either edge
N#define COMP_ACCTL1_ISLVAL      0x00000010  // Interrupt Sense Level Value
N#define COMP_ACCTL1_ISEN_M      0x0000000C  // Interrupt Sense
N#define COMP_ACCTL1_ISEN_LEVEL  0x00000000  // Level sense, see ISLVAL
N#define COMP_ACCTL1_ISEN_FALL   0x00000004  // Falling edge
N#define COMP_ACCTL1_ISEN_RISE   0x00000008  // Rising edge
N#define COMP_ACCTL1_ISEN_BOTH   0x0000000C  // Either edge
N#define COMP_ACCTL1_CINV        0x00000002  // Comparator Output Invert
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the COMP_O_PP register.
N//
N//*****************************************************************************
N#define COMP_PP_C1O             0x00020000  // Comparator Output 1 Present
N#define COMP_PP_C0O             0x00010000  // Comparator Output 0 Present
N#define COMP_PP_CMP1            0x00000002  // Comparator 1 Present
N#define COMP_PP_CMP0            0x00000001  // Comparator 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_CTL register.
N//
N//*****************************************************************************
N#define CAN_CTL_TEST            0x00000080  // Test Mode Enable
N#define CAN_CTL_CCE             0x00000040  // Configuration Change Enable
N#define CAN_CTL_DAR             0x00000020  // Disable Automatic-Retransmission
N#define CAN_CTL_EIE             0x00000008  // Error Interrupt Enable
N#define CAN_CTL_SIE             0x00000004  // Status Interrupt Enable
N#define CAN_CTL_IE              0x00000002  // CAN Interrupt Enable
N#define CAN_CTL_INIT            0x00000001  // Initialization
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_STS register.
N//
N//*****************************************************************************
N#define CAN_STS_BOFF            0x00000080  // Bus-Off Status
N#define CAN_STS_EWARN           0x00000040  // Warning Status
N#define CAN_STS_EPASS           0x00000020  // Error Passive
N#define CAN_STS_RXOK            0x00000010  // Received a Message Successfully
N#define CAN_STS_TXOK            0x00000008  // Transmitted a Message
N                                            // Successfully
N#define CAN_STS_LEC_M           0x00000007  // Last Error Code
N#define CAN_STS_LEC_NONE        0x00000000  // No Error
N#define CAN_STS_LEC_STUFF       0x00000001  // Stuff Error
N#define CAN_STS_LEC_FORM        0x00000002  // Format Error
N#define CAN_STS_LEC_ACK         0x00000003  // ACK Error
N#define CAN_STS_LEC_BIT1        0x00000004  // Bit 1 Error
N#define CAN_STS_LEC_BIT0        0x00000005  // Bit 0 Error
N#define CAN_STS_LEC_CRC         0x00000006  // CRC Error
N#define CAN_STS_LEC_NOEVENT     0x00000007  // No Event
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_ERR register.
N//
N//*****************************************************************************
N#define CAN_ERR_RP              0x00008000  // Received Error Passive
N#define CAN_ERR_REC_M           0x00007F00  // Receive Error Counter
N#define CAN_ERR_TEC_M           0x000000FF  // Transmit Error Counter
N#define CAN_ERR_REC_S           8
N#define CAN_ERR_TEC_S           0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_BIT register.
N//
N//*****************************************************************************
N#define CAN_BIT_TSEG2_M         0x00007000  // Time Segment after Sample Point
N#define CAN_BIT_TSEG1_M         0x00000F00  // Time Segment Before Sample Point
N#define CAN_BIT_SJW_M           0x000000C0  // (Re)Synchronization Jump Width
N#define CAN_BIT_BRP_M           0x0000003F  // Baud Rate Prescaler
N#define CAN_BIT_TSEG2_S         12
N#define CAN_BIT_TSEG1_S         8
N#define CAN_BIT_SJW_S           6
N#define CAN_BIT_BRP_S           0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_INT register.
N//
N//*****************************************************************************
N#define CAN_INT_INTID_M         0x0000FFFF  // Interrupt Identifier
N#define CAN_INT_INTID_NONE      0x00000000  // No interrupt pending
N#define CAN_INT_INTID_STATUS    0x00008000  // Status Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_TST register.
N//
N//*****************************************************************************
N#define CAN_TST_RX              0x00000080  // Receive Observation
N#define CAN_TST_TX_M            0x00000060  // Transmit Control
N#define CAN_TST_TX_CANCTL       0x00000000  // CAN Module Control
N#define CAN_TST_TX_SAMPLE       0x00000020  // Sample Point
N#define CAN_TST_TX_DOMINANT     0x00000040  // Driven Low
N#define CAN_TST_TX_RECESSIVE    0x00000060  // Driven High
N#define CAN_TST_LBACK           0x00000010  // Loopback Mode
N#define CAN_TST_SILENT          0x00000008  // Silent Mode
N#define CAN_TST_BASIC           0x00000004  // Basic Mode
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_BRPE register.
N//
N//*****************************************************************************
N#define CAN_BRPE_BRPE_M         0x0000000F  // Baud Rate Prescaler Extension
N#define CAN_BRPE_BRPE_S         0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF1CRQ register.
N//
N//*****************************************************************************
N#define CAN_IF1CRQ_BUSY         0x00008000  // Busy Flag
N#define CAN_IF1CRQ_MNUM_M       0x0000003F  // Message Number
N#define CAN_IF1CRQ_MNUM_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF1CMSK register.
N//
N//*****************************************************************************
N#define CAN_IF1CMSK_WRNRD       0x00000080  // Write, Not Read
N#define CAN_IF1CMSK_MASK        0x00000040  // Access Mask Bits
N#define CAN_IF1CMSK_ARB         0x00000020  // Access Arbitration Bits
N#define CAN_IF1CMSK_CONTROL     0x00000010  // Access Control Bits
N#define CAN_IF1CMSK_CLRINTPND   0x00000008  // Clear Interrupt Pending Bit
N#define CAN_IF1CMSK_NEWDAT      0x00000004  // Access New Data
N#define CAN_IF1CMSK_TXRQST      0x00000004  // Access Transmission Request
N#define CAN_IF1CMSK_DATAA       0x00000002  // Access Data Byte 0 to 3
N#define CAN_IF1CMSK_DATAB       0x00000001  // Access Data Byte 4 to 7
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF1MSK1 register.
N//
N//*****************************************************************************
N#define CAN_IF1MSK1_IDMSK_M     0x0000FFFF  // Identifier Mask
N#define CAN_IF1MSK1_IDMSK_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF1MSK2 register.
N//
N//*****************************************************************************
N#define CAN_IF1MSK2_MXTD        0x00008000  // Mask Extended Identifier
N#define CAN_IF1MSK2_MDIR        0x00004000  // Mask Message Direction
N#define CAN_IF1MSK2_IDMSK_M     0x00001FFF  // Identifier Mask
N#define CAN_IF1MSK2_IDMSK_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF1ARB1 register.
N//
N//*****************************************************************************
N#define CAN_IF1ARB1_ID_M        0x0000FFFF  // Message Identifier
N#define CAN_IF1ARB1_ID_S        0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF1ARB2 register.
N//
N//*****************************************************************************
N#define CAN_IF1ARB2_MSGVAL      0x00008000  // Message Valid
N#define CAN_IF1ARB2_XTD         0x00004000  // Extended Identifier
N#define CAN_IF1ARB2_DIR         0x00002000  // Message Direction
N#define CAN_IF1ARB2_ID_M        0x00001FFF  // Message Identifier
N#define CAN_IF1ARB2_ID_S        0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF1MCTL register.
N//
N//*****************************************************************************
N#define CAN_IF1MCTL_NEWDAT      0x00008000  // New Data
N#define CAN_IF1MCTL_MSGLST      0x00004000  // Message Lost
N#define CAN_IF1MCTL_INTPND      0x00002000  // Interrupt Pending
N#define CAN_IF1MCTL_UMASK       0x00001000  // Use Acceptance Mask
N#define CAN_IF1MCTL_TXIE        0x00000800  // Transmit Interrupt Enable
N#define CAN_IF1MCTL_RXIE        0x00000400  // Receive Interrupt Enable
N#define CAN_IF1MCTL_RMTEN       0x00000200  // Remote Enable
N#define CAN_IF1MCTL_TXRQST      0x00000100  // Transmit Request
N#define CAN_IF1MCTL_EOB         0x00000080  // End of Buffer
N#define CAN_IF1MCTL_DLC_M       0x0000000F  // Data Length Code
N#define CAN_IF1MCTL_DLC_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF1DA1 register.
N//
N//*****************************************************************************
N#define CAN_IF1DA1_DATA_M       0x0000FFFF  // Data
N#define CAN_IF1DA1_DATA_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF1DA2 register.
N//
N//*****************************************************************************
N#define CAN_IF1DA2_DATA_M       0x0000FFFF  // Data
N#define CAN_IF1DA2_DATA_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF1DB1 register.
N//
N//*****************************************************************************
N#define CAN_IF1DB1_DATA_M       0x0000FFFF  // Data
N#define CAN_IF1DB1_DATA_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF1DB2 register.
N//
N//*****************************************************************************
N#define CAN_IF1DB2_DATA_M       0x0000FFFF  // Data
N#define CAN_IF1DB2_DATA_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF2CRQ register.
N//
N//*****************************************************************************
N#define CAN_IF2CRQ_BUSY         0x00008000  // Busy Flag
N#define CAN_IF2CRQ_MNUM_M       0x0000003F  // Message Number
N#define CAN_IF2CRQ_MNUM_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF2CMSK register.
N//
N//*****************************************************************************
N#define CAN_IF2CMSK_WRNRD       0x00000080  // Write, Not Read
N#define CAN_IF2CMSK_MASK        0x00000040  // Access Mask Bits
N#define CAN_IF2CMSK_ARB         0x00000020  // Access Arbitration Bits
N#define CAN_IF2CMSK_CONTROL     0x00000010  // Access Control Bits
N#define CAN_IF2CMSK_CLRINTPND   0x00000008  // Clear Interrupt Pending Bit
N#define CAN_IF2CMSK_NEWDAT      0x00000004  // Access New Data
N#define CAN_IF2CMSK_TXRQST      0x00000004  // Access Transmission Request
N#define CAN_IF2CMSK_DATAA       0x00000002  // Access Data Byte 0 to 3
N#define CAN_IF2CMSK_DATAB       0x00000001  // Access Data Byte 4 to 7
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF2MSK1 register.
N//
N//*****************************************************************************
N#define CAN_IF2MSK1_IDMSK_M     0x0000FFFF  // Identifier Mask
N#define CAN_IF2MSK1_IDMSK_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF2MSK2 register.
N//
N//*****************************************************************************
N#define CAN_IF2MSK2_MXTD        0x00008000  // Mask Extended Identifier
N#define CAN_IF2MSK2_MDIR        0x00004000  // Mask Message Direction
N#define CAN_IF2MSK2_IDMSK_M     0x00001FFF  // Identifier Mask
N#define CAN_IF2MSK2_IDMSK_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF2ARB1 register.
N//
N//*****************************************************************************
N#define CAN_IF2ARB1_ID_M        0x0000FFFF  // Message Identifier
N#define CAN_IF2ARB1_ID_S        0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF2ARB2 register.
N//
N//*****************************************************************************
N#define CAN_IF2ARB2_MSGVAL      0x00008000  // Message Valid
N#define CAN_IF2ARB2_XTD         0x00004000  // Extended Identifier
N#define CAN_IF2ARB2_DIR         0x00002000  // Message Direction
N#define CAN_IF2ARB2_ID_M        0x00001FFF  // Message Identifier
N#define CAN_IF2ARB2_ID_S        0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF2MCTL register.
N//
N//*****************************************************************************
N#define CAN_IF2MCTL_NEWDAT      0x00008000  // New Data
N#define CAN_IF2MCTL_MSGLST      0x00004000  // Message Lost
N#define CAN_IF2MCTL_INTPND      0x00002000  // Interrupt Pending
N#define CAN_IF2MCTL_UMASK       0x00001000  // Use Acceptance Mask
N#define CAN_IF2MCTL_TXIE        0x00000800  // Transmit Interrupt Enable
N#define CAN_IF2MCTL_RXIE        0x00000400  // Receive Interrupt Enable
N#define CAN_IF2MCTL_RMTEN       0x00000200  // Remote Enable
N#define CAN_IF2MCTL_TXRQST      0x00000100  // Transmit Request
N#define CAN_IF2MCTL_EOB         0x00000080  // End of Buffer
N#define CAN_IF2MCTL_DLC_M       0x0000000F  // Data Length Code
N#define CAN_IF2MCTL_DLC_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF2DA1 register.
N//
N//*****************************************************************************
N#define CAN_IF2DA1_DATA_M       0x0000FFFF  // Data
N#define CAN_IF2DA1_DATA_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF2DA2 register.
N//
N//*****************************************************************************
N#define CAN_IF2DA2_DATA_M       0x0000FFFF  // Data
N#define CAN_IF2DA2_DATA_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF2DB1 register.
N//
N//*****************************************************************************
N#define CAN_IF2DB1_DATA_M       0x0000FFFF  // Data
N#define CAN_IF2DB1_DATA_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_IF2DB2 register.
N//
N//*****************************************************************************
N#define CAN_IF2DB2_DATA_M       0x0000FFFF  // Data
N#define CAN_IF2DB2_DATA_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_TXRQ1 register.
N//
N//*****************************************************************************
N#define CAN_TXRQ1_TXRQST_M      0x0000FFFF  // Transmission Request Bits
N#define CAN_TXRQ1_TXRQST_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_TXRQ2 register.
N//
N//*****************************************************************************
N#define CAN_TXRQ2_TXRQST_M      0x0000FFFF  // Transmission Request Bits
N#define CAN_TXRQ2_TXRQST_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_NWDA1 register.
N//
N//*****************************************************************************
N#define CAN_NWDA1_NEWDAT_M      0x0000FFFF  // New Data Bits
N#define CAN_NWDA1_NEWDAT_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_NWDA2 register.
N//
N//*****************************************************************************
N#define CAN_NWDA2_NEWDAT_M      0x0000FFFF  // New Data Bits
N#define CAN_NWDA2_NEWDAT_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_MSG1INT register.
N//
N//*****************************************************************************
N#define CAN_MSG1INT_INTPND_M    0x0000FFFF  // Interrupt Pending Bits
N#define CAN_MSG1INT_INTPND_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_MSG2INT register.
N//
N//*****************************************************************************
N#define CAN_MSG2INT_INTPND_M    0x0000FFFF  // Interrupt Pending Bits
N#define CAN_MSG2INT_INTPND_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_MSG1VAL register.
N//
N//*****************************************************************************
N#define CAN_MSG1VAL_MSGVAL_M    0x0000FFFF  // Message Valid Bits
N#define CAN_MSG1VAL_MSGVAL_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the CAN_O_MSG2VAL register.
N//
N//*****************************************************************************
N#define CAN_MSG2VAL_MSGVAL_M    0x0000FFFF  // Message Valid Bits
N#define CAN_MSG2VAL_MSGVAL_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_FADDR register.
N//
N//*****************************************************************************
N#define USB_FADDR_M             0x0000007F  // Function Address
N#define USB_FADDR_S             0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_POWER register.
N//
N//*****************************************************************************
N#define USB_POWER_ISOUP         0x00000080  // Isochronous Update
N#define USB_POWER_SOFTCONN      0x00000040  // Soft Connect/Disconnect
N#define USB_POWER_RESET         0x00000008  // RESET Signaling
N#define USB_POWER_RESUME        0x00000004  // RESUME Signaling
N#define USB_POWER_SUSPEND       0x00000002  // SUSPEND Mode
N#define USB_POWER_PWRDNPHY      0x00000001  // Power Down PHY
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXIS register.
N//
N//*****************************************************************************
N#define USB_TXIS_EP7            0x00000080  // TX Endpoint 7 Interrupt
N#define USB_TXIS_EP6            0x00000040  // TX Endpoint 6 Interrupt
N#define USB_TXIS_EP5            0x00000020  // TX Endpoint 5 Interrupt
N#define USB_TXIS_EP4            0x00000010  // TX Endpoint 4 Interrupt
N#define USB_TXIS_EP3            0x00000008  // TX Endpoint 3 Interrupt
N#define USB_TXIS_EP2            0x00000004  // TX Endpoint 2 Interrupt
N#define USB_TXIS_EP1            0x00000002  // TX Endpoint 1 Interrupt
N#define USB_TXIS_EP0            0x00000001  // TX and RX Endpoint 0 Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXIS register.
N//
N//*****************************************************************************
N#define USB_RXIS_EP7            0x00000080  // RX Endpoint 7 Interrupt
N#define USB_RXIS_EP6            0x00000040  // RX Endpoint 6 Interrupt
N#define USB_RXIS_EP5            0x00000020  // RX Endpoint 5 Interrupt
N#define USB_RXIS_EP4            0x00000010  // RX Endpoint 4 Interrupt
N#define USB_RXIS_EP3            0x00000008  // RX Endpoint 3 Interrupt
N#define USB_RXIS_EP2            0x00000004  // RX Endpoint 2 Interrupt
N#define USB_RXIS_EP1            0x00000002  // RX Endpoint 1 Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXIE register.
N//
N//*****************************************************************************
N#define USB_TXIE_EP7            0x00000080  // TX Endpoint 7 Interrupt Enable
N#define USB_TXIE_EP6            0x00000040  // TX Endpoint 6 Interrupt Enable
N#define USB_TXIE_EP5            0x00000020  // TX Endpoint 5 Interrupt Enable
N#define USB_TXIE_EP4            0x00000010  // TX Endpoint 4 Interrupt Enable
N#define USB_TXIE_EP3            0x00000008  // TX Endpoint 3 Interrupt Enable
N#define USB_TXIE_EP2            0x00000004  // TX Endpoint 2 Interrupt Enable
N#define USB_TXIE_EP1            0x00000002  // TX Endpoint 1 Interrupt Enable
N#define USB_TXIE_EP0            0x00000001  // TX and RX Endpoint 0 Interrupt
N                                            // Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXIE register.
N//
N//*****************************************************************************
N#define USB_RXIE_EP7            0x00000080  // RX Endpoint 7 Interrupt Enable
N#define USB_RXIE_EP6            0x00000040  // RX Endpoint 6 Interrupt Enable
N#define USB_RXIE_EP5            0x00000020  // RX Endpoint 5 Interrupt Enable
N#define USB_RXIE_EP4            0x00000010  // RX Endpoint 4 Interrupt Enable
N#define USB_RXIE_EP3            0x00000008  // RX Endpoint 3 Interrupt Enable
N#define USB_RXIE_EP2            0x00000004  // RX Endpoint 2 Interrupt Enable
N#define USB_RXIE_EP1            0x00000002  // RX Endpoint 1 Interrupt Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_IS register.
N//
N//*****************************************************************************
N#define USB_IS_VBUSERR          0x00000080  // VBUS Error (OTG only)
N#define USB_IS_SESREQ           0x00000040  // SESSION REQUEST (OTG only)
N#define USB_IS_DISCON           0x00000020  // Session Disconnect (OTG only)
N#define USB_IS_CONN             0x00000010  // Session Connect
N#define USB_IS_SOF              0x00000008  // Start of Frame
N#define USB_IS_BABBLE           0x00000004  // Babble Detected
N#define USB_IS_RESET            0x00000004  // RESET Signaling Detected
N#define USB_IS_RESUME           0x00000002  // RESUME Signaling Detected
N#define USB_IS_SUSPEND          0x00000001  // SUSPEND Signaling Detected
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_IE register.
N//
N//*****************************************************************************
N#define USB_IE_VBUSERR          0x00000080  // Enable VBUS Error Interrupt (OTG
N                                            // only)
N#define USB_IE_SESREQ           0x00000040  // Enable Session Request (OTG
N                                            // only)
N#define USB_IE_DISCON           0x00000020  // Enable Disconnect Interrupt
N#define USB_IE_CONN             0x00000010  // Enable Connect Interrupt
N#define USB_IE_SOF              0x00000008  // Enable Start-of-Frame Interrupt
N#define USB_IE_BABBLE           0x00000004  // Enable Babble Interrupt
N#define USB_IE_RESET            0x00000004  // Enable RESET Interrupt
N#define USB_IE_RESUME           0x00000002  // Enable RESUME Interrupt
N#define USB_IE_SUSPND           0x00000001  // Enable SUSPEND Interrupt
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_FRAME register.
N//
N//*****************************************************************************
N#define USB_FRAME_M             0x000007FF  // Frame Number
N#define USB_FRAME_S             0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_EPIDX register.
N//
N//*****************************************************************************
N#define USB_EPIDX_EPIDX_M       0x0000000F  // Endpoint Index
N#define USB_EPIDX_EPIDX_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TEST register.
N//
N//*****************************************************************************
N#define USB_TEST_FORCEH         0x00000080  // Force Host Mode
N#define USB_TEST_FIFOACC        0x00000040  // FIFO Access
N#define USB_TEST_FORCEFS        0x00000020  // Force Full-Speed Mode
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_FIFO0 register.
N//
N//*****************************************************************************
N#define USB_FIFO0_EPDATA_M      0xFFFFFFFF  // Endpoint Data
N#define USB_FIFO0_EPDATA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_FIFO1 register.
N//
N//*****************************************************************************
N#define USB_FIFO1_EPDATA_M      0xFFFFFFFF  // Endpoint Data
N#define USB_FIFO1_EPDATA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_FIFO2 register.
N//
N//*****************************************************************************
N#define USB_FIFO2_EPDATA_M      0xFFFFFFFF  // Endpoint Data
N#define USB_FIFO2_EPDATA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_FIFO3 register.
N//
N//*****************************************************************************
N#define USB_FIFO3_EPDATA_M      0xFFFFFFFF  // Endpoint Data
N#define USB_FIFO3_EPDATA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_FIFO4 register.
N//
N//*****************************************************************************
N#define USB_FIFO4_EPDATA_M      0xFFFFFFFF  // Endpoint Data
N#define USB_FIFO4_EPDATA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_FIFO5 register.
N//
N//*****************************************************************************
N#define USB_FIFO5_EPDATA_M      0xFFFFFFFF  // Endpoint Data
N#define USB_FIFO5_EPDATA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_FIFO6 register.
N//
N//*****************************************************************************
N#define USB_FIFO6_EPDATA_M      0xFFFFFFFF  // Endpoint Data
N#define USB_FIFO6_EPDATA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_FIFO7 register.
N//
N//*****************************************************************************
N#define USB_FIFO7_EPDATA_M      0xFFFFFFFF  // Endpoint Data
N#define USB_FIFO7_EPDATA_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_DEVCTL register.
N//
N//*****************************************************************************
N#define USB_DEVCTL_DEV          0x00000080  // Device Mode (OTG only)
N#define USB_DEVCTL_FSDEV        0x00000040  // Full-Speed Device Detected
N#define USB_DEVCTL_LSDEV        0x00000020  // Low-Speed Device Detected
N#define USB_DEVCTL_VBUS_M       0x00000018  // VBUS Level (OTG only)
N#define USB_DEVCTL_VBUS_NONE    0x00000000  // Below SessionEnd
N#define USB_DEVCTL_VBUS_SEND    0x00000008  // Above SessionEnd, below AValid
N#define USB_DEVCTL_VBUS_AVALID  0x00000010  // Above AValid, below VBUSValid
N#define USB_DEVCTL_VBUS_VALID   0x00000018  // Above VBUSValid
N#define USB_DEVCTL_HOST         0x00000004  // Host Mode
N#define USB_DEVCTL_HOSTREQ      0x00000002  // Host Request (OTG only)
N#define USB_DEVCTL_SESSION      0x00000001  // Session Start/End (OTG only)
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXFIFOSZ register.
N//
N//*****************************************************************************
N#define USB_TXFIFOSZ_DPB        0x00000010  // Double Packet Buffer Support
N#define USB_TXFIFOSZ_SIZE_M     0x0000000F  // Max Packet Size
N#define USB_TXFIFOSZ_SIZE_8     0x00000000  // 8
N#define USB_TXFIFOSZ_SIZE_16    0x00000001  // 16
N#define USB_TXFIFOSZ_SIZE_32    0x00000002  // 32
N#define USB_TXFIFOSZ_SIZE_64    0x00000003  // 64
N#define USB_TXFIFOSZ_SIZE_128   0x00000004  // 128
N#define USB_TXFIFOSZ_SIZE_256   0x00000005  // 256
N#define USB_TXFIFOSZ_SIZE_512   0x00000006  // 512
N#define USB_TXFIFOSZ_SIZE_1024  0x00000007  // 1024
N#define USB_TXFIFOSZ_SIZE_2048  0x00000008  // 2048
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXFIFOSZ register.
N//
N//*****************************************************************************
N#define USB_RXFIFOSZ_DPB        0x00000010  // Double Packet Buffer Support
N#define USB_RXFIFOSZ_SIZE_M     0x0000000F  // Max Packet Size
N#define USB_RXFIFOSZ_SIZE_8     0x00000000  // 8
N#define USB_RXFIFOSZ_SIZE_16    0x00000001  // 16
N#define USB_RXFIFOSZ_SIZE_32    0x00000002  // 32
N#define USB_RXFIFOSZ_SIZE_64    0x00000003  // 64
N#define USB_RXFIFOSZ_SIZE_128   0x00000004  // 128
N#define USB_RXFIFOSZ_SIZE_256   0x00000005  // 256
N#define USB_RXFIFOSZ_SIZE_512   0x00000006  // 512
N#define USB_RXFIFOSZ_SIZE_1024  0x00000007  // 1024
N#define USB_RXFIFOSZ_SIZE_2048  0x00000008  // 2048
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXFIFOADD
N// register.
N//
N//*****************************************************************************
N#define USB_TXFIFOADD_ADDR_M    0x000001FF  // Transmit/Receive Start Address
N#define USB_TXFIFOADD_ADDR_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXFIFOADD
N// register.
N//
N//*****************************************************************************
N#define USB_RXFIFOADD_ADDR_M    0x000001FF  // Transmit/Receive Start Address
N#define USB_RXFIFOADD_ADDR_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_CONTIM register.
N//
N//*****************************************************************************
N#define USB_CONTIM_WTCON_M      0x000000F0  // Connect Wait
N#define USB_CONTIM_WTID_M       0x0000000F  // Wait ID
N#define USB_CONTIM_WTCON_S      4
N#define USB_CONTIM_WTID_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_VPLEN register.
N//
N//*****************************************************************************
N#define USB_VPLEN_VPLEN_M       0x000000FF  // VBUS Pulse Length
N#define USB_VPLEN_VPLEN_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_FSEOF register.
N//
N//*****************************************************************************
N#define USB_FSEOF_FSEOFG_M      0x000000FF  // Full-Speed End-of-Frame Gap
N#define USB_FSEOF_FSEOFG_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_LSEOF register.
N//
N//*****************************************************************************
N#define USB_LSEOF_LSEOFG_M      0x000000FF  // Low-Speed End-of-Frame Gap
N#define USB_LSEOF_LSEOFG_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXFUNCADDR0
N// register.
N//
N//*****************************************************************************
N#define USB_TXFUNCADDR0_ADDR_M  0x0000007F  // Device Address
N#define USB_TXFUNCADDR0_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBADDR0
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBADDR0_ADDR_M   0x0000007F  // Hub Address
N#define USB_TXHUBADDR0_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBPORT0
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBPORT0_PORT_M   0x0000007F  // Hub Port
N#define USB_TXHUBPORT0_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXFUNCADDR1
N// register.
N//
N//*****************************************************************************
N#define USB_TXFUNCADDR1_ADDR_M  0x0000007F  // Device Address
N#define USB_TXFUNCADDR1_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBADDR1
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBADDR1_ADDR_M   0x0000007F  // Hub Address
N#define USB_TXHUBADDR1_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBPORT1
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBPORT1_PORT_M   0x0000007F  // Hub Port
N#define USB_TXHUBPORT1_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXFUNCADDR1
N// register.
N//
N//*****************************************************************************
N#define USB_RXFUNCADDR1_ADDR_M  0x0000007F  // Device Address
N#define USB_RXFUNCADDR1_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXHUBADDR1
N// register.
N//
N//*****************************************************************************
N#define USB_RXHUBADDR1_ADDR_M   0x0000007F  // Hub Address
N#define USB_RXHUBADDR1_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXHUBPORT1
N// register.
N//
N//*****************************************************************************
N#define USB_RXHUBPORT1_PORT_M   0x0000007F  // Hub Port
N#define USB_RXHUBPORT1_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXFUNCADDR2
N// register.
N//
N//*****************************************************************************
N#define USB_TXFUNCADDR2_ADDR_M  0x0000007F  // Device Address
N#define USB_TXFUNCADDR2_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBADDR2
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBADDR2_ADDR_M   0x0000007F  // Hub Address
N#define USB_TXHUBADDR2_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBPORT2
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBPORT2_PORT_M   0x0000007F  // Hub Port
N#define USB_TXHUBPORT2_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXFUNCADDR2
N// register.
N//
N//*****************************************************************************
N#define USB_RXFUNCADDR2_ADDR_M  0x0000007F  // Device Address
N#define USB_RXFUNCADDR2_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXHUBADDR2
N// register.
N//
N//*****************************************************************************
N#define USB_RXHUBADDR2_ADDR_M   0x0000007F  // Hub Address
N#define USB_RXHUBADDR2_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXHUBPORT2
N// register.
N//
N//*****************************************************************************
N#define USB_RXHUBPORT2_PORT_M   0x0000007F  // Hub Port
N#define USB_RXHUBPORT2_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXFUNCADDR3
N// register.
N//
N//*****************************************************************************
N#define USB_TXFUNCADDR3_ADDR_M  0x0000007F  // Device Address
N#define USB_TXFUNCADDR3_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBADDR3
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBADDR3_ADDR_M   0x0000007F  // Hub Address
N#define USB_TXHUBADDR3_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBPORT3
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBPORT3_PORT_M   0x0000007F  // Hub Port
N#define USB_TXHUBPORT3_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXFUNCADDR3
N// register.
N//
N//*****************************************************************************
N#define USB_RXFUNCADDR3_ADDR_M  0x0000007F  // Device Address
N#define USB_RXFUNCADDR3_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXHUBADDR3
N// register.
N//
N//*****************************************************************************
N#define USB_RXHUBADDR3_ADDR_M   0x0000007F  // Hub Address
N#define USB_RXHUBADDR3_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXHUBPORT3
N// register.
N//
N//*****************************************************************************
N#define USB_RXHUBPORT3_PORT_M   0x0000007F  // Hub Port
N#define USB_RXHUBPORT3_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXFUNCADDR4
N// register.
N//
N//*****************************************************************************
N#define USB_TXFUNCADDR4_ADDR_M  0x0000007F  // Device Address
N#define USB_TXFUNCADDR4_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBADDR4
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBADDR4_ADDR_M   0x0000007F  // Hub Address
N#define USB_TXHUBADDR4_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBPORT4
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBPORT4_PORT_M   0x0000007F  // Hub Port
N#define USB_TXHUBPORT4_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXFUNCADDR4
N// register.
N//
N//*****************************************************************************
N#define USB_RXFUNCADDR4_ADDR_M  0x0000007F  // Device Address
N#define USB_RXFUNCADDR4_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXHUBADDR4
N// register.
N//
N//*****************************************************************************
N#define USB_RXHUBADDR4_ADDR_M   0x0000007F  // Hub Address
N#define USB_RXHUBADDR4_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXHUBPORT4
N// register.
N//
N//*****************************************************************************
N#define USB_RXHUBPORT4_PORT_M   0x0000007F  // Hub Port
N#define USB_RXHUBPORT4_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXFUNCADDR5
N// register.
N//
N//*****************************************************************************
N#define USB_TXFUNCADDR5_ADDR_M  0x0000007F  // Device Address
N#define USB_TXFUNCADDR5_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBADDR5
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBADDR5_ADDR_M   0x0000007F  // Hub Address
N#define USB_TXHUBADDR5_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBPORT5
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBPORT5_PORT_M   0x0000007F  // Hub Port
N#define USB_TXHUBPORT5_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXFUNCADDR5
N// register.
N//
N//*****************************************************************************
N#define USB_RXFUNCADDR5_ADDR_M  0x0000007F  // Device Address
N#define USB_RXFUNCADDR5_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXHUBADDR5
N// register.
N//
N//*****************************************************************************
N#define USB_RXHUBADDR5_ADDR_M   0x0000007F  // Hub Address
N#define USB_RXHUBADDR5_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXHUBPORT5
N// register.
N//
N//*****************************************************************************
N#define USB_RXHUBPORT5_PORT_M   0x0000007F  // Hub Port
N#define USB_RXHUBPORT5_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXFUNCADDR6
N// register.
N//
N//*****************************************************************************
N#define USB_TXFUNCADDR6_ADDR_M  0x0000007F  // Device Address
N#define USB_TXFUNCADDR6_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBADDR6
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBADDR6_ADDR_M   0x0000007F  // Hub Address
N#define USB_TXHUBADDR6_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBPORT6
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBPORT6_PORT_M   0x0000007F  // Hub Port
N#define USB_TXHUBPORT6_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXFUNCADDR6
N// register.
N//
N//*****************************************************************************
N#define USB_RXFUNCADDR6_ADDR_M  0x0000007F  // Device Address
N#define USB_RXFUNCADDR6_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXHUBADDR6
N// register.
N//
N//*****************************************************************************
N#define USB_RXHUBADDR6_ADDR_M   0x0000007F  // Hub Address
N#define USB_RXHUBADDR6_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXHUBPORT6
N// register.
N//
N//*****************************************************************************
N#define USB_RXHUBPORT6_PORT_M   0x0000007F  // Hub Port
N#define USB_RXHUBPORT6_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXFUNCADDR7
N// register.
N//
N//*****************************************************************************
N#define USB_TXFUNCADDR7_ADDR_M  0x0000007F  // Device Address
N#define USB_TXFUNCADDR7_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBADDR7
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBADDR7_ADDR_M   0x0000007F  // Hub Address
N#define USB_TXHUBADDR7_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXHUBPORT7
N// register.
N//
N//*****************************************************************************
N#define USB_TXHUBPORT7_PORT_M   0x0000007F  // Hub Port
N#define USB_TXHUBPORT7_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXFUNCADDR7
N// register.
N//
N//*****************************************************************************
N#define USB_RXFUNCADDR7_ADDR_M  0x0000007F  // Device Address
N#define USB_RXFUNCADDR7_ADDR_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXHUBADDR7
N// register.
N//
N//*****************************************************************************
N#define USB_RXHUBADDR7_ADDR_M   0x0000007F  // Hub Address
N#define USB_RXHUBADDR7_ADDR_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXHUBPORT7
N// register.
N//
N//*****************************************************************************
N#define USB_RXHUBPORT7_PORT_M   0x0000007F  // Hub Port
N#define USB_RXHUBPORT7_PORT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_CSRL0 register.
N//
N//*****************************************************************************
N#define USB_CSRL0_NAKTO         0x00000080  // NAK Timeout
N#define USB_CSRL0_SETENDC       0x00000080  // Setup End Clear
N#define USB_CSRL0_STATUS        0x00000040  // STATUS Packet
N#define USB_CSRL0_RXRDYC        0x00000040  // RXRDY Clear
N#define USB_CSRL0_REQPKT        0x00000020  // Request Packet
N#define USB_CSRL0_STALL         0x00000020  // Send Stall
N#define USB_CSRL0_SETEND        0x00000010  // Setup End
N#define USB_CSRL0_ERROR         0x00000010  // Error
N#define USB_CSRL0_DATAEND       0x00000008  // Data End
N#define USB_CSRL0_SETUP         0x00000008  // Setup Packet
N#define USB_CSRL0_STALLED       0x00000004  // Endpoint Stalled
N#define USB_CSRL0_TXRDY         0x00000002  // Transmit Packet Ready
N#define USB_CSRL0_RXRDY         0x00000001  // Receive Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_CSRH0 register.
N//
N//*****************************************************************************
N#define USB_CSRH0_DTWE          0x00000004  // Data Toggle Write Enable
N#define USB_CSRH0_DT            0x00000002  // Data Toggle
N#define USB_CSRH0_FLUSH         0x00000001  // Flush FIFO
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_COUNT0 register.
N//
N//*****************************************************************************
N#define USB_COUNT0_COUNT_M      0x0000007F  // FIFO Count
N#define USB_COUNT0_COUNT_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TYPE0 register.
N//
N//*****************************************************************************
N#define USB_TYPE0_SPEED_M       0x000000C0  // Operating Speed
N#define USB_TYPE0_SPEED_FULL    0x00000080  // Full
N#define USB_TYPE0_SPEED_LOW     0x000000C0  // Low
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_NAKLMT register.
N//
N//*****************************************************************************
N#define USB_NAKLMT_NAKLMT_M     0x0000001F  // EP0 NAK Limit
N#define USB_NAKLMT_NAKLMT_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXMAXP1 register.
N//
N//*****************************************************************************
N#define USB_TXMAXP1_MAXLOAD_M   0x000007FF  // Maximum Payload
N#define USB_TXMAXP1_MAXLOAD_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXCSRL1 register.
N//
N//*****************************************************************************
N#define USB_TXCSRL1_NAKTO       0x00000080  // NAK Timeout
N#define USB_TXCSRL1_CLRDT       0x00000040  // Clear Data Toggle
N#define USB_TXCSRL1_STALLED     0x00000020  // Endpoint Stalled
N#define USB_TXCSRL1_STALL       0x00000010  // Send STALL
N#define USB_TXCSRL1_SETUP       0x00000010  // Setup Packet
N#define USB_TXCSRL1_FLUSH       0x00000008  // Flush FIFO
N#define USB_TXCSRL1_ERROR       0x00000004  // Error
N#define USB_TXCSRL1_UNDRN       0x00000004  // Underrun
N#define USB_TXCSRL1_FIFONE      0x00000002  // FIFO Not Empty
N#define USB_TXCSRL1_TXRDY       0x00000001  // Transmit Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXCSRH1 register.
N//
N//*****************************************************************************
N#define USB_TXCSRH1_AUTOSET     0x00000080  // Auto Set
N#define USB_TXCSRH1_ISO         0x00000040  // Isochronous Transfers
N#define USB_TXCSRH1_MODE        0x00000020  // Mode
N#define USB_TXCSRH1_DMAEN       0x00000010  // DMA Request Enable
N#define USB_TXCSRH1_FDT         0x00000008  // Force Data Toggle
N#define USB_TXCSRH1_DMAMOD      0x00000004  // DMA Request Mode
N#define USB_TXCSRH1_DTWE        0x00000002  // Data Toggle Write Enable
N#define USB_TXCSRH1_DT          0x00000001  // Data Toggle
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXMAXP1 register.
N//
N//*****************************************************************************
N#define USB_RXMAXP1_MAXLOAD_M   0x000007FF  // Maximum Payload
N#define USB_RXMAXP1_MAXLOAD_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCSRL1 register.
N//
N//*****************************************************************************
N#define USB_RXCSRL1_CLRDT       0x00000080  // Clear Data Toggle
N#define USB_RXCSRL1_STALLED     0x00000040  // Endpoint Stalled
N#define USB_RXCSRL1_STALL       0x00000020  // Send STALL
N#define USB_RXCSRL1_REQPKT      0x00000020  // Request Packet
N#define USB_RXCSRL1_FLUSH       0x00000010  // Flush FIFO
N#define USB_RXCSRL1_DATAERR     0x00000008  // Data Error
N#define USB_RXCSRL1_NAKTO       0x00000008  // NAK Timeout
N#define USB_RXCSRL1_OVER        0x00000004  // Overrun
N#define USB_RXCSRL1_ERROR       0x00000004  // Error
N#define USB_RXCSRL1_FULL        0x00000002  // FIFO Full
N#define USB_RXCSRL1_RXRDY       0x00000001  // Receive Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCSRH1 register.
N//
N//*****************************************************************************
N#define USB_RXCSRH1_AUTOCL      0x00000080  // Auto Clear
N#define USB_RXCSRH1_AUTORQ      0x00000040  // Auto Request
N#define USB_RXCSRH1_ISO         0x00000040  // Isochronous Transfers
N#define USB_RXCSRH1_DMAEN       0x00000020  // DMA Request Enable
N#define USB_RXCSRH1_DISNYET     0x00000010  // Disable NYET
N#define USB_RXCSRH1_PIDERR      0x00000010  // PID Error
N#define USB_RXCSRH1_DMAMOD      0x00000008  // DMA Request Mode
N#define USB_RXCSRH1_DTWE        0x00000004  // Data Toggle Write Enable
N#define USB_RXCSRH1_DT          0x00000002  // Data Toggle
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCOUNT1 register.
N//
N//*****************************************************************************
N#define USB_RXCOUNT1_COUNT_M    0x00001FFF  // Receive Packet Count
N#define USB_RXCOUNT1_COUNT_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXTYPE1 register.
N//
N//*****************************************************************************
N#define USB_TXTYPE1_SPEED_M     0x000000C0  // Operating Speed
N#define USB_TXTYPE1_SPEED_DFLT  0x00000000  // Default
N#define USB_TXTYPE1_SPEED_FULL  0x00000080  // Full
N#define USB_TXTYPE1_SPEED_LOW   0x000000C0  // Low
N#define USB_TXTYPE1_PROTO_M     0x00000030  // Protocol
N#define USB_TXTYPE1_PROTO_CTRL  0x00000000  // Control
N#define USB_TXTYPE1_PROTO_ISOC  0x00000010  // Isochronous
N#define USB_TXTYPE1_PROTO_BULK  0x00000020  // Bulk
N#define USB_TXTYPE1_PROTO_INT   0x00000030  // Interrupt
N#define USB_TXTYPE1_TEP_M       0x0000000F  // Target Endpoint Number
N#define USB_TXTYPE1_TEP_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXINTERVAL1
N// register.
N//
N//*****************************************************************************
N#define USB_TXINTERVAL1_NAKLMT_M                                              \
N                                0x000000FF  // NAK Limit
X#define USB_TXINTERVAL1_NAKLMT_M                                                                              0x000000FF  
N#define USB_TXINTERVAL1_TXPOLL_M                                              \
N                                0x000000FF  // TX Polling
X#define USB_TXINTERVAL1_TXPOLL_M                                                                              0x000000FF  
N#define USB_TXINTERVAL1_TXPOLL_S                                              \
N                                0
X#define USB_TXINTERVAL1_TXPOLL_S                                                                              0
N#define USB_TXINTERVAL1_NAKLMT_S                                              \
N                                0
X#define USB_TXINTERVAL1_NAKLMT_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXTYPE1 register.
N//
N//*****************************************************************************
N#define USB_RXTYPE1_SPEED_M     0x000000C0  // Operating Speed
N#define USB_RXTYPE1_SPEED_DFLT  0x00000000  // Default
N#define USB_RXTYPE1_SPEED_FULL  0x00000080  // Full
N#define USB_RXTYPE1_SPEED_LOW   0x000000C0  // Low
N#define USB_RXTYPE1_PROTO_M     0x00000030  // Protocol
N#define USB_RXTYPE1_PROTO_CTRL  0x00000000  // Control
N#define USB_RXTYPE1_PROTO_ISOC  0x00000010  // Isochronous
N#define USB_RXTYPE1_PROTO_BULK  0x00000020  // Bulk
N#define USB_RXTYPE1_PROTO_INT   0x00000030  // Interrupt
N#define USB_RXTYPE1_TEP_M       0x0000000F  // Target Endpoint Number
N#define USB_RXTYPE1_TEP_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXINTERVAL1
N// register.
N//
N//*****************************************************************************
N#define USB_RXINTERVAL1_TXPOLL_M                                              \
N                                0x000000FF  // RX Polling
X#define USB_RXINTERVAL1_TXPOLL_M                                                                              0x000000FF  
N#define USB_RXINTERVAL1_NAKLMT_M                                              \
N                                0x000000FF  // NAK Limit
X#define USB_RXINTERVAL1_NAKLMT_M                                                                              0x000000FF  
N#define USB_RXINTERVAL1_TXPOLL_S                                              \
N                                0
X#define USB_RXINTERVAL1_TXPOLL_S                                                                              0
N#define USB_RXINTERVAL1_NAKLMT_S                                              \
N                                0
X#define USB_RXINTERVAL1_NAKLMT_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXMAXP2 register.
N//
N//*****************************************************************************
N#define USB_TXMAXP2_MAXLOAD_M   0x000007FF  // Maximum Payload
N#define USB_TXMAXP2_MAXLOAD_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXCSRL2 register.
N//
N//*****************************************************************************
N#define USB_TXCSRL2_NAKTO       0x00000080  // NAK Timeout
N#define USB_TXCSRL2_CLRDT       0x00000040  // Clear Data Toggle
N#define USB_TXCSRL2_STALLED     0x00000020  // Endpoint Stalled
N#define USB_TXCSRL2_SETUP       0x00000010  // Setup Packet
N#define USB_TXCSRL2_STALL       0x00000010  // Send STALL
N#define USB_TXCSRL2_FLUSH       0x00000008  // Flush FIFO
N#define USB_TXCSRL2_ERROR       0x00000004  // Error
N#define USB_TXCSRL2_UNDRN       0x00000004  // Underrun
N#define USB_TXCSRL2_FIFONE      0x00000002  // FIFO Not Empty
N#define USB_TXCSRL2_TXRDY       0x00000001  // Transmit Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXCSRH2 register.
N//
N//*****************************************************************************
N#define USB_TXCSRH2_AUTOSET     0x00000080  // Auto Set
N#define USB_TXCSRH2_ISO         0x00000040  // Isochronous Transfers
N#define USB_TXCSRH2_MODE        0x00000020  // Mode
N#define USB_TXCSRH2_DMAEN       0x00000010  // DMA Request Enable
N#define USB_TXCSRH2_FDT         0x00000008  // Force Data Toggle
N#define USB_TXCSRH2_DMAMOD      0x00000004  // DMA Request Mode
N#define USB_TXCSRH2_DTWE        0x00000002  // Data Toggle Write Enable
N#define USB_TXCSRH2_DT          0x00000001  // Data Toggle
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXMAXP2 register.
N//
N//*****************************************************************************
N#define USB_RXMAXP2_MAXLOAD_M   0x000007FF  // Maximum Payload
N#define USB_RXMAXP2_MAXLOAD_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCSRL2 register.
N//
N//*****************************************************************************
N#define USB_RXCSRL2_CLRDT       0x00000080  // Clear Data Toggle
N#define USB_RXCSRL2_STALLED     0x00000040  // Endpoint Stalled
N#define USB_RXCSRL2_REQPKT      0x00000020  // Request Packet
N#define USB_RXCSRL2_STALL       0x00000020  // Send STALL
N#define USB_RXCSRL2_FLUSH       0x00000010  // Flush FIFO
N#define USB_RXCSRL2_DATAERR     0x00000008  // Data Error
N#define USB_RXCSRL2_NAKTO       0x00000008  // NAK Timeout
N#define USB_RXCSRL2_ERROR       0x00000004  // Error
N#define USB_RXCSRL2_OVER        0x00000004  // Overrun
N#define USB_RXCSRL2_FULL        0x00000002  // FIFO Full
N#define USB_RXCSRL2_RXRDY       0x00000001  // Receive Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCSRH2 register.
N//
N//*****************************************************************************
N#define USB_RXCSRH2_AUTOCL      0x00000080  // Auto Clear
N#define USB_RXCSRH2_AUTORQ      0x00000040  // Auto Request
N#define USB_RXCSRH2_ISO         0x00000040  // Isochronous Transfers
N#define USB_RXCSRH2_DMAEN       0x00000020  // DMA Request Enable
N#define USB_RXCSRH2_DISNYET     0x00000010  // Disable NYET
N#define USB_RXCSRH2_PIDERR      0x00000010  // PID Error
N#define USB_RXCSRH2_DMAMOD      0x00000008  // DMA Request Mode
N#define USB_RXCSRH2_DTWE        0x00000004  // Data Toggle Write Enable
N#define USB_RXCSRH2_DT          0x00000002  // Data Toggle
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCOUNT2 register.
N//
N//*****************************************************************************
N#define USB_RXCOUNT2_COUNT_M    0x00001FFF  // Receive Packet Count
N#define USB_RXCOUNT2_COUNT_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXTYPE2 register.
N//
N//*****************************************************************************
N#define USB_TXTYPE2_SPEED_M     0x000000C0  // Operating Speed
N#define USB_TXTYPE2_SPEED_DFLT  0x00000000  // Default
N#define USB_TXTYPE2_SPEED_FULL  0x00000080  // Full
N#define USB_TXTYPE2_SPEED_LOW   0x000000C0  // Low
N#define USB_TXTYPE2_PROTO_M     0x00000030  // Protocol
N#define USB_TXTYPE2_PROTO_CTRL  0x00000000  // Control
N#define USB_TXTYPE2_PROTO_ISOC  0x00000010  // Isochronous
N#define USB_TXTYPE2_PROTO_BULK  0x00000020  // Bulk
N#define USB_TXTYPE2_PROTO_INT   0x00000030  // Interrupt
N#define USB_TXTYPE2_TEP_M       0x0000000F  // Target Endpoint Number
N#define USB_TXTYPE2_TEP_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXINTERVAL2
N// register.
N//
N//*****************************************************************************
N#define USB_TXINTERVAL2_TXPOLL_M                                              \
N                                0x000000FF  // TX Polling
X#define USB_TXINTERVAL2_TXPOLL_M                                                                              0x000000FF  
N#define USB_TXINTERVAL2_NAKLMT_M                                              \
N                                0x000000FF  // NAK Limit
X#define USB_TXINTERVAL2_NAKLMT_M                                                                              0x000000FF  
N#define USB_TXINTERVAL2_NAKLMT_S                                              \
N                                0
X#define USB_TXINTERVAL2_NAKLMT_S                                                                              0
N#define USB_TXINTERVAL2_TXPOLL_S                                              \
N                                0
X#define USB_TXINTERVAL2_TXPOLL_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXTYPE2 register.
N//
N//*****************************************************************************
N#define USB_RXTYPE2_SPEED_M     0x000000C0  // Operating Speed
N#define USB_RXTYPE2_SPEED_DFLT  0x00000000  // Default
N#define USB_RXTYPE2_SPEED_FULL  0x00000080  // Full
N#define USB_RXTYPE2_SPEED_LOW   0x000000C0  // Low
N#define USB_RXTYPE2_PROTO_M     0x00000030  // Protocol
N#define USB_RXTYPE2_PROTO_CTRL  0x00000000  // Control
N#define USB_RXTYPE2_PROTO_ISOC  0x00000010  // Isochronous
N#define USB_RXTYPE2_PROTO_BULK  0x00000020  // Bulk
N#define USB_RXTYPE2_PROTO_INT   0x00000030  // Interrupt
N#define USB_RXTYPE2_TEP_M       0x0000000F  // Target Endpoint Number
N#define USB_RXTYPE2_TEP_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXINTERVAL2
N// register.
N//
N//*****************************************************************************
N#define USB_RXINTERVAL2_TXPOLL_M                                              \
N                                0x000000FF  // RX Polling
X#define USB_RXINTERVAL2_TXPOLL_M                                                                              0x000000FF  
N#define USB_RXINTERVAL2_NAKLMT_M                                              \
N                                0x000000FF  // NAK Limit
X#define USB_RXINTERVAL2_NAKLMT_M                                                                              0x000000FF  
N#define USB_RXINTERVAL2_TXPOLL_S                                              \
N                                0
X#define USB_RXINTERVAL2_TXPOLL_S                                                                              0
N#define USB_RXINTERVAL2_NAKLMT_S                                              \
N                                0
X#define USB_RXINTERVAL2_NAKLMT_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXMAXP3 register.
N//
N//*****************************************************************************
N#define USB_TXMAXP3_MAXLOAD_M   0x000007FF  // Maximum Payload
N#define USB_TXMAXP3_MAXLOAD_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXCSRL3 register.
N//
N//*****************************************************************************
N#define USB_TXCSRL3_NAKTO       0x00000080  // NAK Timeout
N#define USB_TXCSRL3_CLRDT       0x00000040  // Clear Data Toggle
N#define USB_TXCSRL3_STALLED     0x00000020  // Endpoint Stalled
N#define USB_TXCSRL3_SETUP       0x00000010  // Setup Packet
N#define USB_TXCSRL3_STALL       0x00000010  // Send STALL
N#define USB_TXCSRL3_FLUSH       0x00000008  // Flush FIFO
N#define USB_TXCSRL3_ERROR       0x00000004  // Error
N#define USB_TXCSRL3_UNDRN       0x00000004  // Underrun
N#define USB_TXCSRL3_FIFONE      0x00000002  // FIFO Not Empty
N#define USB_TXCSRL3_TXRDY       0x00000001  // Transmit Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXCSRH3 register.
N//
N//*****************************************************************************
N#define USB_TXCSRH3_AUTOSET     0x00000080  // Auto Set
N#define USB_TXCSRH3_ISO         0x00000040  // Isochronous Transfers
N#define USB_TXCSRH3_MODE        0x00000020  // Mode
N#define USB_TXCSRH3_DMAEN       0x00000010  // DMA Request Enable
N#define USB_TXCSRH3_FDT         0x00000008  // Force Data Toggle
N#define USB_TXCSRH3_DMAMOD      0x00000004  // DMA Request Mode
N#define USB_TXCSRH3_DTWE        0x00000002  // Data Toggle Write Enable
N#define USB_TXCSRH3_DT          0x00000001  // Data Toggle
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXMAXP3 register.
N//
N//*****************************************************************************
N#define USB_RXMAXP3_MAXLOAD_M   0x000007FF  // Maximum Payload
N#define USB_RXMAXP3_MAXLOAD_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCSRL3 register.
N//
N//*****************************************************************************
N#define USB_RXCSRL3_CLRDT       0x00000080  // Clear Data Toggle
N#define USB_RXCSRL3_STALLED     0x00000040  // Endpoint Stalled
N#define USB_RXCSRL3_STALL       0x00000020  // Send STALL
N#define USB_RXCSRL3_REQPKT      0x00000020  // Request Packet
N#define USB_RXCSRL3_FLUSH       0x00000010  // Flush FIFO
N#define USB_RXCSRL3_DATAERR     0x00000008  // Data Error
N#define USB_RXCSRL3_NAKTO       0x00000008  // NAK Timeout
N#define USB_RXCSRL3_ERROR       0x00000004  // Error
N#define USB_RXCSRL3_OVER        0x00000004  // Overrun
N#define USB_RXCSRL3_FULL        0x00000002  // FIFO Full
N#define USB_RXCSRL3_RXRDY       0x00000001  // Receive Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCSRH3 register.
N//
N//*****************************************************************************
N#define USB_RXCSRH3_AUTOCL      0x00000080  // Auto Clear
N#define USB_RXCSRH3_AUTORQ      0x00000040  // Auto Request
N#define USB_RXCSRH3_ISO         0x00000040  // Isochronous Transfers
N#define USB_RXCSRH3_DMAEN       0x00000020  // DMA Request Enable
N#define USB_RXCSRH3_DISNYET     0x00000010  // Disable NYET
N#define USB_RXCSRH3_PIDERR      0x00000010  // PID Error
N#define USB_RXCSRH3_DMAMOD      0x00000008  // DMA Request Mode
N#define USB_RXCSRH3_DTWE        0x00000004  // Data Toggle Write Enable
N#define USB_RXCSRH3_DT          0x00000002  // Data Toggle
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCOUNT3 register.
N//
N//*****************************************************************************
N#define USB_RXCOUNT3_COUNT_M    0x00001FFF  // Receive Packet Count
N#define USB_RXCOUNT3_COUNT_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXTYPE3 register.
N//
N//*****************************************************************************
N#define USB_TXTYPE3_SPEED_M     0x000000C0  // Operating Speed
N#define USB_TXTYPE3_SPEED_DFLT  0x00000000  // Default
N#define USB_TXTYPE3_SPEED_FULL  0x00000080  // Full
N#define USB_TXTYPE3_SPEED_LOW   0x000000C0  // Low
N#define USB_TXTYPE3_PROTO_M     0x00000030  // Protocol
N#define USB_TXTYPE3_PROTO_CTRL  0x00000000  // Control
N#define USB_TXTYPE3_PROTO_ISOC  0x00000010  // Isochronous
N#define USB_TXTYPE3_PROTO_BULK  0x00000020  // Bulk
N#define USB_TXTYPE3_PROTO_INT   0x00000030  // Interrupt
N#define USB_TXTYPE3_TEP_M       0x0000000F  // Target Endpoint Number
N#define USB_TXTYPE3_TEP_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXINTERVAL3
N// register.
N//
N//*****************************************************************************
N#define USB_TXINTERVAL3_TXPOLL_M                                              \
N                                0x000000FF  // TX Polling
X#define USB_TXINTERVAL3_TXPOLL_M                                                                              0x000000FF  
N#define USB_TXINTERVAL3_NAKLMT_M                                              \
N                                0x000000FF  // NAK Limit
X#define USB_TXINTERVAL3_NAKLMT_M                                                                              0x000000FF  
N#define USB_TXINTERVAL3_TXPOLL_S                                              \
N                                0
X#define USB_TXINTERVAL3_TXPOLL_S                                                                              0
N#define USB_TXINTERVAL3_NAKLMT_S                                              \
N                                0
X#define USB_TXINTERVAL3_NAKLMT_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXTYPE3 register.
N//
N//*****************************************************************************
N#define USB_RXTYPE3_SPEED_M     0x000000C0  // Operating Speed
N#define USB_RXTYPE3_SPEED_DFLT  0x00000000  // Default
N#define USB_RXTYPE3_SPEED_FULL  0x00000080  // Full
N#define USB_RXTYPE3_SPEED_LOW   0x000000C0  // Low
N#define USB_RXTYPE3_PROTO_M     0x00000030  // Protocol
N#define USB_RXTYPE3_PROTO_CTRL  0x00000000  // Control
N#define USB_RXTYPE3_PROTO_ISOC  0x00000010  // Isochronous
N#define USB_RXTYPE3_PROTO_BULK  0x00000020  // Bulk
N#define USB_RXTYPE3_PROTO_INT   0x00000030  // Interrupt
N#define USB_RXTYPE3_TEP_M       0x0000000F  // Target Endpoint Number
N#define USB_RXTYPE3_TEP_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXINTERVAL3
N// register.
N//
N//*****************************************************************************
N#define USB_RXINTERVAL3_TXPOLL_M                                              \
N                                0x000000FF  // RX Polling
X#define USB_RXINTERVAL3_TXPOLL_M                                                                              0x000000FF  
N#define USB_RXINTERVAL3_NAKLMT_M                                              \
N                                0x000000FF  // NAK Limit
X#define USB_RXINTERVAL3_NAKLMT_M                                                                              0x000000FF  
N#define USB_RXINTERVAL3_TXPOLL_S                                              \
N                                0
X#define USB_RXINTERVAL3_TXPOLL_S                                                                              0
N#define USB_RXINTERVAL3_NAKLMT_S                                              \
N                                0
X#define USB_RXINTERVAL3_NAKLMT_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXMAXP4 register.
N//
N//*****************************************************************************
N#define USB_TXMAXP4_MAXLOAD_M   0x000007FF  // Maximum Payload
N#define USB_TXMAXP4_MAXLOAD_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXCSRL4 register.
N//
N//*****************************************************************************
N#define USB_TXCSRL4_NAKTO       0x00000080  // NAK Timeout
N#define USB_TXCSRL4_CLRDT       0x00000040  // Clear Data Toggle
N#define USB_TXCSRL4_STALLED     0x00000020  // Endpoint Stalled
N#define USB_TXCSRL4_SETUP       0x00000010  // Setup Packet
N#define USB_TXCSRL4_STALL       0x00000010  // Send STALL
N#define USB_TXCSRL4_FLUSH       0x00000008  // Flush FIFO
N#define USB_TXCSRL4_ERROR       0x00000004  // Error
N#define USB_TXCSRL4_UNDRN       0x00000004  // Underrun
N#define USB_TXCSRL4_FIFONE      0x00000002  // FIFO Not Empty
N#define USB_TXCSRL4_TXRDY       0x00000001  // Transmit Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXCSRH4 register.
N//
N//*****************************************************************************
N#define USB_TXCSRH4_AUTOSET     0x00000080  // Auto Set
N#define USB_TXCSRH4_ISO         0x00000040  // Isochronous Transfers
N#define USB_TXCSRH4_MODE        0x00000020  // Mode
N#define USB_TXCSRH4_DMAEN       0x00000010  // DMA Request Enable
N#define USB_TXCSRH4_FDT         0x00000008  // Force Data Toggle
N#define USB_TXCSRH4_DMAMOD      0x00000004  // DMA Request Mode
N#define USB_TXCSRH4_DTWE        0x00000002  // Data Toggle Write Enable
N#define USB_TXCSRH4_DT          0x00000001  // Data Toggle
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXMAXP4 register.
N//
N//*****************************************************************************
N#define USB_RXMAXP4_MAXLOAD_M   0x000007FF  // Maximum Payload
N#define USB_RXMAXP4_MAXLOAD_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCSRL4 register.
N//
N//*****************************************************************************
N#define USB_RXCSRL4_CLRDT       0x00000080  // Clear Data Toggle
N#define USB_RXCSRL4_STALLED     0x00000040  // Endpoint Stalled
N#define USB_RXCSRL4_STALL       0x00000020  // Send STALL
N#define USB_RXCSRL4_REQPKT      0x00000020  // Request Packet
N#define USB_RXCSRL4_FLUSH       0x00000010  // Flush FIFO
N#define USB_RXCSRL4_NAKTO       0x00000008  // NAK Timeout
N#define USB_RXCSRL4_DATAERR     0x00000008  // Data Error
N#define USB_RXCSRL4_OVER        0x00000004  // Overrun
N#define USB_RXCSRL4_ERROR       0x00000004  // Error
N#define USB_RXCSRL4_FULL        0x00000002  // FIFO Full
N#define USB_RXCSRL4_RXRDY       0x00000001  // Receive Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCSRH4 register.
N//
N//*****************************************************************************
N#define USB_RXCSRH4_AUTOCL      0x00000080  // Auto Clear
N#define USB_RXCSRH4_AUTORQ      0x00000040  // Auto Request
N#define USB_RXCSRH4_ISO         0x00000040  // Isochronous Transfers
N#define USB_RXCSRH4_DMAEN       0x00000020  // DMA Request Enable
N#define USB_RXCSRH4_DISNYET     0x00000010  // Disable NYET
N#define USB_RXCSRH4_PIDERR      0x00000010  // PID Error
N#define USB_RXCSRH4_DMAMOD      0x00000008  // DMA Request Mode
N#define USB_RXCSRH4_DTWE        0x00000004  // Data Toggle Write Enable
N#define USB_RXCSRH4_DT          0x00000002  // Data Toggle
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCOUNT4 register.
N//
N//*****************************************************************************
N#define USB_RXCOUNT4_COUNT_M    0x00001FFF  // Receive Packet Count
N#define USB_RXCOUNT4_COUNT_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXTYPE4 register.
N//
N//*****************************************************************************
N#define USB_TXTYPE4_SPEED_M     0x000000C0  // Operating Speed
N#define USB_TXTYPE4_SPEED_DFLT  0x00000000  // Default
N#define USB_TXTYPE4_SPEED_FULL  0x00000080  // Full
N#define USB_TXTYPE4_SPEED_LOW   0x000000C0  // Low
N#define USB_TXTYPE4_PROTO_M     0x00000030  // Protocol
N#define USB_TXTYPE4_PROTO_CTRL  0x00000000  // Control
N#define USB_TXTYPE4_PROTO_ISOC  0x00000010  // Isochronous
N#define USB_TXTYPE4_PROTO_BULK  0x00000020  // Bulk
N#define USB_TXTYPE4_PROTO_INT   0x00000030  // Interrupt
N#define USB_TXTYPE4_TEP_M       0x0000000F  // Target Endpoint Number
N#define USB_TXTYPE4_TEP_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXINTERVAL4
N// register.
N//
N//*****************************************************************************
N#define USB_TXINTERVAL4_TXPOLL_M                                              \
N                                0x000000FF  // TX Polling
X#define USB_TXINTERVAL4_TXPOLL_M                                                                              0x000000FF  
N#define USB_TXINTERVAL4_NAKLMT_M                                              \
N                                0x000000FF  // NAK Limit
X#define USB_TXINTERVAL4_NAKLMT_M                                                                              0x000000FF  
N#define USB_TXINTERVAL4_NAKLMT_S                                              \
N                                0
X#define USB_TXINTERVAL4_NAKLMT_S                                                                              0
N#define USB_TXINTERVAL4_TXPOLL_S                                              \
N                                0
X#define USB_TXINTERVAL4_TXPOLL_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXTYPE4 register.
N//
N//*****************************************************************************
N#define USB_RXTYPE4_SPEED_M     0x000000C0  // Operating Speed
N#define USB_RXTYPE4_SPEED_DFLT  0x00000000  // Default
N#define USB_RXTYPE4_SPEED_FULL  0x00000080  // Full
N#define USB_RXTYPE4_SPEED_LOW   0x000000C0  // Low
N#define USB_RXTYPE4_PROTO_M     0x00000030  // Protocol
N#define USB_RXTYPE4_PROTO_CTRL  0x00000000  // Control
N#define USB_RXTYPE4_PROTO_ISOC  0x00000010  // Isochronous
N#define USB_RXTYPE4_PROTO_BULK  0x00000020  // Bulk
N#define USB_RXTYPE4_PROTO_INT   0x00000030  // Interrupt
N#define USB_RXTYPE4_TEP_M       0x0000000F  // Target Endpoint Number
N#define USB_RXTYPE4_TEP_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXINTERVAL4
N// register.
N//
N//*****************************************************************************
N#define USB_RXINTERVAL4_TXPOLL_M                                              \
N                                0x000000FF  // RX Polling
X#define USB_RXINTERVAL4_TXPOLL_M                                                                              0x000000FF  
N#define USB_RXINTERVAL4_NAKLMT_M                                              \
N                                0x000000FF  // NAK Limit
X#define USB_RXINTERVAL4_NAKLMT_M                                                                              0x000000FF  
N#define USB_RXINTERVAL4_NAKLMT_S                                              \
N                                0
X#define USB_RXINTERVAL4_NAKLMT_S                                                                              0
N#define USB_RXINTERVAL4_TXPOLL_S                                              \
N                                0
X#define USB_RXINTERVAL4_TXPOLL_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXMAXP5 register.
N//
N//*****************************************************************************
N#define USB_TXMAXP5_MAXLOAD_M   0x000007FF  // Maximum Payload
N#define USB_TXMAXP5_MAXLOAD_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXCSRL5 register.
N//
N//*****************************************************************************
N#define USB_TXCSRL5_NAKTO       0x00000080  // NAK Timeout
N#define USB_TXCSRL5_CLRDT       0x00000040  // Clear Data Toggle
N#define USB_TXCSRL5_STALLED     0x00000020  // Endpoint Stalled
N#define USB_TXCSRL5_SETUP       0x00000010  // Setup Packet
N#define USB_TXCSRL5_STALL       0x00000010  // Send STALL
N#define USB_TXCSRL5_FLUSH       0x00000008  // Flush FIFO
N#define USB_TXCSRL5_ERROR       0x00000004  // Error
N#define USB_TXCSRL5_UNDRN       0x00000004  // Underrun
N#define USB_TXCSRL5_FIFONE      0x00000002  // FIFO Not Empty
N#define USB_TXCSRL5_TXRDY       0x00000001  // Transmit Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXCSRH5 register.
N//
N//*****************************************************************************
N#define USB_TXCSRH5_AUTOSET     0x00000080  // Auto Set
N#define USB_TXCSRH5_ISO         0x00000040  // Isochronous Transfers
N#define USB_TXCSRH5_MODE        0x00000020  // Mode
N#define USB_TXCSRH5_DMAEN       0x00000010  // DMA Request Enable
N#define USB_TXCSRH5_FDT         0x00000008  // Force Data Toggle
N#define USB_TXCSRH5_DMAMOD      0x00000004  // DMA Request Mode
N#define USB_TXCSRH5_DTWE        0x00000002  // Data Toggle Write Enable
N#define USB_TXCSRH5_DT          0x00000001  // Data Toggle
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXMAXP5 register.
N//
N//*****************************************************************************
N#define USB_RXMAXP5_MAXLOAD_M   0x000007FF  // Maximum Payload
N#define USB_RXMAXP5_MAXLOAD_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCSRL5 register.
N//
N//*****************************************************************************
N#define USB_RXCSRL5_CLRDT       0x00000080  // Clear Data Toggle
N#define USB_RXCSRL5_STALLED     0x00000040  // Endpoint Stalled
N#define USB_RXCSRL5_STALL       0x00000020  // Send STALL
N#define USB_RXCSRL5_REQPKT      0x00000020  // Request Packet
N#define USB_RXCSRL5_FLUSH       0x00000010  // Flush FIFO
N#define USB_RXCSRL5_NAKTO       0x00000008  // NAK Timeout
N#define USB_RXCSRL5_DATAERR     0x00000008  // Data Error
N#define USB_RXCSRL5_ERROR       0x00000004  // Error
N#define USB_RXCSRL5_OVER        0x00000004  // Overrun
N#define USB_RXCSRL5_FULL        0x00000002  // FIFO Full
N#define USB_RXCSRL5_RXRDY       0x00000001  // Receive Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCSRH5 register.
N//
N//*****************************************************************************
N#define USB_RXCSRH5_AUTOCL      0x00000080  // Auto Clear
N#define USB_RXCSRH5_AUTORQ      0x00000040  // Auto Request
N#define USB_RXCSRH5_ISO         0x00000040  // Isochronous Transfers
N#define USB_RXCSRH5_DMAEN       0x00000020  // DMA Request Enable
N#define USB_RXCSRH5_DISNYET     0x00000010  // Disable NYET
N#define USB_RXCSRH5_PIDERR      0x00000010  // PID Error
N#define USB_RXCSRH5_DMAMOD      0x00000008  // DMA Request Mode
N#define USB_RXCSRH5_DTWE        0x00000004  // Data Toggle Write Enable
N#define USB_RXCSRH5_DT          0x00000002  // Data Toggle
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCOUNT5 register.
N//
N//*****************************************************************************
N#define USB_RXCOUNT5_COUNT_M    0x00001FFF  // Receive Packet Count
N#define USB_RXCOUNT5_COUNT_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXTYPE5 register.
N//
N//*****************************************************************************
N#define USB_TXTYPE5_SPEED_M     0x000000C0  // Operating Speed
N#define USB_TXTYPE5_SPEED_DFLT  0x00000000  // Default
N#define USB_TXTYPE5_SPEED_FULL  0x00000080  // Full
N#define USB_TXTYPE5_SPEED_LOW   0x000000C0  // Low
N#define USB_TXTYPE5_PROTO_M     0x00000030  // Protocol
N#define USB_TXTYPE5_PROTO_CTRL  0x00000000  // Control
N#define USB_TXTYPE5_PROTO_ISOC  0x00000010  // Isochronous
N#define USB_TXTYPE5_PROTO_BULK  0x00000020  // Bulk
N#define USB_TXTYPE5_PROTO_INT   0x00000030  // Interrupt
N#define USB_TXTYPE5_TEP_M       0x0000000F  // Target Endpoint Number
N#define USB_TXTYPE5_TEP_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXINTERVAL5
N// register.
N//
N//*****************************************************************************
N#define USB_TXINTERVAL5_TXPOLL_M                                              \
N                                0x000000FF  // TX Polling
X#define USB_TXINTERVAL5_TXPOLL_M                                                                              0x000000FF  
N#define USB_TXINTERVAL5_NAKLMT_M                                              \
N                                0x000000FF  // NAK Limit
X#define USB_TXINTERVAL5_NAKLMT_M                                                                              0x000000FF  
N#define USB_TXINTERVAL5_NAKLMT_S                                              \
N                                0
X#define USB_TXINTERVAL5_NAKLMT_S                                                                              0
N#define USB_TXINTERVAL5_TXPOLL_S                                              \
N                                0
X#define USB_TXINTERVAL5_TXPOLL_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXTYPE5 register.
N//
N//*****************************************************************************
N#define USB_RXTYPE5_SPEED_M     0x000000C0  // Operating Speed
N#define USB_RXTYPE5_SPEED_DFLT  0x00000000  // Default
N#define USB_RXTYPE5_SPEED_FULL  0x00000080  // Full
N#define USB_RXTYPE5_SPEED_LOW   0x000000C0  // Low
N#define USB_RXTYPE5_PROTO_M     0x00000030  // Protocol
N#define USB_RXTYPE5_PROTO_CTRL  0x00000000  // Control
N#define USB_RXTYPE5_PROTO_ISOC  0x00000010  // Isochronous
N#define USB_RXTYPE5_PROTO_BULK  0x00000020  // Bulk
N#define USB_RXTYPE5_PROTO_INT   0x00000030  // Interrupt
N#define USB_RXTYPE5_TEP_M       0x0000000F  // Target Endpoint Number
N#define USB_RXTYPE5_TEP_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXINTERVAL5
N// register.
N//
N//*****************************************************************************
N#define USB_RXINTERVAL5_TXPOLL_M                                              \
N                                0x000000FF  // RX Polling
X#define USB_RXINTERVAL5_TXPOLL_M                                                                              0x000000FF  
N#define USB_RXINTERVAL5_NAKLMT_M                                              \
N                                0x000000FF  // NAK Limit
X#define USB_RXINTERVAL5_NAKLMT_M                                                                              0x000000FF  
N#define USB_RXINTERVAL5_TXPOLL_S                                              \
N                                0
X#define USB_RXINTERVAL5_TXPOLL_S                                                                              0
N#define USB_RXINTERVAL5_NAKLMT_S                                              \
N                                0
X#define USB_RXINTERVAL5_NAKLMT_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXMAXP6 register.
N//
N//*****************************************************************************
N#define USB_TXMAXP6_MAXLOAD_M   0x000007FF  // Maximum Payload
N#define USB_TXMAXP6_MAXLOAD_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXCSRL6 register.
N//
N//*****************************************************************************
N#define USB_TXCSRL6_NAKTO       0x00000080  // NAK Timeout
N#define USB_TXCSRL6_CLRDT       0x00000040  // Clear Data Toggle
N#define USB_TXCSRL6_STALLED     0x00000020  // Endpoint Stalled
N#define USB_TXCSRL6_STALL       0x00000010  // Send STALL
N#define USB_TXCSRL6_SETUP       0x00000010  // Setup Packet
N#define USB_TXCSRL6_FLUSH       0x00000008  // Flush FIFO
N#define USB_TXCSRL6_ERROR       0x00000004  // Error
N#define USB_TXCSRL6_UNDRN       0x00000004  // Underrun
N#define USB_TXCSRL6_FIFONE      0x00000002  // FIFO Not Empty
N#define USB_TXCSRL6_TXRDY       0x00000001  // Transmit Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXCSRH6 register.
N//
N//*****************************************************************************
N#define USB_TXCSRH6_AUTOSET     0x00000080  // Auto Set
N#define USB_TXCSRH6_ISO         0x00000040  // Isochronous Transfers
N#define USB_TXCSRH6_MODE        0x00000020  // Mode
N#define USB_TXCSRH6_DMAEN       0x00000010  // DMA Request Enable
N#define USB_TXCSRH6_FDT         0x00000008  // Force Data Toggle
N#define USB_TXCSRH6_DMAMOD      0x00000004  // DMA Request Mode
N#define USB_TXCSRH6_DTWE        0x00000002  // Data Toggle Write Enable
N#define USB_TXCSRH6_DT          0x00000001  // Data Toggle
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXMAXP6 register.
N//
N//*****************************************************************************
N#define USB_RXMAXP6_MAXLOAD_M   0x000007FF  // Maximum Payload
N#define USB_RXMAXP6_MAXLOAD_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCSRL6 register.
N//
N//*****************************************************************************
N#define USB_RXCSRL6_CLRDT       0x00000080  // Clear Data Toggle
N#define USB_RXCSRL6_STALLED     0x00000040  // Endpoint Stalled
N#define USB_RXCSRL6_REQPKT      0x00000020  // Request Packet
N#define USB_RXCSRL6_STALL       0x00000020  // Send STALL
N#define USB_RXCSRL6_FLUSH       0x00000010  // Flush FIFO
N#define USB_RXCSRL6_NAKTO       0x00000008  // NAK Timeout
N#define USB_RXCSRL6_DATAERR     0x00000008  // Data Error
N#define USB_RXCSRL6_ERROR       0x00000004  // Error
N#define USB_RXCSRL6_OVER        0x00000004  // Overrun
N#define USB_RXCSRL6_FULL        0x00000002  // FIFO Full
N#define USB_RXCSRL6_RXRDY       0x00000001  // Receive Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCSRH6 register.
N//
N//*****************************************************************************
N#define USB_RXCSRH6_AUTOCL      0x00000080  // Auto Clear
N#define USB_RXCSRH6_AUTORQ      0x00000040  // Auto Request
N#define USB_RXCSRH6_ISO         0x00000040  // Isochronous Transfers
N#define USB_RXCSRH6_DMAEN       0x00000020  // DMA Request Enable
N#define USB_RXCSRH6_DISNYET     0x00000010  // Disable NYET
N#define USB_RXCSRH6_PIDERR      0x00000010  // PID Error
N#define USB_RXCSRH6_DMAMOD      0x00000008  // DMA Request Mode
N#define USB_RXCSRH6_DTWE        0x00000004  // Data Toggle Write Enable
N#define USB_RXCSRH6_DT          0x00000002  // Data Toggle
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCOUNT6 register.
N//
N//*****************************************************************************
N#define USB_RXCOUNT6_COUNT_M    0x00001FFF  // Receive Packet Count
N#define USB_RXCOUNT6_COUNT_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXTYPE6 register.
N//
N//*****************************************************************************
N#define USB_TXTYPE6_SPEED_M     0x000000C0  // Operating Speed
N#define USB_TXTYPE6_SPEED_DFLT  0x00000000  // Default
N#define USB_TXTYPE6_SPEED_FULL  0x00000080  // Full
N#define USB_TXTYPE6_SPEED_LOW   0x000000C0  // Low
N#define USB_TXTYPE6_PROTO_M     0x00000030  // Protocol
N#define USB_TXTYPE6_PROTO_CTRL  0x00000000  // Control
N#define USB_TXTYPE6_PROTO_ISOC  0x00000010  // Isochronous
N#define USB_TXTYPE6_PROTO_BULK  0x00000020  // Bulk
N#define USB_TXTYPE6_PROTO_INT   0x00000030  // Interrupt
N#define USB_TXTYPE6_TEP_M       0x0000000F  // Target Endpoint Number
N#define USB_TXTYPE6_TEP_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXINTERVAL6
N// register.
N//
N//*****************************************************************************
N#define USB_TXINTERVAL6_TXPOLL_M                                              \
N                                0x000000FF  // TX Polling
X#define USB_TXINTERVAL6_TXPOLL_M                                                                              0x000000FF  
N#define USB_TXINTERVAL6_NAKLMT_M                                              \
N                                0x000000FF  // NAK Limit
X#define USB_TXINTERVAL6_NAKLMT_M                                                                              0x000000FF  
N#define USB_TXINTERVAL6_TXPOLL_S                                              \
N                                0
X#define USB_TXINTERVAL6_TXPOLL_S                                                                              0
N#define USB_TXINTERVAL6_NAKLMT_S                                              \
N                                0
X#define USB_TXINTERVAL6_NAKLMT_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXTYPE6 register.
N//
N//*****************************************************************************
N#define USB_RXTYPE6_SPEED_M     0x000000C0  // Operating Speed
N#define USB_RXTYPE6_SPEED_DFLT  0x00000000  // Default
N#define USB_RXTYPE6_SPEED_FULL  0x00000080  // Full
N#define USB_RXTYPE6_SPEED_LOW   0x000000C0  // Low
N#define USB_RXTYPE6_PROTO_M     0x00000030  // Protocol
N#define USB_RXTYPE6_PROTO_CTRL  0x00000000  // Control
N#define USB_RXTYPE6_PROTO_ISOC  0x00000010  // Isochronous
N#define USB_RXTYPE6_PROTO_BULK  0x00000020  // Bulk
N#define USB_RXTYPE6_PROTO_INT   0x00000030  // Interrupt
N#define USB_RXTYPE6_TEP_M       0x0000000F  // Target Endpoint Number
N#define USB_RXTYPE6_TEP_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXINTERVAL6
N// register.
N//
N//*****************************************************************************
N#define USB_RXINTERVAL6_TXPOLL_M                                              \
N                                0x000000FF  // RX Polling
X#define USB_RXINTERVAL6_TXPOLL_M                                                                              0x000000FF  
N#define USB_RXINTERVAL6_NAKLMT_M                                              \
N                                0x000000FF  // NAK Limit
X#define USB_RXINTERVAL6_NAKLMT_M                                                                              0x000000FF  
N#define USB_RXINTERVAL6_NAKLMT_S                                              \
N                                0
X#define USB_RXINTERVAL6_NAKLMT_S                                                                              0
N#define USB_RXINTERVAL6_TXPOLL_S                                              \
N                                0
X#define USB_RXINTERVAL6_TXPOLL_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXMAXP7 register.
N//
N//*****************************************************************************
N#define USB_TXMAXP7_MAXLOAD_M   0x000007FF  // Maximum Payload
N#define USB_TXMAXP7_MAXLOAD_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXCSRL7 register.
N//
N//*****************************************************************************
N#define USB_TXCSRL7_NAKTO       0x00000080  // NAK Timeout
N#define USB_TXCSRL7_CLRDT       0x00000040  // Clear Data Toggle
N#define USB_TXCSRL7_STALLED     0x00000020  // Endpoint Stalled
N#define USB_TXCSRL7_STALL       0x00000010  // Send STALL
N#define USB_TXCSRL7_SETUP       0x00000010  // Setup Packet
N#define USB_TXCSRL7_FLUSH       0x00000008  // Flush FIFO
N#define USB_TXCSRL7_ERROR       0x00000004  // Error
N#define USB_TXCSRL7_UNDRN       0x00000004  // Underrun
N#define USB_TXCSRL7_FIFONE      0x00000002  // FIFO Not Empty
N#define USB_TXCSRL7_TXRDY       0x00000001  // Transmit Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXCSRH7 register.
N//
N//*****************************************************************************
N#define USB_TXCSRH7_AUTOSET     0x00000080  // Auto Set
N#define USB_TXCSRH7_ISO         0x00000040  // Isochronous Transfers
N#define USB_TXCSRH7_MODE        0x00000020  // Mode
N#define USB_TXCSRH7_DMAEN       0x00000010  // DMA Request Enable
N#define USB_TXCSRH7_FDT         0x00000008  // Force Data Toggle
N#define USB_TXCSRH7_DMAMOD      0x00000004  // DMA Request Mode
N#define USB_TXCSRH7_DTWE        0x00000002  // Data Toggle Write Enable
N#define USB_TXCSRH7_DT          0x00000001  // Data Toggle
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXMAXP7 register.
N//
N//*****************************************************************************
N#define USB_RXMAXP7_MAXLOAD_M   0x000007FF  // Maximum Payload
N#define USB_RXMAXP7_MAXLOAD_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCSRL7 register.
N//
N//*****************************************************************************
N#define USB_RXCSRL7_CLRDT       0x00000080  // Clear Data Toggle
N#define USB_RXCSRL7_STALLED     0x00000040  // Endpoint Stalled
N#define USB_RXCSRL7_REQPKT      0x00000020  // Request Packet
N#define USB_RXCSRL7_STALL       0x00000020  // Send STALL
N#define USB_RXCSRL7_FLUSH       0x00000010  // Flush FIFO
N#define USB_RXCSRL7_DATAERR     0x00000008  // Data Error
N#define USB_RXCSRL7_NAKTO       0x00000008  // NAK Timeout
N#define USB_RXCSRL7_ERROR       0x00000004  // Error
N#define USB_RXCSRL7_OVER        0x00000004  // Overrun
N#define USB_RXCSRL7_FULL        0x00000002  // FIFO Full
N#define USB_RXCSRL7_RXRDY       0x00000001  // Receive Packet Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCSRH7 register.
N//
N//*****************************************************************************
N#define USB_RXCSRH7_AUTOCL      0x00000080  // Auto Clear
N#define USB_RXCSRH7_ISO         0x00000040  // Isochronous Transfers
N#define USB_RXCSRH7_AUTORQ      0x00000040  // Auto Request
N#define USB_RXCSRH7_DMAEN       0x00000020  // DMA Request Enable
N#define USB_RXCSRH7_PIDERR      0x00000010  // PID Error
N#define USB_RXCSRH7_DISNYET     0x00000010  // Disable NYET
N#define USB_RXCSRH7_DMAMOD      0x00000008  // DMA Request Mode
N#define USB_RXCSRH7_DTWE        0x00000004  // Data Toggle Write Enable
N#define USB_RXCSRH7_DT          0x00000002  // Data Toggle
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXCOUNT7 register.
N//
N//*****************************************************************************
N#define USB_RXCOUNT7_COUNT_M    0x00001FFF  // Receive Packet Count
N#define USB_RXCOUNT7_COUNT_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXTYPE7 register.
N//
N//*****************************************************************************
N#define USB_TXTYPE7_SPEED_M     0x000000C0  // Operating Speed
N#define USB_TXTYPE7_SPEED_DFLT  0x00000000  // Default
N#define USB_TXTYPE7_SPEED_FULL  0x00000080  // Full
N#define USB_TXTYPE7_SPEED_LOW   0x000000C0  // Low
N#define USB_TXTYPE7_PROTO_M     0x00000030  // Protocol
N#define USB_TXTYPE7_PROTO_CTRL  0x00000000  // Control
N#define USB_TXTYPE7_PROTO_ISOC  0x00000010  // Isochronous
N#define USB_TXTYPE7_PROTO_BULK  0x00000020  // Bulk
N#define USB_TXTYPE7_PROTO_INT   0x00000030  // Interrupt
N#define USB_TXTYPE7_TEP_M       0x0000000F  // Target Endpoint Number
N#define USB_TXTYPE7_TEP_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXINTERVAL7
N// register.
N//
N//*****************************************************************************
N#define USB_TXINTERVAL7_TXPOLL_M                                              \
N                                0x000000FF  // TX Polling
X#define USB_TXINTERVAL7_TXPOLL_M                                                                              0x000000FF  
N#define USB_TXINTERVAL7_NAKLMT_M                                              \
N                                0x000000FF  // NAK Limit
X#define USB_TXINTERVAL7_NAKLMT_M                                                                              0x000000FF  
N#define USB_TXINTERVAL7_NAKLMT_S                                              \
N                                0
X#define USB_TXINTERVAL7_NAKLMT_S                                                                              0
N#define USB_TXINTERVAL7_TXPOLL_S                                              \
N                                0
X#define USB_TXINTERVAL7_TXPOLL_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXTYPE7 register.
N//
N//*****************************************************************************
N#define USB_RXTYPE7_SPEED_M     0x000000C0  // Operating Speed
N#define USB_RXTYPE7_SPEED_DFLT  0x00000000  // Default
N#define USB_RXTYPE7_SPEED_FULL  0x00000080  // Full
N#define USB_RXTYPE7_SPEED_LOW   0x000000C0  // Low
N#define USB_RXTYPE7_PROTO_M     0x00000030  // Protocol
N#define USB_RXTYPE7_PROTO_CTRL  0x00000000  // Control
N#define USB_RXTYPE7_PROTO_ISOC  0x00000010  // Isochronous
N#define USB_RXTYPE7_PROTO_BULK  0x00000020  // Bulk
N#define USB_RXTYPE7_PROTO_INT   0x00000030  // Interrupt
N#define USB_RXTYPE7_TEP_M       0x0000000F  // Target Endpoint Number
N#define USB_RXTYPE7_TEP_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXINTERVAL7
N// register.
N//
N//*****************************************************************************
N#define USB_RXINTERVAL7_TXPOLL_M                                              \
N                                0x000000FF  // RX Polling
X#define USB_RXINTERVAL7_TXPOLL_M                                                                              0x000000FF  
N#define USB_RXINTERVAL7_NAKLMT_M                                              \
N                                0x000000FF  // NAK Limit
X#define USB_RXINTERVAL7_NAKLMT_M                                                                              0x000000FF  
N#define USB_RXINTERVAL7_NAKLMT_S                                              \
N                                0
X#define USB_RXINTERVAL7_NAKLMT_S                                                                              0
N#define USB_RXINTERVAL7_TXPOLL_S                                              \
N                                0
X#define USB_RXINTERVAL7_TXPOLL_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RQPKTCOUNT1
N// register.
N//
N//*****************************************************************************
N#define USB_RQPKTCOUNT1_M       0x0000FFFF  // Block Transfer Packet Count
N#define USB_RQPKTCOUNT1_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RQPKTCOUNT2
N// register.
N//
N//*****************************************************************************
N#define USB_RQPKTCOUNT2_M       0x0000FFFF  // Block Transfer Packet Count
N#define USB_RQPKTCOUNT2_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RQPKTCOUNT3
N// register.
N//
N//*****************************************************************************
N#define USB_RQPKTCOUNT3_M       0x0000FFFF  // Block Transfer Packet Count
N#define USB_RQPKTCOUNT3_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RQPKTCOUNT4
N// register.
N//
N//*****************************************************************************
N#define USB_RQPKTCOUNT4_COUNT_M 0x0000FFFF  // Block Transfer Packet Count
N#define USB_RQPKTCOUNT4_COUNT_S 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RQPKTCOUNT5
N// register.
N//
N//*****************************************************************************
N#define USB_RQPKTCOUNT5_COUNT_M 0x0000FFFF  // Block Transfer Packet Count
N#define USB_RQPKTCOUNT5_COUNT_S 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RQPKTCOUNT6
N// register.
N//
N//*****************************************************************************
N#define USB_RQPKTCOUNT6_COUNT_M 0x0000FFFF  // Block Transfer Packet Count
N#define USB_RQPKTCOUNT6_COUNT_S 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RQPKTCOUNT7
N// register.
N//
N//*****************************************************************************
N#define USB_RQPKTCOUNT7_COUNT_M 0x0000FFFF  // Block Transfer Packet Count
N#define USB_RQPKTCOUNT7_COUNT_S 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_RXDPKTBUFDIS
N// register.
N//
N//*****************************************************************************
N#define USB_RXDPKTBUFDIS_EP7    0x00000080  // EP7 RX Double-Packet Buffer
N                                            // Disable
N#define USB_RXDPKTBUFDIS_EP6    0x00000040  // EP6 RX Double-Packet Buffer
N                                            // Disable
N#define USB_RXDPKTBUFDIS_EP5    0x00000020  // EP5 RX Double-Packet Buffer
N                                            // Disable
N#define USB_RXDPKTBUFDIS_EP4    0x00000010  // EP4 RX Double-Packet Buffer
N                                            // Disable
N#define USB_RXDPKTBUFDIS_EP3    0x00000008  // EP3 RX Double-Packet Buffer
N                                            // Disable
N#define USB_RXDPKTBUFDIS_EP2    0x00000004  // EP2 RX Double-Packet Buffer
N                                            // Disable
N#define USB_RXDPKTBUFDIS_EP1    0x00000002  // EP1 RX Double-Packet Buffer
N                                            // Disable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_TXDPKTBUFDIS
N// register.
N//
N//*****************************************************************************
N#define USB_TXDPKTBUFDIS_EP7    0x00000080  // EP7 TX Double-Packet Buffer
N                                            // Disable
N#define USB_TXDPKTBUFDIS_EP6    0x00000040  // EP6 TX Double-Packet Buffer
N                                            // Disable
N#define USB_TXDPKTBUFDIS_EP5    0x00000020  // EP5 TX Double-Packet Buffer
N                                            // Disable
N#define USB_TXDPKTBUFDIS_EP4    0x00000010  // EP4 TX Double-Packet Buffer
N                                            // Disable
N#define USB_TXDPKTBUFDIS_EP3    0x00000008  // EP3 TX Double-Packet Buffer
N                                            // Disable
N#define USB_TXDPKTBUFDIS_EP2    0x00000004  // EP2 TX Double-Packet Buffer
N                                            // Disable
N#define USB_TXDPKTBUFDIS_EP1    0x00000002  // EP1 TX Double-Packet Buffer
N                                            // Disable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_EPC register.
N//
N//*****************************************************************************
N#define USB_EPC_PFLTACT_M       0x00000300  // Power Fault Action
N#define USB_EPC_PFLTACT_UNCHG   0x00000000  // Unchanged
N#define USB_EPC_PFLTACT_TRIS    0x00000100  // Tristate
N#define USB_EPC_PFLTACT_LOW     0x00000200  // Low
N#define USB_EPC_PFLTACT_HIGH    0x00000300  // High
N#define USB_EPC_PFLTAEN         0x00000040  // Power Fault Action Enable
N#define USB_EPC_PFLTSEN_HIGH    0x00000020  // Power Fault Sense
N#define USB_EPC_PFLTEN          0x00000010  // Power Fault Input Enable
N#define USB_EPC_EPENDE          0x00000004  // EPEN Drive Enable
N#define USB_EPC_EPEN_M          0x00000003  // External Power Supply Enable
N                                            // Configuration
N#define USB_EPC_EPEN_LOW        0x00000000  // Power Enable Active Low
N#define USB_EPC_EPEN_HIGH       0x00000001  // Power Enable Active High
N#define USB_EPC_EPEN_VBLOW      0x00000002  // Power Enable High if VBUS Low
N                                            // (OTG only)
N#define USB_EPC_EPEN_VBHIGH     0x00000003  // Power Enable High if VBUS High
N                                            // (OTG only)
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_EPCRIS register.
N//
N//*****************************************************************************
N#define USB_EPCRIS_PF           0x00000001  // USB Power Fault Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_EPCIM register.
N//
N//*****************************************************************************
N#define USB_EPCIM_PF            0x00000001  // USB Power Fault Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_EPCISC register.
N//
N//*****************************************************************************
N#define USB_EPCISC_PF           0x00000001  // USB Power Fault Interrupt Status
N                                            // and Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_DRRIS register.
N//
N//*****************************************************************************
N#define USB_DRRIS_RESUME        0x00000001  // RESUME Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_DRIM register.
N//
N//*****************************************************************************
N#define USB_DRIM_RESUME         0x00000001  // RESUME Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_DRISC register.
N//
N//*****************************************************************************
N#define USB_DRISC_RESUME        0x00000001  // RESUME Interrupt Status and
N                                            // Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_GPCS register.
N//
N//*****************************************************************************
N#define USB_GPCS_DEVMODOTG      0x00000002  // Enable Device Mode
N#define USB_GPCS_DEVMOD         0x00000001  // Device Mode
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_VDC register.
N//
N//*****************************************************************************
N#define USB_VDC_VBDEN           0x00000001  // VBUS Droop Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_VDCRIS register.
N//
N//*****************************************************************************
N#define USB_VDCRIS_VD           0x00000001  // VBUS Droop Raw Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_VDCIM register.
N//
N//*****************************************************************************
N#define USB_VDCIM_VD            0x00000001  // VBUS Droop Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_VDCISC register.
N//
N//*****************************************************************************
N#define USB_VDCISC_VD           0x00000001  // VBUS Droop Interrupt Status and
N                                            // Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_IDVRIS register.
N//
N//*****************************************************************************
N#define USB_IDVRIS_ID           0x00000001  // ID Valid Detect Raw Interrupt
N                                            // Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_IDVIM register.
N//
N//*****************************************************************************
N#define USB_IDVIM_ID            0x00000001  // ID Valid Detect Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_IDVISC register.
N//
N//*****************************************************************************
N#define USB_IDVISC_ID           0x00000001  // ID Valid Detect Interrupt Status
N                                            // and Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_DMASEL register.
N//
N//*****************************************************************************
N#define USB_DMASEL_DMACTX_M     0x00F00000  // DMA C TX Select
N#define USB_DMASEL_DMACRX_M     0x000F0000  // DMA C RX Select
N#define USB_DMASEL_DMABTX_M     0x0000F000  // DMA B TX Select
N#define USB_DMASEL_DMABRX_M     0x00000F00  // DMA B RX Select
N#define USB_DMASEL_DMAATX_M     0x000000F0  // DMA A TX Select
N#define USB_DMASEL_DMAARX_M     0x0000000F  // DMA A RX Select
N#define USB_DMASEL_DMACTX_S     20
N#define USB_DMASEL_DMACRX_S     16
N#define USB_DMASEL_DMABTX_S     12
N#define USB_DMASEL_DMABRX_S     8
N#define USB_DMASEL_DMAATX_S     4
N#define USB_DMASEL_DMAARX_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the USB_O_PP register.
N//
N//*****************************************************************************
N#define USB_PP_ECNT_M           0x0000FF00  // Endpoint Count
N#define USB_PP_USB_M            0x000000C0  // USB Capability
N#define USB_PP_USB_DEVICE       0x00000040  // DEVICE
N#define USB_PP_USB_HOSTDEVICE   0x00000080  // HOST
N#define USB_PP_USB_OTG          0x000000C0  // OTG
N#define USB_PP_PHY              0x00000010  // PHY Present
N#define USB_PP_TYPE_M           0x0000000F  // Controller Type
N#define USB_PP_TYPE_0           0x00000000  // The first-generation USB
N                                            // controller
N#define USB_PP_ECNT_S           8
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EESIZE register.
N//
N//*****************************************************************************
N#define EEPROM_EESIZE_BLKCNT_M  0x07FF0000  // Number of 16-Word Blocks
N#define EEPROM_EESIZE_WORDCNT_M 0x0000FFFF  // Number of 32-Bit Words
N#define EEPROM_EESIZE_BLKCNT_S  16
N#define EEPROM_EESIZE_WORDCNT_S 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EEBLOCK register.
N//
N//*****************************************************************************
N#define EEPROM_EEBLOCK_BLOCK_M  0x0000FFFF  // Current Block
N#define EEPROM_EEBLOCK_BLOCK_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EEOFFSET
N// register.
N//
N//*****************************************************************************
N#define EEPROM_EEOFFSET_OFFSET_M                                              \
N                                0x0000000F  // Current Address Offset
X#define EEPROM_EEOFFSET_OFFSET_M                                                                              0x0000000F  
N#define EEPROM_EEOFFSET_OFFSET_S                                              \
N                                0
X#define EEPROM_EEOFFSET_OFFSET_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EERDWR register.
N//
N//*****************************************************************************
N#define EEPROM_EERDWR_VALUE_M   0xFFFFFFFF  // EEPROM Read or Write Data
N#define EEPROM_EERDWR_VALUE_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EERDWRINC
N// register.
N//
N//*****************************************************************************
N#define EEPROM_EERDWRINC_VALUE_M                                              \
N                                0xFFFFFFFF  // EEPROM Read or Write Data with
X#define EEPROM_EERDWRINC_VALUE_M                                                                              0xFFFFFFFF  
N                                            // Increment
N#define EEPROM_EERDWRINC_VALUE_S                                              \
N                                0
X#define EEPROM_EERDWRINC_VALUE_S                                                                              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EEDONE register.
N//
N//*****************************************************************************
N#define EEPROM_EEDONE_WRBUSY    0x00000020  // Write Busy
N#define EEPROM_EEDONE_NOPERM    0x00000010  // Write Without Permission
N#define EEPROM_EEDONE_WKCOPY    0x00000008  // Working on a Copy
N#define EEPROM_EEDONE_WKERASE   0x00000004  // Working on an Erase
N#define EEPROM_EEDONE_WORKING   0x00000001  // EEPROM Working
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EESUPP register.
N//
N//*****************************************************************************
N#define EEPROM_EESUPP_PRETRY    0x00000008  // Programming Must Be Retried
N#define EEPROM_EESUPP_ERETRY    0x00000004  // Erase Must Be Retried
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EEUNLOCK
N// register.
N//
N//*****************************************************************************
N#define EEPROM_EEUNLOCK_UNLOCK_M                                              \
N                                0xFFFFFFFF  // EEPROM Unlock
X#define EEPROM_EEUNLOCK_UNLOCK_M                                                                              0xFFFFFFFF  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EEPROT register.
N//
N//*****************************************************************************
N#define EEPROM_EEPROT_ACC       0x00000008  // Access Control
N#define EEPROM_EEPROT_PROT_M    0x00000007  // Protection Control
N#define EEPROM_EEPROT_PROT_RWNPW                                              \
N                                0x00000000  // This setting is the default. If
X#define EEPROM_EEPROT_PROT_RWNPW                                                                              0x00000000  
N                                            // there is no password, the block
N                                            // is not protected and is readable
N                                            // and writable
N#define EEPROM_EEPROT_PROT_RWPW 0x00000001  // If there is a password, the
N                                            // block is readable or writable
N                                            // only when unlocked
N#define EEPROM_EEPROT_PROT_RONPW                                              \
N                                0x00000002  // If there is no password, the
X#define EEPROM_EEPROT_PROT_RONPW                                                                              0x00000002  
N                                            // block is readable, not writable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EEPASS0 register.
N//
N//*****************************************************************************
N#define EEPROM_EEPASS0_PASS_M   0xFFFFFFFF  // Password
N#define EEPROM_EEPASS0_PASS_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EEPASS1 register.
N//
N//*****************************************************************************
N#define EEPROM_EEPASS1_PASS_M   0xFFFFFFFF  // Password
N#define EEPROM_EEPASS1_PASS_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EEPASS2 register.
N//
N//*****************************************************************************
N#define EEPROM_EEPASS2_PASS_M   0xFFFFFFFF  // Password
N#define EEPROM_EEPASS2_PASS_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EEINT register.
N//
N//*****************************************************************************
N#define EEPROM_EEINT_INT        0x00000001  // Interrupt Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EEHIDE register.
N//
N//*****************************************************************************
N#define EEPROM_EEHIDE_HN_M      0xFFFFFFFE  // Hide Block
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_EEDBGME register.
N//
N//*****************************************************************************
N#define EEPROM_EEDBGME_KEY_M    0xFFFF0000  // Erase Key
N#define EEPROM_EEDBGME_ME       0x00000001  // Mass Erase
N#define EEPROM_EEDBGME_KEY_S    16
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the EEPROM_PP register.
N//
N//*****************************************************************************
N#define EEPROM_PP_SIZE_M        0x0000001F  // EEPROM Size
N#define EEPROM_PP_SIZE_S        0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSEXC_RIS register.
N//
N//*****************************************************************************
N#define SYSEXC_RIS_FPIXCRIS     0x00000020  // Floating-Point Inexact Exception
N                                            // Raw Interrupt Status
N#define SYSEXC_RIS_FPOFCRIS     0x00000010  // Floating-Point Overflow
N                                            // Exception Raw Interrupt Status
N#define SYSEXC_RIS_FPUFCRIS     0x00000008  // Floating-Point Underflow
N                                            // Exception Raw Interrupt Status
N#define SYSEXC_RIS_FPIOCRIS     0x00000004  // Floating-Point Invalid Operation
N                                            // Raw Interrupt Status
N#define SYSEXC_RIS_FPDZCRIS     0x00000002  // Floating-Point Divide By 0
N                                            // Exception Raw Interrupt Status
N#define SYSEXC_RIS_FPIDCRIS     0x00000001  // Floating-Point Input Denormal
N                                            // Exception Raw Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSEXC_IM register.
N//
N//*****************************************************************************
N#define SYSEXC_IM_FPIXCIM       0x00000020  // Floating-Point Inexact Exception
N                                            // Interrupt Mask
N#define SYSEXC_IM_FPOFCIM       0x00000010  // Floating-Point Overflow
N                                            // Exception Interrupt Mask
N#define SYSEXC_IM_FPUFCIM       0x00000008  // Floating-Point Underflow
N                                            // Exception Interrupt Mask
N#define SYSEXC_IM_FPIOCIM       0x00000004  // Floating-Point Invalid Operation
N                                            // Interrupt Mask
N#define SYSEXC_IM_FPDZCIM       0x00000002  // Floating-Point Divide By 0
N                                            // Exception Interrupt Mask
N#define SYSEXC_IM_FPIDCIM       0x00000001  // Floating-Point Input Denormal
N                                            // Exception Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSEXC_MIS register.
N//
N//*****************************************************************************
N#define SYSEXC_MIS_FPIXCMIS     0x00000020  // Floating-Point Inexact Exception
N                                            // Masked Interrupt Status
N#define SYSEXC_MIS_FPOFCMIS     0x00000010  // Floating-Point Overflow
N                                            // Exception Masked Interrupt
N                                            // Status
N#define SYSEXC_MIS_FPUFCMIS     0x00000008  // Floating-Point Underflow
N                                            // Exception Masked Interrupt
N                                            // Status
N#define SYSEXC_MIS_FPIOCMIS     0x00000004  // Floating-Point Invalid Operation
N                                            // Masked Interrupt Status
N#define SYSEXC_MIS_FPDZCMIS     0x00000002  // Floating-Point Divide By 0
N                                            // Exception Masked Interrupt
N                                            // Status
N#define SYSEXC_MIS_FPIDCMIS     0x00000001  // Floating-Point Input Denormal
N                                            // Exception Masked Interrupt
N                                            // Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSEXC_IC register.
N//
N//*****************************************************************************
N#define SYSEXC_IC_FPIXCIC       0x00000020  // Floating-Point Inexact Exception
N                                            // Interrupt Clear
N#define SYSEXC_IC_FPOFCIC       0x00000010  // Floating-Point Overflow
N                                            // Exception Interrupt Clear
N#define SYSEXC_IC_FPUFCIC       0x00000008  // Floating-Point Underflow
N                                            // Exception Interrupt Clear
N#define SYSEXC_IC_FPIOCIC       0x00000004  // Floating-Point Invalid Operation
N                                            // Interrupt Clear
N#define SYSEXC_IC_FPDZCIC       0x00000002  // Floating-Point Divide By 0
N                                            // Exception Interrupt Clear
N#define SYSEXC_IC_FPIDCIC       0x00000001  // Floating-Point Input Denormal
N                                            // Exception Interrupt Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the HIB_RTCC register.
N//
N//*****************************************************************************
N#define HIB_RTCC_M              0xFFFFFFFF  // RTC Counter
N#define HIB_RTCC_S              0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the HIB_RTCM0 register.
N//
N//*****************************************************************************
N#define HIB_RTCM0_M             0xFFFFFFFF  // RTC Match 0
N#define HIB_RTCM0_S             0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the HIB_RTCLD register.
N//
N//*****************************************************************************
N#define HIB_RTCLD_M             0xFFFFFFFF  // RTC Load
N#define HIB_RTCLD_S             0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the HIB_CTL register.
N//
N//*****************************************************************************
N#define HIB_CTL_WRC             0x80000000  // Write Complete/Capable
N#define HIB_CTL_OSCDRV          0x00020000  // Oscillator Drive Capability
N#define HIB_CTL_OSCBYP          0x00010000  // Oscillator Bypass
N#define HIB_CTL_VBATSEL_M       0x00006000  // Select for Low-Battery
N                                            // Comparator
N#define HIB_CTL_VBATSEL_1_9V    0x00000000  // 1.9 Volts
N#define HIB_CTL_VBATSEL_2_1V    0x00002000  // 2.1 Volts (default)
N#define HIB_CTL_VBATSEL_2_3V    0x00004000  // 2.3 Volts
N#define HIB_CTL_VBATSEL_2_5V    0x00006000  // 2.5 Volts
N#define HIB_CTL_BATCHK          0x00000400  // Check Battery Status
N#define HIB_CTL_BATWKEN         0x00000200  // Wake on Low Battery
N#define HIB_CTL_VDD3ON          0x00000100  // VDD Powered
N#define HIB_CTL_VABORT          0x00000080  // Power Cut Abort Enable
N#define HIB_CTL_CLK32EN         0x00000040  // Clocking Enable
N#define HIB_CTL_PINWEN          0x00000010  // External Wake Pin Enable
N#define HIB_CTL_RTCWEN          0x00000008  // RTC Wake-up Enable
N#define HIB_CTL_HIBREQ          0x00000002  // Hibernation Request
N#define HIB_CTL_RTCEN           0x00000001  // RTC Timer Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the HIB_IM register.
N//
N//*****************************************************************************
N#define HIB_IM_WC               0x00000010  // External Write Complete/Capable
N                                            // Interrupt Mask
N#define HIB_IM_EXTW             0x00000008  // External Wake-Up Interrupt Mask
N#define HIB_IM_LOWBAT           0x00000004  // Low Battery Voltage Interrupt
N                                            // Mask
N#define HIB_IM_RTCALT0          0x00000001  // RTC Alert 0 Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the HIB_RIS register.
N//
N//*****************************************************************************
N#define HIB_RIS_WC              0x00000010  // Write Complete/Capable Raw
N                                            // Interrupt Status
N#define HIB_RIS_EXTW            0x00000008  // External Wake-Up Raw Interrupt
N                                            // Status
N#define HIB_RIS_LOWBAT          0x00000004  // Low Battery Voltage Raw
N                                            // Interrupt Status
N#define HIB_RIS_RTCALT0         0x00000001  // RTC Alert 0 Raw Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the HIB_MIS register.
N//
N//*****************************************************************************
N#define HIB_MIS_WC              0x00000010  // Write Complete/Capable Masked
N                                            // Interrupt Status
N#define HIB_MIS_EXTW            0x00000008  // External Wake-Up Masked
N                                            // Interrupt Status
N#define HIB_MIS_LOWBAT          0x00000004  // Low Battery Voltage Masked
N                                            // Interrupt Status
N#define HIB_MIS_RTCALT0         0x00000001  // RTC Alert 0 Masked Interrupt
N                                            // Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the HIB_IC register.
N//
N//*****************************************************************************
N#define HIB_IC_WC               0x00000010  // Write Complete/Capable Interrupt
N                                            // Clear
N#define HIB_IC_EXTW             0x00000008  // External Wake-Up Interrupt Clear
N#define HIB_IC_LOWBAT           0x00000004  // Low Battery Voltage Interrupt
N                                            // Clear
N#define HIB_IC_RTCALT0          0x00000001  // RTC Alert0 Masked Interrupt
N                                            // Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the HIB_RTCT register.
N//
N//*****************************************************************************
N#define HIB_RTCT_TRIM_M         0x0000FFFF  // RTC Trim Value
N#define HIB_RTCT_TRIM_S         0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the HIB_RTCSS register.
N//
N//*****************************************************************************
N#define HIB_RTCSS_RTCSSM_M      0x7FFF0000  // RTC Sub Seconds Match
N#define HIB_RTCSS_RTCSSC_M      0x00007FFF  // RTC Sub Seconds Count
N#define HIB_RTCSS_RTCSSM_S      16
N#define HIB_RTCSS_RTCSSC_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the HIB_DATA register.
N//
N//*****************************************************************************
N#define HIB_DATA_RTD_M          0xFFFFFFFF  // Hibernation Module NV Data
N#define HIB_DATA_RTD_S          0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_FMA register.
N//
N//*****************************************************************************
N#define FLASH_FMA_OFFSET_M      0x0003FFFF  // Address Offset
N#define FLASH_FMA_OFFSET_S      0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_FMD register.
N//
N//*****************************************************************************
N#define FLASH_FMD_DATA_M        0xFFFFFFFF  // Data Value
N#define FLASH_FMD_DATA_S        0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_FMC register.
N//
N//*****************************************************************************
N#define FLASH_FMC_WRKEY         0xA4420000  // FLASH write key
N#define FLASH_FMC_COMT          0x00000008  // Commit Register Value
N#define FLASH_FMC_MERASE        0x00000004  // Mass Erase Flash Memory
N#define FLASH_FMC_ERASE         0x00000002  // Erase a Page of Flash Memory
N#define FLASH_FMC_WRITE         0x00000001  // Write a Word into Flash Memory
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_FCRIS register.
N//
N//*****************************************************************************
N#define FLASH_FCRIS_PROGRIS     0x00002000  // Program Verify Error Raw
N                                            // Interrupt Status
N#define FLASH_FCRIS_ERRIS       0x00000800  // Erase Verify Error Raw Interrupt
N                                            // Status
N#define FLASH_FCRIS_INVDRIS     0x00000400  // Invalid Data Raw Interrupt
N                                            // Status
N#define FLASH_FCRIS_VOLTRIS     0x00000200  // Pump Voltage Raw Interrupt
N                                            // Status
N#define FLASH_FCRIS_ERIS        0x00000004  // EEPROM Raw Interrupt Status
N#define FLASH_FCRIS_PRIS        0x00000002  // Programming Raw Interrupt Status
N#define FLASH_FCRIS_ARIS        0x00000001  // Access Raw Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_FCIM register.
N//
N//*****************************************************************************
N#define FLASH_FCIM_PROGMASK     0x00002000  // PROGVER Interrupt Mask
N#define FLASH_FCIM_ERMASK       0x00000800  // ERVER Interrupt Mask
N#define FLASH_FCIM_INVDMASK     0x00000400  // Invalid Data Interrupt Mask
N#define FLASH_FCIM_VOLTMASK     0x00000200  // VOLT Interrupt Mask
N#define FLASH_FCIM_EMASK        0x00000004  // EEPROM Interrupt Mask
N#define FLASH_FCIM_PMASK        0x00000002  // Programming Interrupt Mask
N#define FLASH_FCIM_AMASK        0x00000001  // Access Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_FCMISC register.
N//
N//*****************************************************************************
N#define FLASH_FCMISC_PROGMISC   0x00002000  // PROGVER Masked Interrupt Status
N                                            // and Clear
N#define FLASH_FCMISC_ERMISC     0x00000800  // ERVER Masked Interrupt Status
N                                            // and Clear
N#define FLASH_FCMISC_INVDMISC   0x00000400  // Invalid Data Masked Interrupt
N                                            // Status and Clear
N#define FLASH_FCMISC_VOLTMISC   0x00000200  // VOLT Masked Interrupt Status and
N                                            // Clear
N#define FLASH_FCMISC_EMISC      0x00000004  // EEPROM Masked Interrupt Status
N                                            // and Clear
N#define FLASH_FCMISC_PMISC      0x00000002  // Programming Masked Interrupt
N                                            // Status and Clear
N#define FLASH_FCMISC_AMISC      0x00000001  // Access Masked Interrupt Status
N                                            // and Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_FMC2 register.
N//
N//*****************************************************************************
N#define FLASH_FMC2_WRBUF        0x00000001  // Buffered Flash Memory Write
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_FWBVAL register.
N//
N//*****************************************************************************
N#define FLASH_FWBVAL_FWB_M      0xFFFFFFFF  // Flash Memory Write Buffer
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_FWBN register.
N//
N//*****************************************************************************
N#define FLASH_FWBN_DATA_M       0xFFFFFFFF  // Data
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_FSIZE register.
N//
N//*****************************************************************************
N#define FLASH_FSIZE_SIZE_M      0x0000FFFF  // Flash Size
N#define FLASH_FSIZE_SIZE_256KB  0x0000007F  // 256 KB of Flash
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_SSIZE register.
N//
N//*****************************************************************************
N#define FLASH_SSIZE_SIZE_M      0x0000FFFF  // SRAM Size
N#define FLASH_SSIZE_SIZE_32KB   0x0000007F  // 32 KB of SRAM
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_ROMSWMAP register.
N//
N//*****************************************************************************
N#define FLASH_ROMSWMAP_SAFERTOS 0x00000001  // SafeRTOS Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_RMCTL register.
N//
N//*****************************************************************************
N#define FLASH_RMCTL_BA          0x00000001  // Boot Alias
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_BOOTCFG register.
N//
N//*****************************************************************************
N#define FLASH_BOOTCFG_NW        0x80000000  // Not Written
N#define FLASH_BOOTCFG_PORT_M    0x0000E000  // Boot GPIO Port
N#define FLASH_BOOTCFG_PORT_A    0x00000000  // Port A
N#define FLASH_BOOTCFG_PORT_B    0x00002000  // Port B
N#define FLASH_BOOTCFG_PORT_C    0x00004000  // Port C
N#define FLASH_BOOTCFG_PORT_D    0x00006000  // Port D
N#define FLASH_BOOTCFG_PORT_E    0x00008000  // Port E
N#define FLASH_BOOTCFG_PORT_F    0x0000A000  // Port F
N#define FLASH_BOOTCFG_PORT_G    0x0000C000  // Port G
N#define FLASH_BOOTCFG_PORT_H    0x0000E000  // Port H
N#define FLASH_BOOTCFG_PIN_M     0x00001C00  // Boot GPIO Pin
N#define FLASH_BOOTCFG_PIN_0     0x00000000  // Pin 0
N#define FLASH_BOOTCFG_PIN_1     0x00000400  // Pin 1
N#define FLASH_BOOTCFG_PIN_2     0x00000800  // Pin 2
N#define FLASH_BOOTCFG_PIN_3     0x00000C00  // Pin 3
N#define FLASH_BOOTCFG_PIN_4     0x00001000  // Pin 4
N#define FLASH_BOOTCFG_PIN_5     0x00001400  // Pin 5
N#define FLASH_BOOTCFG_PIN_6     0x00001800  // Pin 6
N#define FLASH_BOOTCFG_PIN_7     0x00001C00  // Pin 7
N#define FLASH_BOOTCFG_POL       0x00000200  // Boot GPIO Polarity
N#define FLASH_BOOTCFG_EN        0x00000100  // Boot GPIO Enable
N#define FLASH_BOOTCFG_KEY       0x00000010  // KEY Select
N#define FLASH_BOOTCFG_DBG1      0x00000002  // Debug Control 1
N#define FLASH_BOOTCFG_DBG0      0x00000001  // Debug Control 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_USERREG0 register.
N//
N//*****************************************************************************
N#define FLASH_USERREG0_DATA_M   0xFFFFFFFF  // User Data
N#define FLASH_USERREG0_DATA_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_USERREG1 register.
N//
N//*****************************************************************************
N#define FLASH_USERREG1_DATA_M   0xFFFFFFFF  // User Data
N#define FLASH_USERREG1_DATA_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_USERREG2 register.
N//
N//*****************************************************************************
N#define FLASH_USERREG2_DATA_M   0xFFFFFFFF  // User Data
N#define FLASH_USERREG2_DATA_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the FLASH_USERREG3 register.
N//
N//*****************************************************************************
N#define FLASH_USERREG3_DATA_M   0xFFFFFFFF  // User Data
N#define FLASH_USERREG3_DATA_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DID0 register.
N//
N//*****************************************************************************
N#define SYSCTL_DID0_VER_M       0x70000000  // DID0 Version
N#define SYSCTL_DID0_VER_1       0x10000000  // Second version of the DID0
N                                            // register format.
N#define SYSCTL_DID0_CLASS_M     0x00FF0000  // Device Class
N#define SYSCTL_DID0_CLASS_TM4C123                                             \
N                                0x00050000  // Tiva TM4C123x and TM4E123x
X#define SYSCTL_DID0_CLASS_TM4C123                                                                             0x00050000  
N                                            // microcontrollers
N#define SYSCTL_DID0_MAJ_M       0x0000FF00  // Major Revision
N#define SYSCTL_DID0_MAJ_REVA    0x00000000  // Revision A (initial device)
N#define SYSCTL_DID0_MAJ_REVB    0x00000100  // Revision B (first base layer
N                                            // revision)
N#define SYSCTL_DID0_MAJ_REVC    0x00000200  // Revision C (second base layer
N                                            // revision)
N#define SYSCTL_DID0_MIN_M       0x000000FF  // Minor Revision
N#define SYSCTL_DID0_MIN_0       0x00000000  // Initial device, or a major
N                                            // revision update
N#define SYSCTL_DID0_MIN_1       0x00000001  // First metal layer change
N#define SYSCTL_DID0_MIN_2       0x00000002  // Second metal layer change
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DID1 register.
N//
N//*****************************************************************************
N#define SYSCTL_DID1_VER_M       0xF0000000  // DID1 Version
N#define SYSCTL_DID1_VER_1       0x10000000  // fury_ib
N#define SYSCTL_DID1_FAM_M       0x0F000000  // Family
N#define SYSCTL_DID1_FAM_TIVA    0x00000000  // Tiva family of microcontollers
N#define SYSCTL_DID1_PRTNO_M     0x00FF0000  // Part Number
N#define SYSCTL_DID1_PRTNO_TM4C123GH6PM                                        \
N                                0x00A10000  // TM4C123GH6PM
X#define SYSCTL_DID1_PRTNO_TM4C123GH6PM                                                                        0x00A10000  
N#define SYSCTL_DID1_PINCNT_M    0x0000E000  // Package Pin Count
N#define SYSCTL_DID1_PINCNT_100  0x00004000  // 100-pin LQFP package
N#define SYSCTL_DID1_PINCNT_64   0x00006000  // 64-pin LQFP package
N#define SYSCTL_DID1_PINCNT_144  0x00008000  // 144-pin LQFP package
N#define SYSCTL_DID1_PINCNT_157  0x0000A000  // 157-pin BGA package
N#define SYSCTL_DID1_PINCNT_128  0x0000C000  // 128-pin TQFP package
N#define SYSCTL_DID1_TEMP_M      0x000000E0  // Temperature Range
N#define SYSCTL_DID1_TEMP_I      0x00000020  // Industrial temperature range
N#define SYSCTL_DID1_TEMP_E      0x00000040  // Extended temperature range
N#define SYSCTL_DID1_TEMP_IE     0x00000060  // Available in both industrial
N                                            // temperature range (-40C to 85C)
N                                            // and extended temperature range
N                                            // (-40C to 105C) devices. See
N#define SYSCTL_DID1_PKG_M       0x00000018  // Package Type
N#define SYSCTL_DID1_PKG_QFP     0x00000008  // QFP package
N#define SYSCTL_DID1_PKG_BGA     0x00000010  // BGA package
N#define SYSCTL_DID1_ROHS        0x00000004  // RoHS-Compliance
N#define SYSCTL_DID1_QUAL_M      0x00000003  // Qualification Status
N#define SYSCTL_DID1_QUAL_ES     0x00000000  // Engineering Sample (unqualified)
N#define SYSCTL_DID1_QUAL_PP     0x00000001  // Pilot Production (unqualified)
N#define SYSCTL_DID1_QUAL_FQ     0x00000002  // Fully Qualified
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC0_SRAMSZ_M     0xFFFF0000  // SRAM Size
N#define SYSCTL_DC0_SRAMSZ_2KB   0x00070000  // 2 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_4KB   0x000F0000  // 4 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_6KB   0x00170000  // 6 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_8KB   0x001F0000  // 8 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_12KB  0x002F0000  // 12 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_16KB  0x003F0000  // 16 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_20KB  0x004F0000  // 20 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_24KB  0x005F0000  // 24 KB of SRAM
N#define SYSCTL_DC0_SRAMSZ_32KB  0x007F0000  // 32 KB of SRAM
N#define SYSCTL_DC0_FLASHSZ_M    0x0000FFFF  // Flash Size
N#define SYSCTL_DC0_FLASHSZ_8KB  0x00000003  // 8 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_16KB 0x00000007  // 16 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_32KB 0x0000000F  // 32 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_64KB 0x0000001F  // 64 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_96KB 0x0000002F  // 96 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_128K 0x0000003F  // 128 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_192K 0x0000005F  // 192 KB of Flash
N#define SYSCTL_DC0_FLASHSZ_256K 0x0000007F  // 256 KB of Flash
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC1_WDT1         0x10000000  // Watchdog Timer1 Present
N#define SYSCTL_DC1_CAN1         0x02000000  // CAN Module 1 Present
N#define SYSCTL_DC1_CAN0         0x01000000  // CAN Module 0 Present
N#define SYSCTL_DC1_PWM1         0x00200000  // PWM Module 1 Present
N#define SYSCTL_DC1_PWM0         0x00100000  // PWM Module 0 Present
N#define SYSCTL_DC1_ADC1         0x00020000  // ADC Module 1 Present
N#define SYSCTL_DC1_ADC0         0x00010000  // ADC Module 0 Present
N#define SYSCTL_DC1_MINSYSDIV_M  0x0000F000  // System Clock Divider
N#define SYSCTL_DC1_MINSYSDIV_80 0x00002000  // Specifies an 80-MHz CPU clock
N                                            // with a PLL divider of 2.5
N#define SYSCTL_DC1_MINSYSDIV_50 0x00003000  // Specifies a 50-MHz CPU clock
N                                            // with a PLL divider of 4
N#define SYSCTL_DC1_MINSYSDIV_40 0x00004000  // Specifies a 40-MHz CPU clock
N                                            // with a PLL divider of 5
N#define SYSCTL_DC1_MINSYSDIV_25 0x00007000  // Specifies a 25-MHz clock with a
N                                            // PLL divider of 8
N#define SYSCTL_DC1_MINSYSDIV_20 0x00009000  // Specifies a 20-MHz clock with a
N                                            // PLL divider of 10
N#define SYSCTL_DC1_ADC1SPD_M    0x00000C00  // Max ADC1 Speed
N#define SYSCTL_DC1_ADC1SPD_125K 0x00000000  // 125K samples/second
N#define SYSCTL_DC1_ADC1SPD_250K 0x00000400  // 250K samples/second
N#define SYSCTL_DC1_ADC1SPD_500K 0x00000800  // 500K samples/second
N#define SYSCTL_DC1_ADC1SPD_1M   0x00000C00  // 1M samples/second
N#define SYSCTL_DC1_ADC0SPD_M    0x00000300  // Max ADC0 Speed
N#define SYSCTL_DC1_ADC0SPD_125K 0x00000000  // 125K samples/second
N#define SYSCTL_DC1_ADC0SPD_250K 0x00000100  // 250K samples/second
N#define SYSCTL_DC1_ADC0SPD_500K 0x00000200  // 500K samples/second
N#define SYSCTL_DC1_ADC0SPD_1M   0x00000300  // 1M samples/second
N#define SYSCTL_DC1_MPU          0x00000080  // MPU Present
N#define SYSCTL_DC1_HIB          0x00000040  // Hibernation Module Present
N#define SYSCTL_DC1_TEMP         0x00000020  // Temp Sensor Present
N#define SYSCTL_DC1_PLL          0x00000010  // PLL Present
N#define SYSCTL_DC1_WDT0         0x00000008  // Watchdog Timer 0 Present
N#define SYSCTL_DC1_SWO          0x00000004  // SWO Trace Port Present
N#define SYSCTL_DC1_SWD          0x00000002  // SWD Present
N#define SYSCTL_DC1_JTAG         0x00000001  // JTAG Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC2_EPI0         0x40000000  // EPI Module 0 Present
N#define SYSCTL_DC2_I2S0         0x10000000  // I2S Module 0 Present
N#define SYSCTL_DC2_COMP2        0x04000000  // Analog Comparator 2 Present
N#define SYSCTL_DC2_COMP1        0x02000000  // Analog Comparator 1 Present
N#define SYSCTL_DC2_COMP0        0x01000000  // Analog Comparator 0 Present
N#define SYSCTL_DC2_TIMER3       0x00080000  // Timer Module 3 Present
N#define SYSCTL_DC2_TIMER2       0x00040000  // Timer Module 2 Present
N#define SYSCTL_DC2_TIMER1       0x00020000  // Timer Module 1 Present
N#define SYSCTL_DC2_TIMER0       0x00010000  // Timer Module 0 Present
N#define SYSCTL_DC2_I2C1HS       0x00008000  // I2C Module 1 Speed
N#define SYSCTL_DC2_I2C1         0x00004000  // I2C Module 1 Present
N#define SYSCTL_DC2_I2C0HS       0x00002000  // I2C Module 0 Speed
N#define SYSCTL_DC2_I2C0         0x00001000  // I2C Module 0 Present
N#define SYSCTL_DC2_QEI1         0x00000200  // QEI Module 1 Present
N#define SYSCTL_DC2_QEI0         0x00000100  // QEI Module 0 Present
N#define SYSCTL_DC2_SSI1         0x00000020  // SSI Module 1 Present
N#define SYSCTL_DC2_SSI0         0x00000010  // SSI Module 0 Present
N#define SYSCTL_DC2_UART2        0x00000004  // UART Module 2 Present
N#define SYSCTL_DC2_UART1        0x00000002  // UART Module 1 Present
N#define SYSCTL_DC2_UART0        0x00000001  // UART Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC3 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC3_32KHZ        0x80000000  // 32KHz Input Clock Available
N#define SYSCTL_DC3_CCP5         0x20000000  // T2CCP1 Pin Present
N#define SYSCTL_DC3_CCP4         0x10000000  // T2CCP0 Pin Present
N#define SYSCTL_DC3_CCP3         0x08000000  // T1CCP1 Pin Present
N#define SYSCTL_DC3_CCP2         0x04000000  // T1CCP0 Pin Present
N#define SYSCTL_DC3_CCP1         0x02000000  // T0CCP1 Pin Present
N#define SYSCTL_DC3_CCP0         0x01000000  // T0CCP0 Pin Present
N#define SYSCTL_DC3_ADC0AIN7     0x00800000  // ADC Module 0 AIN7 Pin Present
N#define SYSCTL_DC3_ADC0AIN6     0x00400000  // ADC Module 0 AIN6 Pin Present
N#define SYSCTL_DC3_ADC0AIN5     0x00200000  // ADC Module 0 AIN5 Pin Present
N#define SYSCTL_DC3_ADC0AIN4     0x00100000  // ADC Module 0 AIN4 Pin Present
N#define SYSCTL_DC3_ADC0AIN3     0x00080000  // ADC Module 0 AIN3 Pin Present
N#define SYSCTL_DC3_ADC0AIN2     0x00040000  // ADC Module 0 AIN2 Pin Present
N#define SYSCTL_DC3_ADC0AIN1     0x00020000  // ADC Module 0 AIN1 Pin Present
N#define SYSCTL_DC3_ADC0AIN0     0x00010000  // ADC Module 0 AIN0 Pin Present
N#define SYSCTL_DC3_PWMFAULT     0x00008000  // PWM Fault Pin Present
N#define SYSCTL_DC3_C2O          0x00004000  // C2o Pin Present
N#define SYSCTL_DC3_C2PLUS       0x00002000  // C2+ Pin Present
N#define SYSCTL_DC3_C2MINUS      0x00001000  // C2- Pin Present
N#define SYSCTL_DC3_C1O          0x00000800  // C1o Pin Present
N#define SYSCTL_DC3_C1PLUS       0x00000400  // C1+ Pin Present
N#define SYSCTL_DC3_C1MINUS      0x00000200  // C1- Pin Present
N#define SYSCTL_DC3_C0O          0x00000100  // C0o Pin Present
N#define SYSCTL_DC3_C0PLUS       0x00000080  // C0+ Pin Present
N#define SYSCTL_DC3_C0MINUS      0x00000040  // C0- Pin Present
N#define SYSCTL_DC3_PWM5         0x00000020  // PWM5 Pin Present
N#define SYSCTL_DC3_PWM4         0x00000010  // PWM4 Pin Present
N#define SYSCTL_DC3_PWM3         0x00000008  // PWM3 Pin Present
N#define SYSCTL_DC3_PWM2         0x00000004  // PWM2 Pin Present
N#define SYSCTL_DC3_PWM1         0x00000002  // PWM1 Pin Present
N#define SYSCTL_DC3_PWM0         0x00000001  // PWM0 Pin Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC4 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC4_EPHY0        0x40000000  // Ethernet PHY Layer 0 Present
N#define SYSCTL_DC4_EMAC0        0x10000000  // Ethernet MAC Layer 0 Present
N#define SYSCTL_DC4_E1588        0x01000000  // 1588 Capable
N#define SYSCTL_DC4_PICAL        0x00040000  // PIOSC Calibrate
N#define SYSCTL_DC4_CCP7         0x00008000  // T3CCP1 Pin Present
N#define SYSCTL_DC4_CCP6         0x00004000  // T3CCP0 Pin Present
N#define SYSCTL_DC4_UDMA         0x00002000  // Micro-DMA Module Present
N#define SYSCTL_DC4_ROM          0x00001000  // Internal Code ROM Present
N#define SYSCTL_DC4_GPIOJ        0x00000100  // GPIO Port J Present
N#define SYSCTL_DC4_GPIOH        0x00000080  // GPIO Port H Present
N#define SYSCTL_DC4_GPIOG        0x00000040  // GPIO Port G Present
N#define SYSCTL_DC4_GPIOF        0x00000020  // GPIO Port F Present
N#define SYSCTL_DC4_GPIOE        0x00000010  // GPIO Port E Present
N#define SYSCTL_DC4_GPIOD        0x00000008  // GPIO Port D Present
N#define SYSCTL_DC4_GPIOC        0x00000004  // GPIO Port C Present
N#define SYSCTL_DC4_GPIOB        0x00000002  // GPIO Port B Present
N#define SYSCTL_DC4_GPIOA        0x00000001  // GPIO Port A Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC5 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC5_PWMFAULT3    0x08000000  // PWM Fault 3 Pin Present
N#define SYSCTL_DC5_PWMFAULT2    0x04000000  // PWM Fault 2 Pin Present
N#define SYSCTL_DC5_PWMFAULT1    0x02000000  // PWM Fault 1 Pin Present
N#define SYSCTL_DC5_PWMFAULT0    0x01000000  // PWM Fault 0 Pin Present
N#define SYSCTL_DC5_PWMEFLT      0x00200000  // PWM Extended Fault Active
N#define SYSCTL_DC5_PWMESYNC     0x00100000  // PWM Extended SYNC Active
N#define SYSCTL_DC5_PWM7         0x00000080  // PWM7 Pin Present
N#define SYSCTL_DC5_PWM6         0x00000040  // PWM6 Pin Present
N#define SYSCTL_DC5_PWM5         0x00000020  // PWM5 Pin Present
N#define SYSCTL_DC5_PWM4         0x00000010  // PWM4 Pin Present
N#define SYSCTL_DC5_PWM3         0x00000008  // PWM3 Pin Present
N#define SYSCTL_DC5_PWM2         0x00000004  // PWM2 Pin Present
N#define SYSCTL_DC5_PWM1         0x00000002  // PWM1 Pin Present
N#define SYSCTL_DC5_PWM0         0x00000001  // PWM0 Pin Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC6 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC6_USB0PHY      0x00000010  // USB Module 0 PHY Present
N#define SYSCTL_DC6_USB0_M       0x00000003  // USB Module 0 Present
N#define SYSCTL_DC6_USB0_DEV     0x00000001  // USB0 is Device Only
N#define SYSCTL_DC6_USB0_HOSTDEV 0x00000002  // USB is Device or Host
N#define SYSCTL_DC6_USB0_OTG     0x00000003  // USB0 is OTG
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC7 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC7_DMACH30      0x40000000  // DMA Channel 30
N#define SYSCTL_DC7_DMACH29      0x20000000  // DMA Channel 29
N#define SYSCTL_DC7_DMACH28      0x10000000  // DMA Channel 28
N#define SYSCTL_DC7_DMACH27      0x08000000  // DMA Channel 27
N#define SYSCTL_DC7_DMACH26      0x04000000  // DMA Channel 26
N#define SYSCTL_DC7_DMACH25      0x02000000  // DMA Channel 25
N#define SYSCTL_DC7_DMACH24      0x01000000  // DMA Channel 24
N#define SYSCTL_DC7_DMACH23      0x00800000  // DMA Channel 23
N#define SYSCTL_DC7_DMACH22      0x00400000  // DMA Channel 22
N#define SYSCTL_DC7_DMACH21      0x00200000  // DMA Channel 21
N#define SYSCTL_DC7_DMACH20      0x00100000  // DMA Channel 20
N#define SYSCTL_DC7_DMACH19      0x00080000  // DMA Channel 19
N#define SYSCTL_DC7_DMACH18      0x00040000  // DMA Channel 18
N#define SYSCTL_DC7_DMACH17      0x00020000  // DMA Channel 17
N#define SYSCTL_DC7_DMACH16      0x00010000  // DMA Channel 16
N#define SYSCTL_DC7_DMACH15      0x00008000  // DMA Channel 15
N#define SYSCTL_DC7_DMACH14      0x00004000  // DMA Channel 14
N#define SYSCTL_DC7_DMACH13      0x00002000  // DMA Channel 13
N#define SYSCTL_DC7_DMACH12      0x00001000  // DMA Channel 12
N#define SYSCTL_DC7_DMACH11      0x00000800  // DMA Channel 11
N#define SYSCTL_DC7_DMACH10      0x00000400  // DMA Channel 10
N#define SYSCTL_DC7_DMACH9       0x00000200  // DMA Channel 9
N#define SYSCTL_DC7_DMACH8       0x00000100  // DMA Channel 8
N#define SYSCTL_DC7_DMACH7       0x00000080  // DMA Channel 7
N#define SYSCTL_DC7_DMACH6       0x00000040  // DMA Channel 6
N#define SYSCTL_DC7_DMACH5       0x00000020  // DMA Channel 5
N#define SYSCTL_DC7_DMACH4       0x00000010  // DMA Channel 4
N#define SYSCTL_DC7_DMACH3       0x00000008  // DMA Channel 3
N#define SYSCTL_DC7_DMACH2       0x00000004  // DMA Channel 2
N#define SYSCTL_DC7_DMACH1       0x00000002  // DMA Channel 1
N#define SYSCTL_DC7_DMACH0       0x00000001  // DMA Channel 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC8 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC8_ADC1AIN15    0x80000000  // ADC Module 1 AIN15 Pin Present
N#define SYSCTL_DC8_ADC1AIN14    0x40000000  // ADC Module 1 AIN14 Pin Present
N#define SYSCTL_DC8_ADC1AIN13    0x20000000  // ADC Module 1 AIN13 Pin Present
N#define SYSCTL_DC8_ADC1AIN12    0x10000000  // ADC Module 1 AIN12 Pin Present
N#define SYSCTL_DC8_ADC1AIN11    0x08000000  // ADC Module 1 AIN11 Pin Present
N#define SYSCTL_DC8_ADC1AIN10    0x04000000  // ADC Module 1 AIN10 Pin Present
N#define SYSCTL_DC8_ADC1AIN9     0x02000000  // ADC Module 1 AIN9 Pin Present
N#define SYSCTL_DC8_ADC1AIN8     0x01000000  // ADC Module 1 AIN8 Pin Present
N#define SYSCTL_DC8_ADC1AIN7     0x00800000  // ADC Module 1 AIN7 Pin Present
N#define SYSCTL_DC8_ADC1AIN6     0x00400000  // ADC Module 1 AIN6 Pin Present
N#define SYSCTL_DC8_ADC1AIN5     0x00200000  // ADC Module 1 AIN5 Pin Present
N#define SYSCTL_DC8_ADC1AIN4     0x00100000  // ADC Module 1 AIN4 Pin Present
N#define SYSCTL_DC8_ADC1AIN3     0x00080000  // ADC Module 1 AIN3 Pin Present
N#define SYSCTL_DC8_ADC1AIN2     0x00040000  // ADC Module 1 AIN2 Pin Present
N#define SYSCTL_DC8_ADC1AIN1     0x00020000  // ADC Module 1 AIN1 Pin Present
N#define SYSCTL_DC8_ADC1AIN0     0x00010000  // ADC Module 1 AIN0 Pin Present
N#define SYSCTL_DC8_ADC0AIN15    0x00008000  // ADC Module 0 AIN15 Pin Present
N#define SYSCTL_DC8_ADC0AIN14    0x00004000  // ADC Module 0 AIN14 Pin Present
N#define SYSCTL_DC8_ADC0AIN13    0x00002000  // ADC Module 0 AIN13 Pin Present
N#define SYSCTL_DC8_ADC0AIN12    0x00001000  // ADC Module 0 AIN12 Pin Present
N#define SYSCTL_DC8_ADC0AIN11    0x00000800  // ADC Module 0 AIN11 Pin Present
N#define SYSCTL_DC8_ADC0AIN10    0x00000400  // ADC Module 0 AIN10 Pin Present
N#define SYSCTL_DC8_ADC0AIN9     0x00000200  // ADC Module 0 AIN9 Pin Present
N#define SYSCTL_DC8_ADC0AIN8     0x00000100  // ADC Module 0 AIN8 Pin Present
N#define SYSCTL_DC8_ADC0AIN7     0x00000080  // ADC Module 0 AIN7 Pin Present
N#define SYSCTL_DC8_ADC0AIN6     0x00000040  // ADC Module 0 AIN6 Pin Present
N#define SYSCTL_DC8_ADC0AIN5     0x00000020  // ADC Module 0 AIN5 Pin Present
N#define SYSCTL_DC8_ADC0AIN4     0x00000010  // ADC Module 0 AIN4 Pin Present
N#define SYSCTL_DC8_ADC0AIN3     0x00000008  // ADC Module 0 AIN3 Pin Present
N#define SYSCTL_DC8_ADC0AIN2     0x00000004  // ADC Module 0 AIN2 Pin Present
N#define SYSCTL_DC8_ADC0AIN1     0x00000002  // ADC Module 0 AIN1 Pin Present
N#define SYSCTL_DC8_ADC0AIN0     0x00000001  // ADC Module 0 AIN0 Pin Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PBORCTL register.
N//
N//*****************************************************************************
N#define SYSCTL_PBORCTL_BOR0     0x00000004  // VDD under BOR0 Event Action
N#define SYSCTL_PBORCTL_BOR1     0x00000002  // VDD under BOR1 Event Action
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCR0 register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCR0_WDT1       0x10000000  // WDT1 Reset Control
N#define SYSCTL_SRCR0_CAN1       0x02000000  // CAN1 Reset Control
N#define SYSCTL_SRCR0_CAN0       0x01000000  // CAN0 Reset Control
N#define SYSCTL_SRCR0_PWM0       0x00100000  // PWM Reset Control
N#define SYSCTL_SRCR0_ADC1       0x00020000  // ADC1 Reset Control
N#define SYSCTL_SRCR0_ADC0       0x00010000  // ADC0 Reset Control
N#define SYSCTL_SRCR0_HIB        0x00000040  // HIB Reset Control
N#define SYSCTL_SRCR0_WDT0       0x00000008  // WDT0 Reset Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCR1 register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCR1_COMP1      0x02000000  // Analog Comp 1 Reset Control
N#define SYSCTL_SRCR1_COMP0      0x01000000  // Analog Comp 0 Reset Control
N#define SYSCTL_SRCR1_TIMER3     0x00080000  // Timer 3 Reset Control
N#define SYSCTL_SRCR1_TIMER2     0x00040000  // Timer 2 Reset Control
N#define SYSCTL_SRCR1_TIMER1     0x00020000  // Timer 1 Reset Control
N#define SYSCTL_SRCR1_TIMER0     0x00010000  // Timer 0 Reset Control
N#define SYSCTL_SRCR1_I2C1       0x00004000  // I2C1 Reset Control
N#define SYSCTL_SRCR1_I2C0       0x00001000  // I2C0 Reset Control
N#define SYSCTL_SRCR1_QEI1       0x00000200  // QEI1 Reset Control
N#define SYSCTL_SRCR1_QEI0       0x00000100  // QEI0 Reset Control
N#define SYSCTL_SRCR1_SSI1       0x00000020  // SSI1 Reset Control
N#define SYSCTL_SRCR1_SSI0       0x00000010  // SSI0 Reset Control
N#define SYSCTL_SRCR1_UART2      0x00000004  // UART2 Reset Control
N#define SYSCTL_SRCR1_UART1      0x00000002  // UART1 Reset Control
N#define SYSCTL_SRCR1_UART0      0x00000001  // UART0 Reset Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCR2 register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCR2_USB0       0x00010000  // USB0 Reset Control
N#define SYSCTL_SRCR2_UDMA       0x00002000  // Micro-DMA Reset Control
N#define SYSCTL_SRCR2_GPIOF      0x00000020  // Port F Reset Control
N#define SYSCTL_SRCR2_GPIOE      0x00000010  // Port E Reset Control
N#define SYSCTL_SRCR2_GPIOD      0x00000008  // Port D Reset Control
N#define SYSCTL_SRCR2_GPIOC      0x00000004  // Port C Reset Control
N#define SYSCTL_SRCR2_GPIOB      0x00000002  // Port B Reset Control
N#define SYSCTL_SRCR2_GPIOA      0x00000001  // Port A Reset Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RIS register.
N//
N//*****************************************************************************
N#define SYSCTL_RIS_BOR0RIS      0x00000800  // VDD under BOR0 Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_VDDARIS      0x00000400  // VDDA Power OK Event Raw
N                                            // Interrupt Status
N#define SYSCTL_RIS_MOSCPUPRIS   0x00000100  // MOSC Power Up Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_USBPLLLRIS   0x00000080  // USB PLL Lock Raw Interrupt
N                                            // Status
N#define SYSCTL_RIS_PLLLRIS      0x00000040  // PLL Lock Raw Interrupt Status
N#define SYSCTL_RIS_MOFRIS       0x00000008  // Main Oscillator Failure Raw
N                                            // Interrupt Status
N#define SYSCTL_RIS_BOR1RIS      0x00000002  // VDD under BOR1 Raw Interrupt
N                                            // Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_IMC register.
N//
N//*****************************************************************************
N#define SYSCTL_IMC_BOR0IM       0x00000800  // VDD under BOR0 Interrupt Mask
N#define SYSCTL_IMC_VDDAIM       0x00000400  // VDDA Power OK Interrupt Mask
N#define SYSCTL_IMC_MOSCPUPIM    0x00000100  // MOSC Power Up Interrupt Mask
N#define SYSCTL_IMC_USBPLLLIM    0x00000080  // USB PLL Lock Interrupt Mask
N#define SYSCTL_IMC_PLLLIM       0x00000040  // PLL Lock Interrupt Mask
N#define SYSCTL_IMC_MOFIM        0x00000008  // Main Oscillator Failure
N                                            // Interrupt Mask
N#define SYSCTL_IMC_BOR1IM       0x00000002  // VDD under BOR1 Interrupt Mask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_MISC register.
N//
N//*****************************************************************************
N#define SYSCTL_MISC_BOR0MIS     0x00000800  // VDD under BOR0 Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_VDDAMIS     0x00000400  // VDDA Power OK Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_MOSCPUPMIS  0x00000100  // MOSC Power Up Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_USBPLLLMIS  0x00000080  // USB PLL Lock Masked Interrupt
N                                            // Status
N#define SYSCTL_MISC_PLLLMIS     0x00000040  // PLL Lock Masked Interrupt Status
N#define SYSCTL_MISC_MOFMIS      0x00000008  // Main Oscillator Failure Masked
N                                            // Interrupt Status
N#define SYSCTL_MISC_BOR1MIS     0x00000002  // VDD under BOR1 Masked Interrupt
N                                            // Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RESC register.
N//
N//*****************************************************************************
N#define SYSCTL_RESC_MOSCFAIL    0x00010000  // MOSC Failure Reset
N#define SYSCTL_RESC_WDT1        0x00000020  // Watchdog Timer 1 Reset
N#define SYSCTL_RESC_SW          0x00000010  // Software Reset
N#define SYSCTL_RESC_WDT0        0x00000008  // Watchdog Timer 0 Reset
N#define SYSCTL_RESC_BOR         0x00000004  // Brown-Out Reset
N#define SYSCTL_RESC_POR         0x00000002  // Power-On Reset
N#define SYSCTL_RESC_EXT         0x00000001  // External Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCC register.
N//
N//*****************************************************************************
N#define SYSCTL_RCC_ACG          0x08000000  // Auto Clock Gating
N#define SYSCTL_RCC_SYSDIV_M     0x07800000  // System Clock Divisor
N#define SYSCTL_RCC_USESYSDIV    0x00400000  // Enable System Clock Divider
N#define SYSCTL_RCC_USEPWMDIV    0x00100000  // Enable PWM Clock Divisor
N#define SYSCTL_RCC_PWMDIV_M     0x000E0000  // PWM Unit Clock Divisor
N#define SYSCTL_RCC_PWMDIV_2     0x00000000  // PWM clock /2
N#define SYSCTL_RCC_PWMDIV_4     0x00020000  // PWM clock /4
N#define SYSCTL_RCC_PWMDIV_8     0x00040000  // PWM clock /8
N#define SYSCTL_RCC_PWMDIV_16    0x00060000  // PWM clock /16
N#define SYSCTL_RCC_PWMDIV_32    0x00080000  // PWM clock /32
N#define SYSCTL_RCC_PWMDIV_64    0x000A0000  // PWM clock /64
N#define SYSCTL_RCC_PWRDN        0x00002000  // PLL Power Down
N#define SYSCTL_RCC_BYPASS       0x00000800  // PLL Bypass
N#define SYSCTL_RCC_XTAL_M       0x000007C0  // Crystal Value
N#define SYSCTL_RCC_XTAL_4MHZ    0x00000180  // 4 MHz
N#define SYSCTL_RCC_XTAL_4_09MHZ 0x000001C0  // 4.096 MHz
N#define SYSCTL_RCC_XTAL_4_91MHZ 0x00000200  // 4.9152 MHz
N#define SYSCTL_RCC_XTAL_5MHZ    0x00000240  // 5 MHz
N#define SYSCTL_RCC_XTAL_5_12MHZ 0x00000280  // 5.12 MHz
N#define SYSCTL_RCC_XTAL_6MHZ    0x000002C0  // 6 MHz
N#define SYSCTL_RCC_XTAL_6_14MHZ 0x00000300  // 6.144 MHz
N#define SYSCTL_RCC_XTAL_7_37MHZ 0x00000340  // 7.3728 MHz
N#define SYSCTL_RCC_XTAL_8MHZ    0x00000380  // 8 MHz
N#define SYSCTL_RCC_XTAL_8_19MHZ 0x000003C0  // 8.192 MHz
N#define SYSCTL_RCC_XTAL_10MHZ   0x00000400  // 10 MHz
N#define SYSCTL_RCC_XTAL_12MHZ   0x00000440  // 12 MHz
N#define SYSCTL_RCC_XTAL_12_2MHZ 0x00000480  // 12.288 MHz
N#define SYSCTL_RCC_XTAL_13_5MHZ 0x000004C0  // 13.56 MHz
N#define SYSCTL_RCC_XTAL_14_3MHZ 0x00000500  // 14.31818 MHz
N#define SYSCTL_RCC_XTAL_16MHZ   0x00000540  // 16 MHz
N#define SYSCTL_RCC_XTAL_16_3MHZ 0x00000580  // 16.384 MHz
N#define SYSCTL_RCC_XTAL_18MHZ   0x000005C0  // 18.0 MHz (USB)
N#define SYSCTL_RCC_XTAL_20MHZ   0x00000600  // 20.0 MHz (USB)
N#define SYSCTL_RCC_XTAL_24MHZ   0x00000640  // 24.0 MHz (USB)
N#define SYSCTL_RCC_XTAL_25MHZ   0x00000680  // 25.0 MHz (USB)
N#define SYSCTL_RCC_OSCSRC_M     0x00000030  // Oscillator Source
N#define SYSCTL_RCC_OSCSRC_MAIN  0x00000000  // MOSC
N#define SYSCTL_RCC_OSCSRC_INT   0x00000010  // IOSC
N#define SYSCTL_RCC_OSCSRC_INT4  0x00000020  // IOSC/4
N#define SYSCTL_RCC_OSCSRC_30    0x00000030  // LFIOSC
N#define SYSCTL_RCC_MOSCDIS      0x00000001  // Main Oscillator Disable
N#define SYSCTL_RCC_SYSDIV_S     23
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_GPIOHBCTL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_GPIOHBCTL_PORTF  0x00000020  // Port F Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTE  0x00000010  // Port E Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTD  0x00000008  // Port D Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTC  0x00000004  // Port C Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTB  0x00000002  // Port B Advanced High-Performance
N                                            // Bus
N#define SYSCTL_GPIOHBCTL_PORTA  0x00000001  // Port A Advanced High-Performance
N                                            // Bus
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCC2_USERCC2     0x80000000  // Use RCC2
N#define SYSCTL_RCC2_DIV400      0x40000000  // Divide PLL as 400 MHz vs. 200
N                                            // MHz
N#define SYSCTL_RCC2_SYSDIV2_M   0x1F800000  // System Clock Divisor 2
N#define SYSCTL_RCC2_SYSDIV2LSB  0x00400000  // Additional LSB for SYSDIV2
N#define SYSCTL_RCC2_USBPWRDN    0x00004000  // Power-Down USB PLL
N#define SYSCTL_RCC2_PWRDN2      0x00002000  // Power-Down PLL 2
N#define SYSCTL_RCC2_BYPASS2     0x00000800  // PLL Bypass 2
N#define SYSCTL_RCC2_OSCSRC2_M   0x00000070  // Oscillator Source 2
N#define SYSCTL_RCC2_OSCSRC2_MO  0x00000000  // MOSC
N#define SYSCTL_RCC2_OSCSRC2_IO  0x00000010  // PIOSC
N#define SYSCTL_RCC2_OSCSRC2_IO4 0x00000020  // PIOSC/4
N#define SYSCTL_RCC2_OSCSRC2_30  0x00000030  // LFIOSC
N#define SYSCTL_RCC2_OSCSRC2_32  0x00000070  // 32.768 kHz
N#define SYSCTL_RCC2_SYSDIV2_S   23
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_MOSCCTL register.
N//
N//*****************************************************************************
N#define SYSCTL_MOSCCTL_NOXTAL   0x00000004  // No Crystal Connected
N#define SYSCTL_MOSCCTL_MOSCIM   0x00000002  // MOSC Failure Action
N#define SYSCTL_MOSCCTL_CVAL     0x00000001  // Clock Validation for MOSC
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control
N#define SYSCTL_RCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control
N#define SYSCTL_RCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control
N#define SYSCTL_RCGC0_PWM0       0x00100000  // PWM Clock Gating Control
N#define SYSCTL_RCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control
N#define SYSCTL_RCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_RCGC0_ADC1SPD_M  0x00000C00  // ADC1 Sample Speed
N#define SYSCTL_RCGC0_ADC1SPD_125K                                             \
N                                0x00000000  // 125K samples/second
X#define SYSCTL_RCGC0_ADC1SPD_125K                                                                             0x00000000  
N#define SYSCTL_RCGC0_ADC1SPD_250K                                             \
N                                0x00000400  // 250K samples/second
X#define SYSCTL_RCGC0_ADC1SPD_250K                                                                             0x00000400  
N#define SYSCTL_RCGC0_ADC1SPD_500K                                             \
N                                0x00000800  // 500K samples/second
X#define SYSCTL_RCGC0_ADC1SPD_500K                                                                             0x00000800  
N#define SYSCTL_RCGC0_ADC1SPD_1M 0x00000C00  // 1M samples/second
N#define SYSCTL_RCGC0_ADC0SPD_M  0x00000300  // ADC0 Sample Speed
N#define SYSCTL_RCGC0_ADC0SPD_125K                                             \
N                                0x00000000  // 125K samples/second
X#define SYSCTL_RCGC0_ADC0SPD_125K                                                                             0x00000000  
N#define SYSCTL_RCGC0_ADC0SPD_250K                                             \
N                                0x00000100  // 250K samples/second
X#define SYSCTL_RCGC0_ADC0SPD_250K                                                                             0x00000100  
N#define SYSCTL_RCGC0_ADC0SPD_500K                                             \
N                                0x00000200  // 500K samples/second
X#define SYSCTL_RCGC0_ADC0SPD_500K                                                                             0x00000200  
N#define SYSCTL_RCGC0_ADC0SPD_1M 0x00000300  // 1M samples/second
N#define SYSCTL_RCGC0_HIB        0x00000040  // HIB Clock Gating Control
N#define SYSCTL_RCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating
N#define SYSCTL_RCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating
N#define SYSCTL_RCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control
N#define SYSCTL_RCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control
N#define SYSCTL_RCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control
N#define SYSCTL_RCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control
N#define SYSCTL_RCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control
N#define SYSCTL_RCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control
N#define SYSCTL_RCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control
N#define SYSCTL_RCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control
N#define SYSCTL_RCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control
N#define SYSCTL_RCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control
N#define SYSCTL_RCGC1_UART2      0x00000004  // UART2 Clock Gating Control
N#define SYSCTL_RCGC1_UART1      0x00000002  // UART1 Clock Gating Control
N#define SYSCTL_RCGC1_UART0      0x00000001  // UART0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGC2_USB0       0x00010000  // USB0 Clock Gating Control
N#define SYSCTL_RCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control
N#define SYSCTL_RCGC2_GPIOF      0x00000020  // Port F Clock Gating Control
N#define SYSCTL_RCGC2_GPIOE      0x00000010  // Port E Clock Gating Control
N#define SYSCTL_RCGC2_GPIOD      0x00000008  // Port D Clock Gating Control
N#define SYSCTL_RCGC2_GPIOC      0x00000004  // Port C Clock Gating Control
N#define SYSCTL_RCGC2_GPIOB      0x00000002  // Port B Clock Gating Control
N#define SYSCTL_RCGC2_GPIOA      0x00000001  // Port A Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control
N#define SYSCTL_SCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control
N#define SYSCTL_SCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control
N#define SYSCTL_SCGC0_PWM0       0x00100000  // PWM Clock Gating Control
N#define SYSCTL_SCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control
N#define SYSCTL_SCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_SCGC0_HIB        0x00000040  // HIB Clock Gating Control
N#define SYSCTL_SCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating
N#define SYSCTL_SCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating
N#define SYSCTL_SCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control
N#define SYSCTL_SCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control
N#define SYSCTL_SCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control
N#define SYSCTL_SCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control
N#define SYSCTL_SCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control
N#define SYSCTL_SCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control
N#define SYSCTL_SCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control
N#define SYSCTL_SCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control
N#define SYSCTL_SCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control
N#define SYSCTL_SCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control
N#define SYSCTL_SCGC1_UART2      0x00000004  // UART2 Clock Gating Control
N#define SYSCTL_SCGC1_UART1      0x00000002  // UART1 Clock Gating Control
N#define SYSCTL_SCGC1_UART0      0x00000001  // UART0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGC2_USB0       0x00010000  // USB0 Clock Gating Control
N#define SYSCTL_SCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control
N#define SYSCTL_SCGC2_GPIOF      0x00000020  // Port F Clock Gating Control
N#define SYSCTL_SCGC2_GPIOE      0x00000010  // Port E Clock Gating Control
N#define SYSCTL_SCGC2_GPIOD      0x00000008  // Port D Clock Gating Control
N#define SYSCTL_SCGC2_GPIOC      0x00000004  // Port C Clock Gating Control
N#define SYSCTL_SCGC2_GPIOB      0x00000002  // Port B Clock Gating Control
N#define SYSCTL_SCGC2_GPIOA      0x00000001  // Port A Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGC0 register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control
N#define SYSCTL_DCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control
N#define SYSCTL_DCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control
N#define SYSCTL_DCGC0_PWM0       0x00100000  // PWM Clock Gating Control
N#define SYSCTL_DCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control
N#define SYSCTL_DCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control
N#define SYSCTL_DCGC0_HIB        0x00000040  // HIB Clock Gating Control
N#define SYSCTL_DCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGC1 register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating
N#define SYSCTL_DCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating
N#define SYSCTL_DCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control
N#define SYSCTL_DCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control
N#define SYSCTL_DCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control
N#define SYSCTL_DCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control
N#define SYSCTL_DCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control
N#define SYSCTL_DCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control
N#define SYSCTL_DCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control
N#define SYSCTL_DCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control
N#define SYSCTL_DCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control
N#define SYSCTL_DCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control
N#define SYSCTL_DCGC1_UART2      0x00000004  // UART2 Clock Gating Control
N#define SYSCTL_DCGC1_UART1      0x00000002  // UART1 Clock Gating Control
N#define SYSCTL_DCGC1_UART0      0x00000001  // UART0 Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGC2 register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGC2_USB0       0x00010000  // USB0 Clock Gating Control
N#define SYSCTL_DCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control
N#define SYSCTL_DCGC2_GPIOF      0x00000020  // Port F Clock Gating Control
N#define SYSCTL_DCGC2_GPIOE      0x00000010  // Port E Clock Gating Control
N#define SYSCTL_DCGC2_GPIOD      0x00000008  // Port D Clock Gating Control
N#define SYSCTL_DCGC2_GPIOC      0x00000004  // Port C Clock Gating Control
N#define SYSCTL_DCGC2_GPIOB      0x00000002  // Port B Clock Gating Control
N#define SYSCTL_DCGC2_GPIOA      0x00000001  // Port A Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DSLPCLKCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DSLPCLKCFG_D_M   0x1F800000  // Divider Field Override
N#define SYSCTL_DSLPCLKCFG_O_M   0x00000070  // Clock Source
N#define SYSCTL_DSLPCLKCFG_O_IGN 0x00000000  // MOSC
N#define SYSCTL_DSLPCLKCFG_O_IO  0x00000010  // PIOSC
N#define SYSCTL_DSLPCLKCFG_O_30  0x00000030  // LFIOSC
N#define SYSCTL_DSLPCLKCFG_O_32  0x00000070  // 32.768 kHz
N#define SYSCTL_DSLPCLKCFG_PIOSCPD                                             \
N                                0x00000002  // PIOSC Power Down Request
X#define SYSCTL_DSLPCLKCFG_PIOSCPD                                                                             0x00000002  
N#define SYSCTL_DSLPCLKCFG_D_S   23
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SYSPROP register.
N//
N//*****************************************************************************
N#define SYSCTL_SYSPROP_FPU      0x00000001  // FPU Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PIOSCCAL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PIOSCCAL_UTEN    0x80000000  // Use User Trim Value
N#define SYSCTL_PIOSCCAL_CAL     0x00000200  // Start Calibration
N#define SYSCTL_PIOSCCAL_UPDATE  0x00000100  // Update Trim
N#define SYSCTL_PIOSCCAL_UT_M    0x0000007F  // User Trim Value
N#define SYSCTL_PIOSCCAL_UT_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PIOSCSTAT
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PIOSCSTAT_DT_M   0x007F0000  // Default Trim Value
N#define SYSCTL_PIOSCSTAT_CR_M   0x00000300  // Calibration Result
N#define SYSCTL_PIOSCSTAT_CRNONE 0x00000000  // Calibration has not been
N                                            // attempted
N#define SYSCTL_PIOSCSTAT_CRPASS 0x00000100  // The last calibration operation
N                                            // completed to meet 1% accuracy
N#define SYSCTL_PIOSCSTAT_CRFAIL 0x00000200  // The last calibration operation
N                                            // failed to meet 1% accuracy
N#define SYSCTL_PIOSCSTAT_CT_M   0x0000007F  // Calibration Trim Value
N#define SYSCTL_PIOSCSTAT_DT_S   16
N#define SYSCTL_PIOSCSTAT_CT_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PLLFREQ0
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PLLFREQ0_MFRAC_M 0x000FFC00  // PLL M Fractional Value
N#define SYSCTL_PLLFREQ0_MINT_M  0x000003FF  // PLL M Integer Value
N#define SYSCTL_PLLFREQ0_MFRAC_S 10
N#define SYSCTL_PLLFREQ0_MINT_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PLLFREQ1
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PLLFREQ1_Q_M     0x00001F00  // PLL Q Value
N#define SYSCTL_PLLFREQ1_N_M     0x0000001F  // PLL N Value
N#define SYSCTL_PLLFREQ1_Q_S     8
N#define SYSCTL_PLLFREQ1_N_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PLLSTAT register.
N//
N//*****************************************************************************
N#define SYSCTL_PLLSTAT_LOCK     0x00000001  // PLL Lock
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SLPPWRCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SLPPWRCFG_FLASHPM_M                                            \
N                                0x00000030  // Flash Power Modes
X#define SYSCTL_SLPPWRCFG_FLASHPM_M                                                                            0x00000030  
N#define SYSCTL_SLPPWRCFG_FLASHPM_NRM                                          \
N                                0x00000000  // Active Mode
X#define SYSCTL_SLPPWRCFG_FLASHPM_NRM                                                                          0x00000000  
N#define SYSCTL_SLPPWRCFG_FLASHPM_SLP                                          \
N                                0x00000020  // Low Power Mode
X#define SYSCTL_SLPPWRCFG_FLASHPM_SLP                                                                          0x00000020  
N#define SYSCTL_SLPPWRCFG_SRAMPM_M                                             \
N                                0x00000003  // SRAM Power Modes
X#define SYSCTL_SLPPWRCFG_SRAMPM_M                                                                             0x00000003  
N#define SYSCTL_SLPPWRCFG_SRAMPM_NRM                                           \
N                                0x00000000  // Active Mode
X#define SYSCTL_SLPPWRCFG_SRAMPM_NRM                                                                           0x00000000  
N#define SYSCTL_SLPPWRCFG_SRAMPM_SBY                                           \
N                                0x00000001  // Standby Mode
X#define SYSCTL_SLPPWRCFG_SRAMPM_SBY                                                                           0x00000001  
N#define SYSCTL_SLPPWRCFG_SRAMPM_LP                                            \
N                                0x00000003  // Low Power Mode
X#define SYSCTL_SLPPWRCFG_SRAMPM_LP                                                                            0x00000003  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DSLPPWRCFG
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DSLPPWRCFG_FLASHPM_M                                           \
N                                0x00000030  // Flash Power Modes
X#define SYSCTL_DSLPPWRCFG_FLASHPM_M                                                                           0x00000030  
N#define SYSCTL_DSLPPWRCFG_FLASHPM_NRM                                         \
N                                0x00000000  // Active Mode
X#define SYSCTL_DSLPPWRCFG_FLASHPM_NRM                                                                         0x00000000  
N#define SYSCTL_DSLPPWRCFG_FLASHPM_SLP                                         \
N                                0x00000020  // Low Power Mode
X#define SYSCTL_DSLPPWRCFG_FLASHPM_SLP                                                                         0x00000020  
N#define SYSCTL_DSLPPWRCFG_SRAMPM_M                                            \
N                                0x00000003  // SRAM Power Modes
X#define SYSCTL_DSLPPWRCFG_SRAMPM_M                                                                            0x00000003  
N#define SYSCTL_DSLPPWRCFG_SRAMPM_NRM                                          \
N                                0x00000000  // Active Mode
X#define SYSCTL_DSLPPWRCFG_SRAMPM_NRM                                                                          0x00000000  
N#define SYSCTL_DSLPPWRCFG_SRAMPM_SBY                                          \
N                                0x00000001  // Standby Mode
X#define SYSCTL_DSLPPWRCFG_SRAMPM_SBY                                                                          0x00000001  
N#define SYSCTL_DSLPPWRCFG_SRAMPM_LP                                           \
N                                0x00000003  // Low Power Mode
X#define SYSCTL_DSLPPWRCFG_SRAMPM_LP                                                                           0x00000003  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DC9 register.
N//
N//*****************************************************************************
N#define SYSCTL_DC9_ADC1DC7      0x00800000  // ADC1 DC7 Present
N#define SYSCTL_DC9_ADC1DC6      0x00400000  // ADC1 DC6 Present
N#define SYSCTL_DC9_ADC1DC5      0x00200000  // ADC1 DC5 Present
N#define SYSCTL_DC9_ADC1DC4      0x00100000  // ADC1 DC4 Present
N#define SYSCTL_DC9_ADC1DC3      0x00080000  // ADC1 DC3 Present
N#define SYSCTL_DC9_ADC1DC2      0x00040000  // ADC1 DC2 Present
N#define SYSCTL_DC9_ADC1DC1      0x00020000  // ADC1 DC1 Present
N#define SYSCTL_DC9_ADC1DC0      0x00010000  // ADC1 DC0 Present
N#define SYSCTL_DC9_ADC0DC7      0x00000080  // ADC0 DC7 Present
N#define SYSCTL_DC9_ADC0DC6      0x00000040  // ADC0 DC6 Present
N#define SYSCTL_DC9_ADC0DC5      0x00000020  // ADC0 DC5 Present
N#define SYSCTL_DC9_ADC0DC4      0x00000010  // ADC0 DC4 Present
N#define SYSCTL_DC9_ADC0DC3      0x00000008  // ADC0 DC3 Present
N#define SYSCTL_DC9_ADC0DC2      0x00000004  // ADC0 DC2 Present
N#define SYSCTL_DC9_ADC0DC1      0x00000002  // ADC0 DC1 Present
N#define SYSCTL_DC9_ADC0DC0      0x00000001  // ADC0 DC0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_NVMSTAT register.
N//
N//*****************************************************************************
N#define SYSCTL_NVMSTAT_FWB      0x00000001  // 32 Word Flash Write Buffer
N                                            // Available
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_LDOSPCTL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_LDOSPCTL_VADJEN  0x80000000  // Voltage Adjust Enable
N#define SYSCTL_LDOSPCTL_VLDO_M  0x000000FF  // LDO Output Voltage
N#define SYSCTL_LDOSPCTL_VLDO_0_90V                                            \
N                                0x00000012  // 0.90 V
X#define SYSCTL_LDOSPCTL_VLDO_0_90V                                                                            0x00000012  
N#define SYSCTL_LDOSPCTL_VLDO_0_95V                                            \
N                                0x00000013  // 0.95 V
X#define SYSCTL_LDOSPCTL_VLDO_0_95V                                                                            0x00000013  
N#define SYSCTL_LDOSPCTL_VLDO_1_00V                                            \
N                                0x00000014  // 1.00 V
X#define SYSCTL_LDOSPCTL_VLDO_1_00V                                                                            0x00000014  
N#define SYSCTL_LDOSPCTL_VLDO_1_05V                                            \
N                                0x00000015  // 1.05 V
X#define SYSCTL_LDOSPCTL_VLDO_1_05V                                                                            0x00000015  
N#define SYSCTL_LDOSPCTL_VLDO_1_10V                                            \
N                                0x00000016  // 1.10 V
X#define SYSCTL_LDOSPCTL_VLDO_1_10V                                                                            0x00000016  
N#define SYSCTL_LDOSPCTL_VLDO_1_15V                                            \
N                                0x00000017  // 1.15 V
X#define SYSCTL_LDOSPCTL_VLDO_1_15V                                                                            0x00000017  
N#define SYSCTL_LDOSPCTL_VLDO_1_20V                                            \
N                                0x00000018  // 1.20 V
X#define SYSCTL_LDOSPCTL_VLDO_1_20V                                                                            0x00000018  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_LDODPCTL
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_LDODPCTL_VADJEN  0x80000000  // Voltage Adjust Enable
N#define SYSCTL_LDODPCTL_VLDO_M  0x000000FF  // LDO Output Voltage
N#define SYSCTL_LDODPCTL_VLDO_0_90V                                            \
N                                0x00000012  // 0.90 V
X#define SYSCTL_LDODPCTL_VLDO_0_90V                                                                            0x00000012  
N#define SYSCTL_LDODPCTL_VLDO_0_95V                                            \
N                                0x00000013  // 0.95 V
X#define SYSCTL_LDODPCTL_VLDO_0_95V                                                                            0x00000013  
N#define SYSCTL_LDODPCTL_VLDO_1_00V                                            \
N                                0x00000014  // 1.00 V
X#define SYSCTL_LDODPCTL_VLDO_1_00V                                                                            0x00000014  
N#define SYSCTL_LDODPCTL_VLDO_1_05V                                            \
N                                0x00000015  // 1.05 V
X#define SYSCTL_LDODPCTL_VLDO_1_05V                                                                            0x00000015  
N#define SYSCTL_LDODPCTL_VLDO_1_10V                                            \
N                                0x00000016  // 1.10 V
X#define SYSCTL_LDODPCTL_VLDO_1_10V                                                                            0x00000016  
N#define SYSCTL_LDODPCTL_VLDO_1_15V                                            \
N                                0x00000017  // 1.15 V
X#define SYSCTL_LDODPCTL_VLDO_1_15V                                                                            0x00000017  
N#define SYSCTL_LDODPCTL_VLDO_1_20V                                            \
N                                0x00000018  // 1.20 V
X#define SYSCTL_LDODPCTL_VLDO_1_20V                                                                            0x00000018  
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPWD register.
N//
N//*****************************************************************************
N#define SYSCTL_PPWD_P1          0x00000002  // Watchdog Timer 1 Present
N#define SYSCTL_PPWD_P0          0x00000001  // Watchdog Timer 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_PPTIMER_P5       0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Present
N#define SYSCTL_PPTIMER_P4       0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Present
N#define SYSCTL_PPTIMER_P3       0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Present
N#define SYSCTL_PPTIMER_P2       0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Present
N#define SYSCTL_PPTIMER_P1       0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Present
N#define SYSCTL_PPTIMER_P0       0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_PPGPIO_P14       0x00004000  // GPIO Port Q Present
N#define SYSCTL_PPGPIO_P13       0x00002000  // GPIO Port P Present
N#define SYSCTL_PPGPIO_P12       0x00001000  // GPIO Port N Present
N#define SYSCTL_PPGPIO_P11       0x00000800  // GPIO Port M Present
N#define SYSCTL_PPGPIO_P10       0x00000400  // GPIO Port L Present
N#define SYSCTL_PPGPIO_P9        0x00000200  // GPIO Port K Present
N#define SYSCTL_PPGPIO_P8        0x00000100  // GPIO Port J Present
N#define SYSCTL_PPGPIO_P7        0x00000080  // GPIO Port H Present
N#define SYSCTL_PPGPIO_P6        0x00000040  // GPIO Port G Present
N#define SYSCTL_PPGPIO_P5        0x00000020  // GPIO Port F Present
N#define SYSCTL_PPGPIO_P4        0x00000010  // GPIO Port E Present
N#define SYSCTL_PPGPIO_P3        0x00000008  // GPIO Port D Present
N#define SYSCTL_PPGPIO_P2        0x00000004  // GPIO Port C Present
N#define SYSCTL_PPGPIO_P1        0x00000002  // GPIO Port B Present
N#define SYSCTL_PPGPIO_P0        0x00000001  // GPIO Port A Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_PPDMA_P0         0x00000001  // uDMA Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_PPHIB_P0         0x00000001  // Hibernation Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPUART register.
N//
N//*****************************************************************************
N#define SYSCTL_PPUART_P7        0x00000080  // UART Module 7 Present
N#define SYSCTL_PPUART_P6        0x00000040  // UART Module 6 Present
N#define SYSCTL_PPUART_P5        0x00000020  // UART Module 5 Present
N#define SYSCTL_PPUART_P4        0x00000010  // UART Module 4 Present
N#define SYSCTL_PPUART_P3        0x00000008  // UART Module 3 Present
N#define SYSCTL_PPUART_P2        0x00000004  // UART Module 2 Present
N#define SYSCTL_PPUART_P1        0x00000002  // UART Module 1 Present
N#define SYSCTL_PPUART_P0        0x00000001  // UART Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_PPSSI_P3         0x00000008  // SSI Module 3 Present
N#define SYSCTL_PPSSI_P2         0x00000004  // SSI Module 2 Present
N#define SYSCTL_PPSSI_P1         0x00000002  // SSI Module 1 Present
N#define SYSCTL_PPSSI_P0         0x00000001  // SSI Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_PPI2C_P5         0x00000020  // I2C Module 5 Present
N#define SYSCTL_PPI2C_P4         0x00000010  // I2C Module 4 Present
N#define SYSCTL_PPI2C_P3         0x00000008  // I2C Module 3 Present
N#define SYSCTL_PPI2C_P2         0x00000004  // I2C Module 2 Present
N#define SYSCTL_PPI2C_P1         0x00000002  // I2C Module 1 Present
N#define SYSCTL_PPI2C_P0         0x00000001  // I2C Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_PPUSB_P0         0x00000001  // USB Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PPCAN_P1         0x00000002  // CAN Module 1 Present
N#define SYSCTL_PPCAN_P0         0x00000001  // CAN Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPADC register.
N//
N//*****************************************************************************
N#define SYSCTL_PPADC_P1         0x00000002  // ADC Module 1 Present
N#define SYSCTL_PPADC_P0         0x00000001  // ADC Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_PPACMP_P0        0x00000001  // Analog Comparator Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_PPPWM_P1         0x00000002  // PWM Module 1 Present
N#define SYSCTL_PPPWM_P0         0x00000001  // PWM Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_PPQEI_P1         0x00000002  // QEI Module 1 Present
N#define SYSCTL_PPQEI_P0         0x00000001  // QEI Module 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PPEEPROM_P0      0x00000001  // EEPROM Module Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PPWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PPWTIMER_P5      0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Present
N#define SYSCTL_PPWTIMER_P4      0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Present
N#define SYSCTL_PPWTIMER_P3      0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Present
N#define SYSCTL_PPWTIMER_P2      0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Present
N#define SYSCTL_PPWTIMER_P1      0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Present
N#define SYSCTL_PPWTIMER_P0      0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Present
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRWD register.
N//
N//*****************************************************************************
N#define SYSCTL_SRWD_R1          0x00000002  // Watchdog Timer 1 Software Reset
N#define SYSCTL_SRWD_R0          0x00000001  // Watchdog Timer 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_SRTIMER_R5       0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Software Reset
N#define SYSCTL_SRTIMER_R4       0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Software Reset
N#define SYSCTL_SRTIMER_R3       0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Software Reset
N#define SYSCTL_SRTIMER_R2       0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Software Reset
N#define SYSCTL_SRTIMER_R1       0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Software Reset
N#define SYSCTL_SRTIMER_R0       0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_SRGPIO_R5        0x00000020  // GPIO Port F Software Reset
N#define SYSCTL_SRGPIO_R4        0x00000010  // GPIO Port E Software Reset
N#define SYSCTL_SRGPIO_R3        0x00000008  // GPIO Port D Software Reset
N#define SYSCTL_SRGPIO_R2        0x00000004  // GPIO Port C Software Reset
N#define SYSCTL_SRGPIO_R1        0x00000002  // GPIO Port B Software Reset
N#define SYSCTL_SRGPIO_R0        0x00000001  // GPIO Port A Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_SRDMA_R0         0x00000001  // uDMA Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_SRHIB_R0         0x00000001  // Hibernation Module Software
N                                            // Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRUART register.
N//
N//*****************************************************************************
N#define SYSCTL_SRUART_R7        0x00000080  // UART Module 7 Software Reset
N#define SYSCTL_SRUART_R6        0x00000040  // UART Module 6 Software Reset
N#define SYSCTL_SRUART_R5        0x00000020  // UART Module 5 Software Reset
N#define SYSCTL_SRUART_R4        0x00000010  // UART Module 4 Software Reset
N#define SYSCTL_SRUART_R3        0x00000008  // UART Module 3 Software Reset
N#define SYSCTL_SRUART_R2        0x00000004  // UART Module 2 Software Reset
N#define SYSCTL_SRUART_R1        0x00000002  // UART Module 1 Software Reset
N#define SYSCTL_SRUART_R0        0x00000001  // UART Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_SRSSI_R3         0x00000008  // SSI Module 3 Software Reset
N#define SYSCTL_SRSSI_R2         0x00000004  // SSI Module 2 Software Reset
N#define SYSCTL_SRSSI_R1         0x00000002  // SSI Module 1 Software Reset
N#define SYSCTL_SRSSI_R0         0x00000001  // SSI Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_SRI2C_R3         0x00000008  // I2C Module 3 Software Reset
N#define SYSCTL_SRI2C_R2         0x00000004  // I2C Module 2 Software Reset
N#define SYSCTL_SRI2C_R1         0x00000002  // I2C Module 1 Software Reset
N#define SYSCTL_SRI2C_R0         0x00000001  // I2C Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_SRUSB_R0         0x00000001  // USB Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_SRCAN_R1         0x00000002  // CAN Module 1 Software Reset
N#define SYSCTL_SRCAN_R0         0x00000001  // CAN Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRADC register.
N//
N//*****************************************************************************
N#define SYSCTL_SRADC_R1         0x00000002  // ADC Module 1 Software Reset
N#define SYSCTL_SRADC_R0         0x00000001  // ADC Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_SRACMP_R0        0x00000001  // Analog Comparator Module 0
N                                            // Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_SRPWM_R1         0x00000002  // PWM Module 1 Software Reset
N#define SYSCTL_SRPWM_R0         0x00000001  // PWM Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_SRQEI_R1         0x00000002  // QEI Module 1 Software Reset
N#define SYSCTL_SRQEI_R0         0x00000001  // QEI Module 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SREEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SREEPROM_R0      0x00000001  // EEPROM Module Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SRWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SRWTIMER_R5      0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Software Reset
N#define SYSCTL_SRWTIMER_R4      0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Software Reset
N#define SYSCTL_SRWTIMER_R3      0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Software Reset
N#define SYSCTL_SRWTIMER_R2      0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Software Reset
N#define SYSCTL_SRWTIMER_R1      0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Software Reset
N#define SYSCTL_SRWTIMER_R0      0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Software Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCWD_R1        0x00000002  // Watchdog Timer 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCWD_R0        0x00000001  // Watchdog Timer 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCTIMER_R5     0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R4     0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R3     0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R2     0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R1     0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Run Mode Clock Gating Control
N#define SYSCTL_RCGCTIMER_R0     0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Run Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCGPIO
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCGPIO_R5      0x00000020  // GPIO Port F Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R4      0x00000010  // GPIO Port E Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R3      0x00000008  // GPIO Port D Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R2      0x00000004  // GPIO Port C Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R1      0x00000002  // GPIO Port B Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCGPIO_R0      0x00000001  // GPIO Port A Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCDMA_R0       0x00000001  // uDMA Module Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCHIB_R0       0x00000001  // Hibernation Module Run Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCUART
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCUART_R7      0x00000080  // UART Module 7 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R6      0x00000040  // UART Module 6 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R5      0x00000020  // UART Module 5 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R4      0x00000010  // UART Module 4 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R3      0x00000008  // UART Module 3 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R2      0x00000004  // UART Module 2 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R1      0x00000002  // UART Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCUART_R0      0x00000001  // UART Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCSSI_R3       0x00000008  // SSI Module 3 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCSSI_R2       0x00000004  // SSI Module 2 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCSSI_R1       0x00000002  // SSI Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCSSI_R0       0x00000001  // SSI Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCI2C_R3       0x00000008  // I2C Module 3 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R2       0x00000004  // I2C Module 2 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R1       0x00000002  // I2C Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCI2C_R0       0x00000001  // I2C Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCUSB_R0       0x00000001  // USB Module Run Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCCAN_R1       0x00000002  // CAN Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCCAN_R0       0x00000001  // CAN Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCADC_R1       0x00000002  // ADC Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCADC_R0       0x00000001  // ADC Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCACMP
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCACMP_R0      0x00000001  // Analog Comparator Module 0 Run
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCPWM_R1       0x00000002  // PWM Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCPWM_R0       0x00000001  // PWM Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCQEI_R1       0x00000002  // QEI Module 1 Run Mode Clock
N                                            // Gating Control
N#define SYSCTL_RCGCQEI_R0       0x00000001  // QEI Module 0 Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCEEPROM_R0    0x00000001  // EEPROM Module Run Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_RCGCWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_RCGCWTIMER_R5    0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R4    0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R3    0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R2    0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R1    0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Run Mode Clock Gating
N                                            // Control
N#define SYSCTL_RCGCWTIMER_R0    0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Run Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCWD_S1        0x00000002  // Watchdog Timer 1 Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_SCGCWD_S0        0x00000001  // Watchdog Timer 0 Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCTIMER_S5     0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S4     0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S3     0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S2     0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S1     0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCTIMER_S0     0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCGPIO
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCGPIO_S5      0x00000020  // GPIO Port F Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S4      0x00000010  // GPIO Port E Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S3      0x00000008  // GPIO Port D Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S2      0x00000004  // GPIO Port C Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S1      0x00000002  // GPIO Port B Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCGPIO_S0      0x00000001  // GPIO Port A Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCDMA_S0       0x00000001  // uDMA Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCHIB_S0       0x00000001  // Hibernation Module Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCUART
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCUART_S7      0x00000080  // UART Module 7 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S6      0x00000040  // UART Module 6 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S5      0x00000020  // UART Module 5 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S4      0x00000010  // UART Module 4 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S3      0x00000008  // UART Module 3 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S2      0x00000004  // UART Module 2 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S1      0x00000002  // UART Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCUART_S0      0x00000001  // UART Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCSSI_S3       0x00000008  // SSI Module 3 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCSSI_S2       0x00000004  // SSI Module 2 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCSSI_S1       0x00000002  // SSI Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCSSI_S0       0x00000001  // SSI Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCI2C_S3       0x00000008  // I2C Module 3 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S2       0x00000004  // I2C Module 2 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S1       0x00000002  // I2C Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCI2C_S0       0x00000001  // I2C Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCUSB_S0       0x00000001  // USB Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCCAN_S1       0x00000002  // CAN Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCCAN_S0       0x00000001  // CAN Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCADC_S1       0x00000002  // ADC Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCADC_S0       0x00000001  // ADC Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCACMP
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCACMP_S0      0x00000001  // Analog Comparator Module 0 Sleep
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCPWM_S1       0x00000002  // PWM Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCPWM_S0       0x00000001  // PWM Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCQEI_S1       0x00000002  // QEI Module 1 Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_SCGCQEI_S0       0x00000001  // QEI Module 0 Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCEEPROM_S0    0x00000001  // EEPROM Module Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_SCGCWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_SCGCWTIMER_S5    0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S4    0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S3    0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S2    0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S1    0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_SCGCWTIMER_S0    0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCWD register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCWD_D1        0x00000002  // Watchdog Timer 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCWD_D0        0x00000001  // Watchdog Timer 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCTIMER_D5     0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D4     0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D3     0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D2     0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D1     0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Deep-Sleep Mode Clock Gating
N                                            // Control
N#define SYSCTL_DCGCTIMER_D0     0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Deep-Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCGPIO
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCGPIO_D5      0x00000020  // GPIO Port F Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D4      0x00000010  // GPIO Port E Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D3      0x00000008  // GPIO Port D Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D2      0x00000004  // GPIO Port C Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D1      0x00000002  // GPIO Port B Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCGPIO_D0      0x00000001  // GPIO Port A Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCDMA_D0       0x00000001  // uDMA Module Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCHIB_D0       0x00000001  // Hibernation Module Deep-Sleep
N                                            // Mode Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCUART
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCUART_D7      0x00000080  // UART Module 7 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D6      0x00000040  // UART Module 6 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D5      0x00000020  // UART Module 5 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D4      0x00000010  // UART Module 4 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D3      0x00000008  // UART Module 3 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D2      0x00000004  // UART Module 2 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D1      0x00000002  // UART Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCUART_D0      0x00000001  // UART Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCSSI_D3       0x00000008  // SSI Module 3 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCSSI_D2       0x00000004  // SSI Module 2 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCSSI_D1       0x00000002  // SSI Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCSSI_D0       0x00000001  // SSI Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCI2C_D3       0x00000008  // I2C Module 3 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D2       0x00000004  // I2C Module 2 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D1       0x00000002  // I2C Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCI2C_D0       0x00000001  // I2C Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCUSB_D0       0x00000001  // USB Module Deep-Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCCAN_D1       0x00000002  // CAN Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCCAN_D0       0x00000001  // CAN Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCADC register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCADC_D1       0x00000002  // ADC Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCADC_D0       0x00000001  // ADC Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCACMP
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCACMP_D0      0x00000001  // Analog Comparator Module 0
N                                            // Deep-Sleep Mode Clock Gating
N                                            // Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCPWM_D1       0x00000002  // PWM Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCPWM_D0       0x00000001  // PWM Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCQEI_D1       0x00000002  // QEI Module 1 Deep-Sleep Mode
N                                            // Clock Gating Control
N#define SYSCTL_DCGCQEI_D0       0x00000001  // QEI Module 0 Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCEEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCEEPROM_D0    0x00000001  // EEPROM Module Deep-Sleep Mode
N                                            // Clock Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_DCGCWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_DCGCWTIMER_D5    0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D4    0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D3    0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D2    0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D1    0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Deep-Sleep Mode Clock
N                                            // Gating Control
N#define SYSCTL_DCGCWTIMER_D0    0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Deep-Sleep Mode Clock
N                                            // Gating Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRWD register.
N//
N//*****************************************************************************
N#define SYSCTL_PRWD_R1          0x00000002  // Watchdog Timer 1 Peripheral
N                                            // Ready
N#define SYSCTL_PRWD_R0          0x00000001  // Watchdog Timer 0 Peripheral
N                                            // Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRTIMER register.
N//
N//*****************************************************************************
N#define SYSCTL_PRTIMER_R5       0x00000020  // 16/32-Bit General-Purpose Timer
N                                            // 5 Peripheral Ready
N#define SYSCTL_PRTIMER_R4       0x00000010  // 16/32-Bit General-Purpose Timer
N                                            // 4 Peripheral Ready
N#define SYSCTL_PRTIMER_R3       0x00000008  // 16/32-Bit General-Purpose Timer
N                                            // 3 Peripheral Ready
N#define SYSCTL_PRTIMER_R2       0x00000004  // 16/32-Bit General-Purpose Timer
N                                            // 2 Peripheral Ready
N#define SYSCTL_PRTIMER_R1       0x00000002  // 16/32-Bit General-Purpose Timer
N                                            // 1 Peripheral Ready
N#define SYSCTL_PRTIMER_R0       0x00000001  // 16/32-Bit General-Purpose Timer
N                                            // 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRGPIO register.
N//
N//*****************************************************************************
N#define SYSCTL_PRGPIO_R5        0x00000020  // GPIO Port F Peripheral Ready
N#define SYSCTL_PRGPIO_R4        0x00000010  // GPIO Port E Peripheral Ready
N#define SYSCTL_PRGPIO_R3        0x00000008  // GPIO Port D Peripheral Ready
N#define SYSCTL_PRGPIO_R2        0x00000004  // GPIO Port C Peripheral Ready
N#define SYSCTL_PRGPIO_R1        0x00000002  // GPIO Port B Peripheral Ready
N#define SYSCTL_PRGPIO_R0        0x00000001  // GPIO Port A Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRDMA register.
N//
N//*****************************************************************************
N#define SYSCTL_PRDMA_R0         0x00000001  // uDMA Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRHIB register.
N//
N//*****************************************************************************
N#define SYSCTL_PRHIB_R0         0x00000001  // Hibernation Module Peripheral
N                                            // Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRUART register.
N//
N//*****************************************************************************
N#define SYSCTL_PRUART_R7        0x00000080  // UART Module 7 Peripheral Ready
N#define SYSCTL_PRUART_R6        0x00000040  // UART Module 6 Peripheral Ready
N#define SYSCTL_PRUART_R5        0x00000020  // UART Module 5 Peripheral Ready
N#define SYSCTL_PRUART_R4        0x00000010  // UART Module 4 Peripheral Ready
N#define SYSCTL_PRUART_R3        0x00000008  // UART Module 3 Peripheral Ready
N#define SYSCTL_PRUART_R2        0x00000004  // UART Module 2 Peripheral Ready
N#define SYSCTL_PRUART_R1        0x00000002  // UART Module 1 Peripheral Ready
N#define SYSCTL_PRUART_R0        0x00000001  // UART Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRSSI register.
N//
N//*****************************************************************************
N#define SYSCTL_PRSSI_R3         0x00000008  // SSI Module 3 Peripheral Ready
N#define SYSCTL_PRSSI_R2         0x00000004  // SSI Module 2 Peripheral Ready
N#define SYSCTL_PRSSI_R1         0x00000002  // SSI Module 1 Peripheral Ready
N#define SYSCTL_PRSSI_R0         0x00000001  // SSI Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRI2C register.
N//
N//*****************************************************************************
N#define SYSCTL_PRI2C_R3         0x00000008  // I2C Module 3 Peripheral Ready
N#define SYSCTL_PRI2C_R2         0x00000004  // I2C Module 2 Peripheral Ready
N#define SYSCTL_PRI2C_R1         0x00000002  // I2C Module 1 Peripheral Ready
N#define SYSCTL_PRI2C_R0         0x00000001  // I2C Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRUSB register.
N//
N//*****************************************************************************
N#define SYSCTL_PRUSB_R0         0x00000001  // USB Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRCAN register.
N//
N//*****************************************************************************
N#define SYSCTL_PRCAN_R1         0x00000002  // CAN Module 1 Peripheral Ready
N#define SYSCTL_PRCAN_R0         0x00000001  // CAN Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRADC register.
N//
N//*****************************************************************************
N#define SYSCTL_PRADC_R1         0x00000002  // ADC Module 1 Peripheral Ready
N#define SYSCTL_PRADC_R0         0x00000001  // ADC Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRACMP register.
N//
N//*****************************************************************************
N#define SYSCTL_PRACMP_R0        0x00000001  // Analog Comparator Module 0
N                                            // Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRPWM register.
N//
N//*****************************************************************************
N#define SYSCTL_PRPWM_R1         0x00000002  // PWM Module 1 Peripheral Ready
N#define SYSCTL_PRPWM_R0         0x00000001  // PWM Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRQEI register.
N//
N//*****************************************************************************
N#define SYSCTL_PRQEI_R1         0x00000002  // QEI Module 1 Peripheral Ready
N#define SYSCTL_PRQEI_R0         0x00000001  // QEI Module 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PREEPROM
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PREEPROM_R0      0x00000001  // EEPROM Module Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the SYSCTL_PRWTIMER
N// register.
N//
N//*****************************************************************************
N#define SYSCTL_PRWTIMER_R5      0x00000020  // 32/64-Bit Wide General-Purpose
N                                            // Timer 5 Peripheral Ready
N#define SYSCTL_PRWTIMER_R4      0x00000010  // 32/64-Bit Wide General-Purpose
N                                            // Timer 4 Peripheral Ready
N#define SYSCTL_PRWTIMER_R3      0x00000008  // 32/64-Bit Wide General-Purpose
N                                            // Timer 3 Peripheral Ready
N#define SYSCTL_PRWTIMER_R2      0x00000004  // 32/64-Bit Wide General-Purpose
N                                            // Timer 2 Peripheral Ready
N#define SYSCTL_PRWTIMER_R1      0x00000002  // 32/64-Bit Wide General-Purpose
N                                            // Timer 1 Peripheral Ready
N#define SYSCTL_PRWTIMER_R0      0x00000001  // 32/64-Bit Wide General-Purpose
N                                            // Timer 0 Peripheral Ready
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_STAT register.
N//
N//*****************************************************************************
N#define UDMA_STAT_DMACHANS_M    0x001F0000  // Available uDMA Channels Minus 1
N#define UDMA_STAT_STATE_M       0x000000F0  // Control State Machine Status
N#define UDMA_STAT_STATE_IDLE    0x00000000  // Idle
N#define UDMA_STAT_STATE_RD_CTRL 0x00000010  // Reading channel controller data
N#define UDMA_STAT_STATE_RD_SRCENDP                                            \
N                                0x00000020  // Reading source end pointer
X#define UDMA_STAT_STATE_RD_SRCENDP                                                                            0x00000020  
N#define UDMA_STAT_STATE_RD_DSTENDP                                            \
N                                0x00000030  // Reading destination end pointer
X#define UDMA_STAT_STATE_RD_DSTENDP                                                                            0x00000030  
N#define UDMA_STAT_STATE_RD_SRCDAT                                             \
N                                0x00000040  // Reading source data
X#define UDMA_STAT_STATE_RD_SRCDAT                                                                             0x00000040  
N#define UDMA_STAT_STATE_WR_DSTDAT                                             \
N                                0x00000050  // Writing destination data
X#define UDMA_STAT_STATE_WR_DSTDAT                                                                             0x00000050  
N#define UDMA_STAT_STATE_WAIT    0x00000060  // Waiting for uDMA request to
N                                            // clear
N#define UDMA_STAT_STATE_WR_CTRL 0x00000070  // Writing channel controller data
N#define UDMA_STAT_STATE_STALL   0x00000080  // Stalled
N#define UDMA_STAT_STATE_DONE    0x00000090  // Done
N#define UDMA_STAT_STATE_UNDEF   0x000000A0  // Undefined
N#define UDMA_STAT_MASTEN        0x00000001  // Master Enable Status
N#define UDMA_STAT_DMACHANS_S    16
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_CFG register.
N//
N//*****************************************************************************
N#define UDMA_CFG_MASTEN         0x00000001  // Controller Master Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_CTLBASE register.
N//
N//*****************************************************************************
N#define UDMA_CTLBASE_ADDR_M     0xFFFFFC00  // Channel Control Base Address
N#define UDMA_CTLBASE_ADDR_S     10
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_ALTBASE register.
N//
N//*****************************************************************************
N#define UDMA_ALTBASE_ADDR_M     0xFFFFFFFF  // Alternate Channel Address
N                                            // Pointer
N#define UDMA_ALTBASE_ADDR_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_WAITSTAT register.
N//
N//*****************************************************************************
N#define UDMA_WAITSTAT_WAITREQ_M 0xFFFFFFFF  // Channel [n] Wait Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_SWREQ register.
N//
N//*****************************************************************************
N#define UDMA_SWREQ_M            0xFFFFFFFF  // Channel [n] Software Request
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_USEBURSTSET
N// register.
N//
N//*****************************************************************************
N#define UDMA_USEBURSTSET_SET_M  0xFFFFFFFF  // Channel [n] Useburst Set
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_USEBURSTCLR
N// register.
N//
N//*****************************************************************************
N#define UDMA_USEBURSTCLR_CLR_M  0xFFFFFFFF  // Channel [n] Useburst Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_REQMASKSET
N// register.
N//
N//*****************************************************************************
N#define UDMA_REQMASKSET_SET_M   0xFFFFFFFF  // Channel [n] Request Mask Set
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_REQMASKCLR
N// register.
N//
N//*****************************************************************************
N#define UDMA_REQMASKCLR_CLR_M   0xFFFFFFFF  // Channel [n] Request Mask Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_ENASET register.
N//
N//*****************************************************************************
N#define UDMA_ENASET_SET_M       0xFFFFFFFF  // Channel [n] Enable Set
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_ENACLR register.
N//
N//*****************************************************************************
N#define UDMA_ENACLR_CLR_M       0xFFFFFFFF  // Clear Channel [n] Enable Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_ALTSET register.
N//
N//*****************************************************************************
N#define UDMA_ALTSET_SET_M       0xFFFFFFFF  // Channel [n] Alternate Set
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_ALTCLR register.
N//
N//*****************************************************************************
N#define UDMA_ALTCLR_CLR_M       0xFFFFFFFF  // Channel [n] Alternate Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_PRIOSET register.
N//
N//*****************************************************************************
N#define UDMA_PRIOSET_SET_M      0xFFFFFFFF  // Channel [n] Priority Set
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_PRIOCLR register.
N//
N//*****************************************************************************
N#define UDMA_PRIOCLR_CLR_M      0xFFFFFFFF  // Channel [n] Priority Clear
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_ERRCLR register.
N//
N//*****************************************************************************
N#define UDMA_ERRCLR_ERRCLR      0x00000001  // uDMA Bus Error Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_CHASGN register.
N//
N//*****************************************************************************
N#define UDMA_CHASGN_M           0xFFFFFFFF  // Channel [n] Assignment Select
N#define UDMA_CHASGN_PRIMARY     0x00000000  // Use the primary channel
N                                            // assignment
N#define UDMA_CHASGN_SECONDARY   0x00000001  // Use the secondary channel
N                                            // assignment
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_CHIS register.
N//
N//*****************************************************************************
N#define UDMA_CHIS_M             0xFFFFFFFF  // Channel [n] Interrupt Status
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_CHMAP0 register.
N//
N//*****************************************************************************
N#define UDMA_CHMAP0_CH7SEL_M    0xF0000000  // uDMA Channel 7 Source Select
N#define UDMA_CHMAP0_CH6SEL_M    0x0F000000  // uDMA Channel 6 Source Select
N#define UDMA_CHMAP0_CH5SEL_M    0x00F00000  // uDMA Channel 5 Source Select
N#define UDMA_CHMAP0_CH4SEL_M    0x000F0000  // uDMA Channel 4 Source Select
N#define UDMA_CHMAP0_CH3SEL_M    0x0000F000  // uDMA Channel 3 Source Select
N#define UDMA_CHMAP0_CH2SEL_M    0x00000F00  // uDMA Channel 2 Source Select
N#define UDMA_CHMAP0_CH1SEL_M    0x000000F0  // uDMA Channel 1 Source Select
N#define UDMA_CHMAP0_CH0SEL_M    0x0000000F  // uDMA Channel 0 Source Select
N#define UDMA_CHMAP0_CH7SEL_S    28
N#define UDMA_CHMAP0_CH6SEL_S    24
N#define UDMA_CHMAP0_CH5SEL_S    20
N#define UDMA_CHMAP0_CH4SEL_S    16
N#define UDMA_CHMAP0_CH3SEL_S    12
N#define UDMA_CHMAP0_CH2SEL_S    8
N#define UDMA_CHMAP0_CH1SEL_S    4
N#define UDMA_CHMAP0_CH0SEL_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_CHMAP1 register.
N//
N//*****************************************************************************
N#define UDMA_CHMAP1_CH15SEL_M   0xF0000000  // uDMA Channel 15 Source Select
N#define UDMA_CHMAP1_CH14SEL_M   0x0F000000  // uDMA Channel 14 Source Select
N#define UDMA_CHMAP1_CH13SEL_M   0x00F00000  // uDMA Channel 13 Source Select
N#define UDMA_CHMAP1_CH12SEL_M   0x000F0000  // uDMA Channel 12 Source Select
N#define UDMA_CHMAP1_CH11SEL_M   0x0000F000  // uDMA Channel 11 Source Select
N#define UDMA_CHMAP1_CH10SEL_M   0x00000F00  // uDMA Channel 10 Source Select
N#define UDMA_CHMAP1_CH9SEL_M    0x000000F0  // uDMA Channel 9 Source Select
N#define UDMA_CHMAP1_CH8SEL_M    0x0000000F  // uDMA Channel 8 Source Select
N#define UDMA_CHMAP1_CH15SEL_S   28
N#define UDMA_CHMAP1_CH14SEL_S   24
N#define UDMA_CHMAP1_CH13SEL_S   20
N#define UDMA_CHMAP1_CH12SEL_S   16
N#define UDMA_CHMAP1_CH11SEL_S   12
N#define UDMA_CHMAP1_CH10SEL_S   8
N#define UDMA_CHMAP1_CH9SEL_S    4
N#define UDMA_CHMAP1_CH8SEL_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_CHMAP2 register.
N//
N//*****************************************************************************
N#define UDMA_CHMAP2_CH23SEL_M   0xF0000000  // uDMA Channel 23 Source Select
N#define UDMA_CHMAP2_CH22SEL_M   0x0F000000  // uDMA Channel 22 Source Select
N#define UDMA_CHMAP2_CH21SEL_M   0x00F00000  // uDMA Channel 21 Source Select
N#define UDMA_CHMAP2_CH20SEL_M   0x000F0000  // uDMA Channel 20 Source Select
N#define UDMA_CHMAP2_CH19SEL_M   0x0000F000  // uDMA Channel 19 Source Select
N#define UDMA_CHMAP2_CH18SEL_M   0x00000F00  // uDMA Channel 18 Source Select
N#define UDMA_CHMAP2_CH17SEL_M   0x000000F0  // uDMA Channel 17 Source Select
N#define UDMA_CHMAP2_CH16SEL_M   0x0000000F  // uDMA Channel 16 Source Select
N#define UDMA_CHMAP2_CH23SEL_S   28
N#define UDMA_CHMAP2_CH22SEL_S   24
N#define UDMA_CHMAP2_CH21SEL_S   20
N#define UDMA_CHMAP2_CH20SEL_S   16
N#define UDMA_CHMAP2_CH19SEL_S   12
N#define UDMA_CHMAP2_CH18SEL_S   8
N#define UDMA_CHMAP2_CH17SEL_S   4
N#define UDMA_CHMAP2_CH16SEL_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_CHMAP3 register.
N//
N//*****************************************************************************
N#define UDMA_CHMAP3_CH31SEL_M   0xF0000000  // uDMA Channel 31 Source Select
N#define UDMA_CHMAP3_CH30SEL_M   0x0F000000  // uDMA Channel 30 Source Select
N#define UDMA_CHMAP3_CH29SEL_M   0x00F00000  // uDMA Channel 29 Source Select
N#define UDMA_CHMAP3_CH28SEL_M   0x000F0000  // uDMA Channel 28 Source Select
N#define UDMA_CHMAP3_CH27SEL_M   0x0000F000  // uDMA Channel 27 Source Select
N#define UDMA_CHMAP3_CH26SEL_M   0x00000F00  // uDMA Channel 26 Source Select
N#define UDMA_CHMAP3_CH25SEL_M   0x000000F0  // uDMA Channel 25 Source Select
N#define UDMA_CHMAP3_CH24SEL_M   0x0000000F  // uDMA Channel 24 Source Select
N#define UDMA_CHMAP3_CH31SEL_S   28
N#define UDMA_CHMAP3_CH30SEL_S   24
N#define UDMA_CHMAP3_CH29SEL_S   20
N#define UDMA_CHMAP3_CH28SEL_S   16
N#define UDMA_CHMAP3_CH27SEL_S   12
N#define UDMA_CHMAP3_CH26SEL_S   8
N#define UDMA_CHMAP3_CH25SEL_S   4
N#define UDMA_CHMAP3_CH24SEL_S   0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_O_SRCENDP register.
N//
N//*****************************************************************************
N#define UDMA_SRCENDP_ADDR_M     0xFFFFFFFF  // Source Address End Pointer
N#define UDMA_SRCENDP_ADDR_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_O_DSTENDP register.
N//
N//*****************************************************************************
N#define UDMA_DSTENDP_ADDR_M     0xFFFFFFFF  // Destination Address End Pointer
N#define UDMA_DSTENDP_ADDR_S     0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the UDMA_O_CHCTL register.
N//
N//*****************************************************************************
N#define UDMA_CHCTL_DSTINC_M     0xC0000000  // Destination Address Increment
N#define UDMA_CHCTL_DSTINC_8     0x00000000  // Byte
N#define UDMA_CHCTL_DSTINC_16    0x40000000  // Half-word
N#define UDMA_CHCTL_DSTINC_32    0x80000000  // Word
N#define UDMA_CHCTL_DSTINC_NONE  0xC0000000  // No increment
N#define UDMA_CHCTL_DSTSIZE_M    0x30000000  // Destination Data Size
N#define UDMA_CHCTL_DSTSIZE_8    0x00000000  // Byte
N#define UDMA_CHCTL_DSTSIZE_16   0x10000000  // Half-word
N#define UDMA_CHCTL_DSTSIZE_32   0x20000000  // Word
N#define UDMA_CHCTL_SRCINC_M     0x0C000000  // Source Address Increment
N#define UDMA_CHCTL_SRCINC_8     0x00000000  // Byte
N#define UDMA_CHCTL_SRCINC_16    0x04000000  // Half-word
N#define UDMA_CHCTL_SRCINC_32    0x08000000  // Word
N#define UDMA_CHCTL_SRCINC_NONE  0x0C000000  // No increment
N#define UDMA_CHCTL_SRCSIZE_M    0x03000000  // Source Data Size
N#define UDMA_CHCTL_SRCSIZE_8    0x00000000  // Byte
N#define UDMA_CHCTL_SRCSIZE_16   0x01000000  // Half-word
N#define UDMA_CHCTL_SRCSIZE_32   0x02000000  // Word
N#define UDMA_CHCTL_ARBSIZE_M    0x0003C000  // Arbitration Size
N#define UDMA_CHCTL_ARBSIZE_1    0x00000000  // 1 Transfer
N#define UDMA_CHCTL_ARBSIZE_2    0x00004000  // 2 Transfers
N#define UDMA_CHCTL_ARBSIZE_4    0x00008000  // 4 Transfers
N#define UDMA_CHCTL_ARBSIZE_8    0x0000C000  // 8 Transfers
N#define UDMA_CHCTL_ARBSIZE_16   0x00010000  // 16 Transfers
N#define UDMA_CHCTL_ARBSIZE_32   0x00014000  // 32 Transfers
N#define UDMA_CHCTL_ARBSIZE_64   0x00018000  // 64 Transfers
N#define UDMA_CHCTL_ARBSIZE_128  0x0001C000  // 128 Transfers
N#define UDMA_CHCTL_ARBSIZE_256  0x00020000  // 256 Transfers
N#define UDMA_CHCTL_ARBSIZE_512  0x00024000  // 512 Transfers
N#define UDMA_CHCTL_ARBSIZE_1024 0x00028000  // 1024 Transfers
N#define UDMA_CHCTL_XFERSIZE_M   0x00003FF0  // Transfer Size (minus 1)
N#define UDMA_CHCTL_NXTUSEBURST  0x00000008  // Next Useburst
N#define UDMA_CHCTL_XFERMODE_M   0x00000007  // uDMA Transfer Mode
N#define UDMA_CHCTL_XFERMODE_STOP                                              \
N                                0x00000000  // Stop
X#define UDMA_CHCTL_XFERMODE_STOP                                                                              0x00000000  
N#define UDMA_CHCTL_XFERMODE_BASIC                                             \
N                                0x00000001  // Basic
X#define UDMA_CHCTL_XFERMODE_BASIC                                                                             0x00000001  
N#define UDMA_CHCTL_XFERMODE_AUTO                                              \
N                                0x00000002  // Auto-Request
X#define UDMA_CHCTL_XFERMODE_AUTO                                                                              0x00000002  
N#define UDMA_CHCTL_XFERMODE_PINGPONG                                          \
N                                0x00000003  // Ping-Pong
X#define UDMA_CHCTL_XFERMODE_PINGPONG                                                                          0x00000003  
N#define UDMA_CHCTL_XFERMODE_MEM_SG                                            \
N                                0x00000004  // Memory Scatter-Gather
X#define UDMA_CHCTL_XFERMODE_MEM_SG                                                                            0x00000004  
N#define UDMA_CHCTL_XFERMODE_MEM_SGA                                           \
N                                0x00000005  // Alternate Memory Scatter-Gather
X#define UDMA_CHCTL_XFERMODE_MEM_SGA                                                                           0x00000005  
N#define UDMA_CHCTL_XFERMODE_PER_SG                                            \
N                                0x00000006  // Peripheral Scatter-Gather
X#define UDMA_CHCTL_XFERMODE_PER_SG                                                                            0x00000006  
N#define UDMA_CHCTL_XFERMODE_PER_SGA                                           \
N                                0x00000007  // Alternate Peripheral
X#define UDMA_CHCTL_XFERMODE_PER_SGA                                                                           0x00000007  
N                                            // Scatter-Gather
N#define UDMA_CHCTL_XFERSIZE_S   4
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_ACTLR register.
N//
N//*****************************************************************************
N#define NVIC_ACTLR_DISOOFP      0x00000200  // Disable Out-Of-Order Floating
N                                            // Point
N#define NVIC_ACTLR_DISFPCA      0x00000100  // Disable CONTROL
N#define NVIC_ACTLR_DISFOLD      0x00000004  // Disable IT Folding
N#define NVIC_ACTLR_DISWBUF      0x00000002  // Disable Write Buffer
N#define NVIC_ACTLR_DISMCYC      0x00000001  // Disable Interrupts of Multiple
N                                            // Cycle Instructions
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_ST_CTRL register.
N//
N//*****************************************************************************
N#define NVIC_ST_CTRL_COUNT      0x00010000  // Count Flag
N#define NVIC_ST_CTRL_CLK_SRC    0x00000004  // Clock Source
N#define NVIC_ST_CTRL_INTEN      0x00000002  // Interrupt Enable
N#define NVIC_ST_CTRL_ENABLE     0x00000001  // Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_ST_RELOAD register.
N//
N//*****************************************************************************
N#define NVIC_ST_RELOAD_M        0x00FFFFFF  // Reload Value
N#define NVIC_ST_RELOAD_S        0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_ST_CURRENT
N// register.
N//
N//*****************************************************************************
N#define NVIC_ST_CURRENT_M       0x00FFFFFF  // Current Value
N#define NVIC_ST_CURRENT_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_EN0 register.
N//
N//*****************************************************************************
N#define NVIC_EN0_INT_M          0xFFFFFFFF  // Interrupt Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_EN1 register.
N//
N//*****************************************************************************
N#define NVIC_EN1_INT_M          0xFFFFFFFF  // Interrupt Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_EN2 register.
N//
N//*****************************************************************************
N#define NVIC_EN2_INT_M          0xFFFFFFFF  // Interrupt Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_EN3 register.
N//
N//*****************************************************************************
N#define NVIC_EN3_INT_M          0xFFFFFFFF  // Interrupt Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_EN4 register.
N//
N//*****************************************************************************
N#define NVIC_EN4_INT_M          0x000007FF  // Interrupt Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_DIS0 register.
N//
N//*****************************************************************************
N#define NVIC_DIS0_INT_M         0xFFFFFFFF  // Interrupt Disable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_DIS1 register.
N//
N//*****************************************************************************
N#define NVIC_DIS1_INT_M         0xFFFFFFFF  // Interrupt Disable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_DIS2 register.
N//
N//*****************************************************************************
N#define NVIC_DIS2_INT_M         0xFFFFFFFF  // Interrupt Disable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_DIS3 register.
N//
N//*****************************************************************************
N#define NVIC_DIS3_INT_M         0xFFFFFFFF  // Interrupt Disable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_DIS4 register.
N//
N//*****************************************************************************
N#define NVIC_DIS4_INT_M         0x000007FF  // Interrupt Disable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PEND0 register.
N//
N//*****************************************************************************
N#define NVIC_PEND0_INT_M        0xFFFFFFFF  // Interrupt Set Pending
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PEND1 register.
N//
N//*****************************************************************************
N#define NVIC_PEND1_INT_M        0xFFFFFFFF  // Interrupt Set Pending
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PEND2 register.
N//
N//*****************************************************************************
N#define NVIC_PEND2_INT_M        0xFFFFFFFF  // Interrupt Set Pending
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PEND3 register.
N//
N//*****************************************************************************
N#define NVIC_PEND3_INT_M        0xFFFFFFFF  // Interrupt Set Pending
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PEND4 register.
N//
N//*****************************************************************************
N#define NVIC_PEND4_INT_M        0x000007FF  // Interrupt Set Pending
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_UNPEND0 register.
N//
N//*****************************************************************************
N#define NVIC_UNPEND0_INT_M      0xFFFFFFFF  // Interrupt Clear Pending
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_UNPEND1 register.
N//
N//*****************************************************************************
N#define NVIC_UNPEND1_INT_M      0xFFFFFFFF  // Interrupt Clear Pending
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_UNPEND2 register.
N//
N//*****************************************************************************
N#define NVIC_UNPEND2_INT_M      0xFFFFFFFF  // Interrupt Clear Pending
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_UNPEND3 register.
N//
N//*****************************************************************************
N#define NVIC_UNPEND3_INT_M      0xFFFFFFFF  // Interrupt Clear Pending
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_UNPEND4 register.
N//
N//*****************************************************************************
N#define NVIC_UNPEND4_INT_M      0x000007FF  // Interrupt Clear Pending
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_ACTIVE0 register.
N//
N//*****************************************************************************
N#define NVIC_ACTIVE0_INT_M      0xFFFFFFFF  // Interrupt Active
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_ACTIVE1 register.
N//
N//*****************************************************************************
N#define NVIC_ACTIVE1_INT_M      0xFFFFFFFF  // Interrupt Active
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_ACTIVE2 register.
N//
N//*****************************************************************************
N#define NVIC_ACTIVE2_INT_M      0xFFFFFFFF  // Interrupt Active
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_ACTIVE3 register.
N//
N//*****************************************************************************
N#define NVIC_ACTIVE3_INT_M      0xFFFFFFFF  // Interrupt Active
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_ACTIVE4 register.
N//
N//*****************************************************************************
N#define NVIC_ACTIVE4_INT_M      0x000007FF  // Interrupt Active
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI0 register.
N//
N//*****************************************************************************
N#define NVIC_PRI0_INT3_M        0xE0000000  // Interrupt 3 Priority Mask
N#define NVIC_PRI0_INT2_M        0x00E00000  // Interrupt 2 Priority Mask
N#define NVIC_PRI0_INT1_M        0x0000E000  // Interrupt 1 Priority Mask
N#define NVIC_PRI0_INT0_M        0x000000E0  // Interrupt 0 Priority Mask
N#define NVIC_PRI0_INT3_S        29
N#define NVIC_PRI0_INT2_S        21
N#define NVIC_PRI0_INT1_S        13
N#define NVIC_PRI0_INT0_S        5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI1 register.
N//
N//*****************************************************************************
N#define NVIC_PRI1_INT7_M        0xE0000000  // Interrupt 7 Priority Mask
N#define NVIC_PRI1_INT6_M        0x00E00000  // Interrupt 6 Priority Mask
N#define NVIC_PRI1_INT5_M        0x0000E000  // Interrupt 5 Priority Mask
N#define NVIC_PRI1_INT4_M        0x000000E0  // Interrupt 4 Priority Mask
N#define NVIC_PRI1_INT7_S        29
N#define NVIC_PRI1_INT6_S        21
N#define NVIC_PRI1_INT5_S        13
N#define NVIC_PRI1_INT4_S        5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI2 register.
N//
N//*****************************************************************************
N#define NVIC_PRI2_INT11_M       0xE0000000  // Interrupt 11 Priority Mask
N#define NVIC_PRI2_INT10_M       0x00E00000  // Interrupt 10 Priority Mask
N#define NVIC_PRI2_INT9_M        0x0000E000  // Interrupt 9 Priority Mask
N#define NVIC_PRI2_INT8_M        0x000000E0  // Interrupt 8 Priority Mask
N#define NVIC_PRI2_INT11_S       29
N#define NVIC_PRI2_INT10_S       21
N#define NVIC_PRI2_INT9_S        13
N#define NVIC_PRI2_INT8_S        5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI3 register.
N//
N//*****************************************************************************
N#define NVIC_PRI3_INT15_M       0xE0000000  // Interrupt 15 Priority Mask
N#define NVIC_PRI3_INT14_M       0x00E00000  // Interrupt 14 Priority Mask
N#define NVIC_PRI3_INT13_M       0x0000E000  // Interrupt 13 Priority Mask
N#define NVIC_PRI3_INT12_M       0x000000E0  // Interrupt 12 Priority Mask
N#define NVIC_PRI3_INT15_S       29
N#define NVIC_PRI3_INT14_S       21
N#define NVIC_PRI3_INT13_S       13
N#define NVIC_PRI3_INT12_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI4 register.
N//
N//*****************************************************************************
N#define NVIC_PRI4_INT19_M       0xE0000000  // Interrupt 19 Priority Mask
N#define NVIC_PRI4_INT18_M       0x00E00000  // Interrupt 18 Priority Mask
N#define NVIC_PRI4_INT17_M       0x0000E000  // Interrupt 17 Priority Mask
N#define NVIC_PRI4_INT16_M       0x000000E0  // Interrupt 16 Priority Mask
N#define NVIC_PRI4_INT19_S       29
N#define NVIC_PRI4_INT18_S       21
N#define NVIC_PRI4_INT17_S       13
N#define NVIC_PRI4_INT16_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI5 register.
N//
N//*****************************************************************************
N#define NVIC_PRI5_INT23_M       0xE0000000  // Interrupt 23 Priority Mask
N#define NVIC_PRI5_INT22_M       0x00E00000  // Interrupt 22 Priority Mask
N#define NVIC_PRI5_INT21_M       0x0000E000  // Interrupt 21 Priority Mask
N#define NVIC_PRI5_INT20_M       0x000000E0  // Interrupt 20 Priority Mask
N#define NVIC_PRI5_INT23_S       29
N#define NVIC_PRI5_INT22_S       21
N#define NVIC_PRI5_INT21_S       13
N#define NVIC_PRI5_INT20_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI6 register.
N//
N//*****************************************************************************
N#define NVIC_PRI6_INT27_M       0xE0000000  // Interrupt 27 Priority Mask
N#define NVIC_PRI6_INT26_M       0x00E00000  // Interrupt 26 Priority Mask
N#define NVIC_PRI6_INT25_M       0x0000E000  // Interrupt 25 Priority Mask
N#define NVIC_PRI6_INT24_M       0x000000E0  // Interrupt 24 Priority Mask
N#define NVIC_PRI6_INT27_S       29
N#define NVIC_PRI6_INT26_S       21
N#define NVIC_PRI6_INT25_S       13
N#define NVIC_PRI6_INT24_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI7 register.
N//
N//*****************************************************************************
N#define NVIC_PRI7_INT31_M       0xE0000000  // Interrupt 31 Priority Mask
N#define NVIC_PRI7_INT30_M       0x00E00000  // Interrupt 30 Priority Mask
N#define NVIC_PRI7_INT29_M       0x0000E000  // Interrupt 29 Priority Mask
N#define NVIC_PRI7_INT28_M       0x000000E0  // Interrupt 28 Priority Mask
N#define NVIC_PRI7_INT31_S       29
N#define NVIC_PRI7_INT30_S       21
N#define NVIC_PRI7_INT29_S       13
N#define NVIC_PRI7_INT28_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI8 register.
N//
N//*****************************************************************************
N#define NVIC_PRI8_INT35_M       0xE0000000  // Interrupt 35 Priority Mask
N#define NVIC_PRI8_INT34_M       0x00E00000  // Interrupt 34 Priority Mask
N#define NVIC_PRI8_INT33_M       0x0000E000  // Interrupt 33 Priority Mask
N#define NVIC_PRI8_INT32_M       0x000000E0  // Interrupt 32 Priority Mask
N#define NVIC_PRI8_INT35_S       29
N#define NVIC_PRI8_INT34_S       21
N#define NVIC_PRI8_INT33_S       13
N#define NVIC_PRI8_INT32_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI9 register.
N//
N//*****************************************************************************
N#define NVIC_PRI9_INT39_M       0xE0000000  // Interrupt 39 Priority Mask
N#define NVIC_PRI9_INT38_M       0x00E00000  // Interrupt 38 Priority Mask
N#define NVIC_PRI9_INT37_M       0x0000E000  // Interrupt 37 Priority Mask
N#define NVIC_PRI9_INT36_M       0x000000E0  // Interrupt 36 Priority Mask
N#define NVIC_PRI9_INT39_S       29
N#define NVIC_PRI9_INT38_S       21
N#define NVIC_PRI9_INT37_S       13
N#define NVIC_PRI9_INT36_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI10 register.
N//
N//*****************************************************************************
N#define NVIC_PRI10_INT43_M      0xE0000000  // Interrupt 43 Priority Mask
N#define NVIC_PRI10_INT42_M      0x00E00000  // Interrupt 42 Priority Mask
N#define NVIC_PRI10_INT41_M      0x0000E000  // Interrupt 41 Priority Mask
N#define NVIC_PRI10_INT40_M      0x000000E0  // Interrupt 40 Priority Mask
N#define NVIC_PRI10_INT43_S      29
N#define NVIC_PRI10_INT42_S      21
N#define NVIC_PRI10_INT41_S      13
N#define NVIC_PRI10_INT40_S      5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI11 register.
N//
N//*****************************************************************************
N#define NVIC_PRI11_INT47_M      0xE0000000  // Interrupt 47 Priority Mask
N#define NVIC_PRI11_INT46_M      0x00E00000  // Interrupt 46 Priority Mask
N#define NVIC_PRI11_INT45_M      0x0000E000  // Interrupt 45 Priority Mask
N#define NVIC_PRI11_INT44_M      0x000000E0  // Interrupt 44 Priority Mask
N#define NVIC_PRI11_INT47_S      29
N#define NVIC_PRI11_INT46_S      21
N#define NVIC_PRI11_INT45_S      13
N#define NVIC_PRI11_INT44_S      5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI12 register.
N//
N//*****************************************************************************
N#define NVIC_PRI12_INT51_M      0xE0000000  // Interrupt 51 Priority Mask
N#define NVIC_PRI12_INT50_M      0x00E00000  // Interrupt 50 Priority Mask
N#define NVIC_PRI12_INT49_M      0x0000E000  // Interrupt 49 Priority Mask
N#define NVIC_PRI12_INT48_M      0x000000E0  // Interrupt 48 Priority Mask
N#define NVIC_PRI12_INT51_S      29
N#define NVIC_PRI12_INT50_S      21
N#define NVIC_PRI12_INT49_S      13
N#define NVIC_PRI12_INT48_S      5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI13 register.
N//
N//*****************************************************************************
N#define NVIC_PRI13_INT55_M      0xE0000000  // Interrupt 55 Priority Mask
N#define NVIC_PRI13_INT54_M      0x00E00000  // Interrupt 54 Priority Mask
N#define NVIC_PRI13_INT53_M      0x0000E000  // Interrupt 53 Priority Mask
N#define NVIC_PRI13_INT52_M      0x000000E0  // Interrupt 52 Priority Mask
N#define NVIC_PRI13_INT55_S      29
N#define NVIC_PRI13_INT54_S      21
N#define NVIC_PRI13_INT53_S      13
N#define NVIC_PRI13_INT52_S      5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI14 register.
N//
N//*****************************************************************************
N#define NVIC_PRI14_INTD_M       0xE0000000  // Interrupt 59 Priority Mask
N#define NVIC_PRI14_INTC_M       0x00E00000  // Interrupt 58 Priority Mask
N#define NVIC_PRI14_INTB_M       0x0000E000  // Interrupt 57 Priority Mask
N#define NVIC_PRI14_INTA_M       0x000000E0  // Interrupt 56 Priority Mask
N#define NVIC_PRI14_INTD_S       29
N#define NVIC_PRI14_INTC_S       21
N#define NVIC_PRI14_INTB_S       13
N#define NVIC_PRI14_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI15 register.
N//
N//*****************************************************************************
N#define NVIC_PRI15_INTD_M       0xE0000000  // Interrupt 63 Priority Mask
N#define NVIC_PRI15_INTC_M       0x00E00000  // Interrupt 62 Priority Mask
N#define NVIC_PRI15_INTB_M       0x0000E000  // Interrupt 61 Priority Mask
N#define NVIC_PRI15_INTA_M       0x000000E0  // Interrupt 60 Priority Mask
N#define NVIC_PRI15_INTD_S       29
N#define NVIC_PRI15_INTC_S       21
N#define NVIC_PRI15_INTB_S       13
N#define NVIC_PRI15_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI16 register.
N//
N//*****************************************************************************
N#define NVIC_PRI16_INTD_M       0xE0000000  // Interrupt 67 Priority Mask
N#define NVIC_PRI16_INTC_M       0x00E00000  // Interrupt 66 Priority Mask
N#define NVIC_PRI16_INTB_M       0x0000E000  // Interrupt 65 Priority Mask
N#define NVIC_PRI16_INTA_M       0x000000E0  // Interrupt 64 Priority Mask
N#define NVIC_PRI16_INTD_S       29
N#define NVIC_PRI16_INTC_S       21
N#define NVIC_PRI16_INTB_S       13
N#define NVIC_PRI16_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI17 register.
N//
N//*****************************************************************************
N#define NVIC_PRI17_INTD_M       0xE0000000  // Interrupt 71 Priority Mask
N#define NVIC_PRI17_INTC_M       0x00E00000  // Interrupt 70 Priority Mask
N#define NVIC_PRI17_INTB_M       0x0000E000  // Interrupt 69 Priority Mask
N#define NVIC_PRI17_INTA_M       0x000000E0  // Interrupt 68 Priority Mask
N#define NVIC_PRI17_INTD_S       29
N#define NVIC_PRI17_INTC_S       21
N#define NVIC_PRI17_INTB_S       13
N#define NVIC_PRI17_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI18 register.
N//
N//*****************************************************************************
N#define NVIC_PRI18_INTD_M       0xE0000000  // Interrupt 75 Priority Mask
N#define NVIC_PRI18_INTC_M       0x00E00000  // Interrupt 74 Priority Mask
N#define NVIC_PRI18_INTB_M       0x0000E000  // Interrupt 73 Priority Mask
N#define NVIC_PRI18_INTA_M       0x000000E0  // Interrupt 72 Priority Mask
N#define NVIC_PRI18_INTD_S       29
N#define NVIC_PRI18_INTC_S       21
N#define NVIC_PRI18_INTB_S       13
N#define NVIC_PRI18_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI19 register.
N//
N//*****************************************************************************
N#define NVIC_PRI19_INTD_M       0xE0000000  // Interrupt 79 Priority Mask
N#define NVIC_PRI19_INTC_M       0x00E00000  // Interrupt 78 Priority Mask
N#define NVIC_PRI19_INTB_M       0x0000E000  // Interrupt 77 Priority Mask
N#define NVIC_PRI19_INTA_M       0x000000E0  // Interrupt 76 Priority Mask
N#define NVIC_PRI19_INTD_S       29
N#define NVIC_PRI19_INTC_S       21
N#define NVIC_PRI19_INTB_S       13
N#define NVIC_PRI19_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI20 register.
N//
N//*****************************************************************************
N#define NVIC_PRI20_INTD_M       0xE0000000  // Interrupt 83 Priority Mask
N#define NVIC_PRI20_INTC_M       0x00E00000  // Interrupt 82 Priority Mask
N#define NVIC_PRI20_INTB_M       0x0000E000  // Interrupt 81 Priority Mask
N#define NVIC_PRI20_INTA_M       0x000000E0  // Interrupt 80 Priority Mask
N#define NVIC_PRI20_INTD_S       29
N#define NVIC_PRI20_INTC_S       21
N#define NVIC_PRI20_INTB_S       13
N#define NVIC_PRI20_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI21 register.
N//
N//*****************************************************************************
N#define NVIC_PRI21_INTD_M       0xE0000000  // Interrupt 87 Priority Mask
N#define NVIC_PRI21_INTC_M       0x00E00000  // Interrupt 86 Priority Mask
N#define NVIC_PRI21_INTB_M       0x0000E000  // Interrupt 85 Priority Mask
N#define NVIC_PRI21_INTA_M       0x000000E0  // Interrupt 84 Priority Mask
N#define NVIC_PRI21_INTD_S       29
N#define NVIC_PRI21_INTC_S       21
N#define NVIC_PRI21_INTB_S       13
N#define NVIC_PRI21_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI22 register.
N//
N//*****************************************************************************
N#define NVIC_PRI22_INTD_M       0xE0000000  // Interrupt 91 Priority Mask
N#define NVIC_PRI22_INTC_M       0x00E00000  // Interrupt 90 Priority Mask
N#define NVIC_PRI22_INTB_M       0x0000E000  // Interrupt 89 Priority Mask
N#define NVIC_PRI22_INTA_M       0x000000E0  // Interrupt 88 Priority Mask
N#define NVIC_PRI22_INTD_S       29
N#define NVIC_PRI22_INTC_S       21
N#define NVIC_PRI22_INTB_S       13
N#define NVIC_PRI22_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI23 register.
N//
N//*****************************************************************************
N#define NVIC_PRI23_INTD_M       0xE0000000  // Interrupt 95 Priority Mask
N#define NVIC_PRI23_INTC_M       0x00E00000  // Interrupt 94 Priority Mask
N#define NVIC_PRI23_INTB_M       0x0000E000  // Interrupt 93 Priority Mask
N#define NVIC_PRI23_INTA_M       0x000000E0  // Interrupt 92 Priority Mask
N#define NVIC_PRI23_INTD_S       29
N#define NVIC_PRI23_INTC_S       21
N#define NVIC_PRI23_INTB_S       13
N#define NVIC_PRI23_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI24 register.
N//
N//*****************************************************************************
N#define NVIC_PRI24_INTD_M       0xE0000000  // Interrupt 99 Priority Mask
N#define NVIC_PRI24_INTC_M       0x00E00000  // Interrupt 98 Priority Mask
N#define NVIC_PRI24_INTB_M       0x0000E000  // Interrupt 97 Priority Mask
N#define NVIC_PRI24_INTA_M       0x000000E0  // Interrupt 96 Priority Mask
N#define NVIC_PRI24_INTD_S       29
N#define NVIC_PRI24_INTC_S       21
N#define NVIC_PRI24_INTB_S       13
N#define NVIC_PRI24_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI25 register.
N//
N//*****************************************************************************
N#define NVIC_PRI25_INTD_M       0xE0000000  // Interrupt 103 Priority Mask
N#define NVIC_PRI25_INTC_M       0x00E00000  // Interrupt 102 Priority Mask
N#define NVIC_PRI25_INTB_M       0x0000E000  // Interrupt 101 Priority Mask
N#define NVIC_PRI25_INTA_M       0x000000E0  // Interrupt 100 Priority Mask
N#define NVIC_PRI25_INTD_S       29
N#define NVIC_PRI25_INTC_S       21
N#define NVIC_PRI25_INTB_S       13
N#define NVIC_PRI25_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI26 register.
N//
N//*****************************************************************************
N#define NVIC_PRI26_INTD_M       0xE0000000  // Interrupt 107 Priority Mask
N#define NVIC_PRI26_INTC_M       0x00E00000  // Interrupt 106 Priority Mask
N#define NVIC_PRI26_INTB_M       0x0000E000  // Interrupt 105 Priority Mask
N#define NVIC_PRI26_INTA_M       0x000000E0  // Interrupt 104 Priority Mask
N#define NVIC_PRI26_INTD_S       29
N#define NVIC_PRI26_INTC_S       21
N#define NVIC_PRI26_INTB_S       13
N#define NVIC_PRI26_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI27 register.
N//
N//*****************************************************************************
N#define NVIC_PRI27_INTD_M       0xE0000000  // Interrupt 111 Priority Mask
N#define NVIC_PRI27_INTC_M       0x00E00000  // Interrupt 110 Priority Mask
N#define NVIC_PRI27_INTB_M       0x0000E000  // Interrupt 109 Priority Mask
N#define NVIC_PRI27_INTA_M       0x000000E0  // Interrupt 108 Priority Mask
N#define NVIC_PRI27_INTD_S       29
N#define NVIC_PRI27_INTC_S       21
N#define NVIC_PRI27_INTB_S       13
N#define NVIC_PRI27_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI28 register.
N//
N//*****************************************************************************
N#define NVIC_PRI28_INTD_M       0xE0000000  // Interrupt 115 Priority Mask
N#define NVIC_PRI28_INTC_M       0x00E00000  // Interrupt 114 Priority Mask
N#define NVIC_PRI28_INTB_M       0x0000E000  // Interrupt 113 Priority Mask
N#define NVIC_PRI28_INTA_M       0x000000E0  // Interrupt 112 Priority Mask
N#define NVIC_PRI28_INTD_S       29
N#define NVIC_PRI28_INTC_S       21
N#define NVIC_PRI28_INTB_S       13
N#define NVIC_PRI28_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI29 register.
N//
N//*****************************************************************************
N#define NVIC_PRI29_INTD_M       0xE0000000  // Interrupt 119 Priority Mask
N#define NVIC_PRI29_INTC_M       0x00E00000  // Interrupt 118 Priority Mask
N#define NVIC_PRI29_INTB_M       0x0000E000  // Interrupt 117 Priority Mask
N#define NVIC_PRI29_INTA_M       0x000000E0  // Interrupt 116 Priority Mask
N#define NVIC_PRI29_INTD_S       29
N#define NVIC_PRI29_INTC_S       21
N#define NVIC_PRI29_INTB_S       13
N#define NVIC_PRI29_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI30 register.
N//
N//*****************************************************************************
N#define NVIC_PRI30_INTD_M       0xE0000000  // Interrupt 123 Priority Mask
N#define NVIC_PRI30_INTC_M       0x00E00000  // Interrupt 122 Priority Mask
N#define NVIC_PRI30_INTB_M       0x0000E000  // Interrupt 121 Priority Mask
N#define NVIC_PRI30_INTA_M       0x000000E0  // Interrupt 120 Priority Mask
N#define NVIC_PRI30_INTD_S       29
N#define NVIC_PRI30_INTC_S       21
N#define NVIC_PRI30_INTB_S       13
N#define NVIC_PRI30_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI31 register.
N//
N//*****************************************************************************
N#define NVIC_PRI31_INTD_M       0xE0000000  // Interrupt 127 Priority Mask
N#define NVIC_PRI31_INTC_M       0x00E00000  // Interrupt 126 Priority Mask
N#define NVIC_PRI31_INTB_M       0x0000E000  // Interrupt 125 Priority Mask
N#define NVIC_PRI31_INTA_M       0x000000E0  // Interrupt 124 Priority Mask
N#define NVIC_PRI31_INTD_S       29
N#define NVIC_PRI31_INTC_S       21
N#define NVIC_PRI31_INTB_S       13
N#define NVIC_PRI31_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI32 register.
N//
N//*****************************************************************************
N#define NVIC_PRI32_INTD_M       0xE0000000  // Interrupt 131 Priority Mask
N#define NVIC_PRI32_INTC_M       0x00E00000  // Interrupt 130 Priority Mask
N#define NVIC_PRI32_INTB_M       0x0000E000  // Interrupt 129 Priority Mask
N#define NVIC_PRI32_INTA_M       0x000000E0  // Interrupt 128 Priority Mask
N#define NVIC_PRI32_INTD_S       29
N#define NVIC_PRI32_INTC_S       21
N#define NVIC_PRI32_INTB_S       13
N#define NVIC_PRI32_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI33 register.
N//
N//*****************************************************************************
N#define NVIC_PRI33_INTD_M       0xE0000000  // Interrupt Priority for Interrupt
N                                            // [4n+3]
N#define NVIC_PRI33_INTC_M       0x00E00000  // Interrupt Priority for Interrupt
N                                            // [4n+2]
N#define NVIC_PRI33_INTB_M       0x0000E000  // Interrupt Priority for Interrupt
N                                            // [4n+1]
N#define NVIC_PRI33_INTA_M       0x000000E0  // Interrupt Priority for Interrupt
N                                            // [4n]
N#define NVIC_PRI33_INTD_S       29
N#define NVIC_PRI33_INTC_S       21
N#define NVIC_PRI33_INTB_S       13
N#define NVIC_PRI33_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_PRI34 register.
N//
N//*****************************************************************************
N#define NVIC_PRI34_INTD_M       0xE0000000  // Interrupt Priority for Interrupt
N                                            // [4n+3]
N#define NVIC_PRI34_INTC_M       0x00E00000  // Interrupt Priority for Interrupt
N                                            // [4n+2]
N#define NVIC_PRI34_INTB_M       0x0000E000  // Interrupt Priority for Interrupt
N                                            // [4n+1]
N#define NVIC_PRI34_INTA_M       0x000000E0  // Interrupt Priority for Interrupt
N                                            // [4n]
N#define NVIC_PRI34_INTD_S       29
N#define NVIC_PRI34_INTC_S       21
N#define NVIC_PRI34_INTB_S       13
N#define NVIC_PRI34_INTA_S       5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_CPUID register.
N//
N//*****************************************************************************
N#define NVIC_CPUID_IMP_M        0xFF000000  // Implementer Code
N#define NVIC_CPUID_IMP_ARM      0x41000000  // ARM
N#define NVIC_CPUID_VAR_M        0x00F00000  // Variant Number
N#define NVIC_CPUID_CON_M        0x000F0000  // Constant
N#define NVIC_CPUID_PARTNO_M     0x0000FFF0  // Part Number
N#define NVIC_CPUID_PARTNO_CM4   0x0000C240  // Cortex-M4 processor
N#define NVIC_CPUID_REV_M        0x0000000F  // Revision Number
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_INT_CTRL register.
N//
N//*****************************************************************************
N#define NVIC_INT_CTRL_NMI_SET   0x80000000  // NMI Set Pending
N#define NVIC_INT_CTRL_PEND_SV   0x10000000  // PendSV Set Pending
N#define NVIC_INT_CTRL_UNPEND_SV 0x08000000  // PendSV Clear Pending
N#define NVIC_INT_CTRL_PENDSTSET 0x04000000  // SysTick Set Pending
N#define NVIC_INT_CTRL_PENDSTCLR 0x02000000  // SysTick Clear Pending
N#define NVIC_INT_CTRL_ISR_PRE   0x00800000  // Debug Interrupt Handling
N#define NVIC_INT_CTRL_ISR_PEND  0x00400000  // Interrupt Pending
N#define NVIC_INT_CTRL_VEC_PEN_M 0x000FF000  // Interrupt Pending Vector Number
N#define NVIC_INT_CTRL_VEC_PEN_NMI                                             \
N                                0x00002000  // NMI
X#define NVIC_INT_CTRL_VEC_PEN_NMI                                                                             0x00002000  
N#define NVIC_INT_CTRL_VEC_PEN_HARD                                            \
N                                0x00003000  // Hard fault
X#define NVIC_INT_CTRL_VEC_PEN_HARD                                                                            0x00003000  
N#define NVIC_INT_CTRL_VEC_PEN_MEM                                             \
N                                0x00004000  // Memory management fault
X#define NVIC_INT_CTRL_VEC_PEN_MEM                                                                             0x00004000  
N#define NVIC_INT_CTRL_VEC_PEN_BUS                                             \
N                                0x00005000  // Bus fault
X#define NVIC_INT_CTRL_VEC_PEN_BUS                                                                             0x00005000  
N#define NVIC_INT_CTRL_VEC_PEN_USG                                             \
N                                0x00006000  // Usage fault
X#define NVIC_INT_CTRL_VEC_PEN_USG                                                                             0x00006000  
N#define NVIC_INT_CTRL_VEC_PEN_SVC                                             \
N                                0x0000B000  // SVCall
X#define NVIC_INT_CTRL_VEC_PEN_SVC                                                                             0x0000B000  
N#define NVIC_INT_CTRL_VEC_PEN_PNDSV                                           \
N                                0x0000E000  // PendSV
X#define NVIC_INT_CTRL_VEC_PEN_PNDSV                                                                           0x0000E000  
N#define NVIC_INT_CTRL_VEC_PEN_TICK                                            \
N                                0x0000F000  // SysTick
X#define NVIC_INT_CTRL_VEC_PEN_TICK                                                                            0x0000F000  
N#define NVIC_INT_CTRL_RET_BASE  0x00000800  // Return to Base
N#define NVIC_INT_CTRL_VEC_ACT_M 0x000000FF  // Interrupt Pending Vector Number
N#define NVIC_INT_CTRL_VEC_ACT_S 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_VTABLE register.
N//
N//*****************************************************************************
N#define NVIC_VTABLE_OFFSET_M    0xFFFFFC00  // Vector Table Offset
N#define NVIC_VTABLE_OFFSET_S    10
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_APINT register.
N//
N//*****************************************************************************
N#define NVIC_APINT_VECTKEY_M    0xFFFF0000  // Register Key
N#define NVIC_APINT_VECTKEY      0x05FA0000  // Vector key
N#define NVIC_APINT_ENDIANESS    0x00008000  // Data Endianess
N#define NVIC_APINT_PRIGROUP_M   0x00000700  // Interrupt Priority Grouping
N#define NVIC_APINT_PRIGROUP_7_1 0x00000000  // Priority group 7.1 split
N#define NVIC_APINT_PRIGROUP_6_2 0x00000100  // Priority group 6.2 split
N#define NVIC_APINT_PRIGROUP_5_3 0x00000200  // Priority group 5.3 split
N#define NVIC_APINT_PRIGROUP_4_4 0x00000300  // Priority group 4.4 split
N#define NVIC_APINT_PRIGROUP_3_5 0x00000400  // Priority group 3.5 split
N#define NVIC_APINT_PRIGROUP_2_6 0x00000500  // Priority group 2.6 split
N#define NVIC_APINT_PRIGROUP_1_7 0x00000600  // Priority group 1.7 split
N#define NVIC_APINT_PRIGROUP_0_8 0x00000700  // Priority group 0.8 split
N#define NVIC_APINT_SYSRESETREQ  0x00000004  // System Reset Request
N#define NVIC_APINT_VECT_CLR_ACT 0x00000002  // Clear Active NMI / Fault
N#define NVIC_APINT_VECT_RESET   0x00000001  // System Reset
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_SYS_CTRL register.
N//
N//*****************************************************************************
N#define NVIC_SYS_CTRL_SEVONPEND 0x00000010  // Wake Up on Pending
N#define NVIC_SYS_CTRL_SLEEPDEEP 0x00000004  // Deep Sleep Enable
N#define NVIC_SYS_CTRL_SLEEPEXIT 0x00000002  // Sleep on ISR Exit
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_CFG_CTRL register.
N//
N//*****************************************************************************
N#define NVIC_CFG_CTRL_STKALIGN  0x00000200  // Stack Alignment on Exception
N                                            // Entry
N#define NVIC_CFG_CTRL_BFHFNMIGN 0x00000100  // Ignore Bus Fault in NMI and
N                                            // Fault
N#define NVIC_CFG_CTRL_DIV0      0x00000010  // Trap on Divide by 0
N#define NVIC_CFG_CTRL_UNALIGNED 0x00000008  // Trap on Unaligned Access
N#define NVIC_CFG_CTRL_MAIN_PEND 0x00000002  // Allow Main Interrupt Trigger
N#define NVIC_CFG_CTRL_BASE_THR  0x00000001  // Thread State Control
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_SYS_PRI1 register.
N//
N//*****************************************************************************
N#define NVIC_SYS_PRI1_USAGE_M   0x00E00000  // Usage Fault Priority
N#define NVIC_SYS_PRI1_BUS_M     0x0000E000  // Bus Fault Priority
N#define NVIC_SYS_PRI1_MEM_M     0x000000E0  // Memory Management Fault Priority
N#define NVIC_SYS_PRI1_USAGE_S   21
N#define NVIC_SYS_PRI1_BUS_S     13
N#define NVIC_SYS_PRI1_MEM_S     5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_SYS_PRI2 register.
N//
N//*****************************************************************************
N#define NVIC_SYS_PRI2_SVC_M     0xE0000000  // SVCall Priority
N#define NVIC_SYS_PRI2_SVC_S     29
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_SYS_PRI3 register.
N//
N//*****************************************************************************
N#define NVIC_SYS_PRI3_TICK_M    0xE0000000  // SysTick Exception Priority
N#define NVIC_SYS_PRI3_PENDSV_M  0x00E00000  // PendSV Priority
N#define NVIC_SYS_PRI3_DEBUG_M   0x000000E0  // Debug Priority
N#define NVIC_SYS_PRI3_TICK_S    29
N#define NVIC_SYS_PRI3_PENDSV_S  21
N#define NVIC_SYS_PRI3_DEBUG_S   5
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_SYS_HND_CTRL
N// register.
N//
N//*****************************************************************************
N#define NVIC_SYS_HND_CTRL_USAGE 0x00040000  // Usage Fault Enable
N#define NVIC_SYS_HND_CTRL_BUS   0x00020000  // Bus Fault Enable
N#define NVIC_SYS_HND_CTRL_MEM   0x00010000  // Memory Management Fault Enable
N#define NVIC_SYS_HND_CTRL_SVC   0x00008000  // SVC Call Pending
N#define NVIC_SYS_HND_CTRL_BUSP  0x00004000  // Bus Fault Pending
N#define NVIC_SYS_HND_CTRL_MEMP  0x00002000  // Memory Management Fault Pending
N#define NVIC_SYS_HND_CTRL_USAGEP                                              \
N                                0x00001000  // Usage Fault Pending
X#define NVIC_SYS_HND_CTRL_USAGEP                                                                              0x00001000  
N#define NVIC_SYS_HND_CTRL_TICK  0x00000800  // SysTick Exception Active
N#define NVIC_SYS_HND_CTRL_PNDSV 0x00000400  // PendSV Exception Active
N#define NVIC_SYS_HND_CTRL_MON   0x00000100  // Debug Monitor Active
N#define NVIC_SYS_HND_CTRL_SVCA  0x00000080  // SVC Call Active
N#define NVIC_SYS_HND_CTRL_USGA  0x00000008  // Usage Fault Active
N#define NVIC_SYS_HND_CTRL_BUSA  0x00000002  // Bus Fault Active
N#define NVIC_SYS_HND_CTRL_MEMA  0x00000001  // Memory Management Fault Active
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_FAULT_STAT
N// register.
N//
N//*****************************************************************************
N#define NVIC_FAULT_STAT_DIV0    0x02000000  // Divide-by-Zero Usage Fault
N#define NVIC_FAULT_STAT_UNALIGN 0x01000000  // Unaligned Access Usage Fault
N#define NVIC_FAULT_STAT_NOCP    0x00080000  // No Coprocessor Usage Fault
N#define NVIC_FAULT_STAT_INVPC   0x00040000  // Invalid PC Load Usage Fault
N#define NVIC_FAULT_STAT_INVSTAT 0x00020000  // Invalid State Usage Fault
N#define NVIC_FAULT_STAT_UNDEF   0x00010000  // Undefined Instruction Usage
N                                            // Fault
N#define NVIC_FAULT_STAT_BFARV   0x00008000  // Bus Fault Address Register Valid
N#define NVIC_FAULT_STAT_BLSPERR 0x00002000  // Bus Fault on Floating-Point Lazy
N                                            // State Preservation
N#define NVIC_FAULT_STAT_BSTKE   0x00001000  // Stack Bus Fault
N#define NVIC_FAULT_STAT_BUSTKE  0x00000800  // Unstack Bus Fault
N#define NVIC_FAULT_STAT_IMPRE   0x00000400  // Imprecise Data Bus Error
N#define NVIC_FAULT_STAT_PRECISE 0x00000200  // Precise Data Bus Error
N#define NVIC_FAULT_STAT_IBUS    0x00000100  // Instruction Bus Error
N#define NVIC_FAULT_STAT_MMARV   0x00000080  // Memory Management Fault Address
N                                            // Register Valid
N#define NVIC_FAULT_STAT_MLSPERR 0x00000020  // Memory Management Fault on
N                                            // Floating-Point Lazy State
N                                            // Preservation
N#define NVIC_FAULT_STAT_MSTKE   0x00000010  // Stack Access Violation
N#define NVIC_FAULT_STAT_MUSTKE  0x00000008  // Unstack Access Violation
N#define NVIC_FAULT_STAT_DERR    0x00000002  // Data Access Violation
N#define NVIC_FAULT_STAT_IERR    0x00000001  // Instruction Access Violation
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_HFAULT_STAT
N// register.
N//
N//*****************************************************************************
N#define NVIC_HFAULT_STAT_DBG    0x80000000  // Debug Event
N#define NVIC_HFAULT_STAT_FORCED 0x40000000  // Forced Hard Fault
N#define NVIC_HFAULT_STAT_VECT   0x00000002  // Vector Table Read Fault
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_DEBUG_STAT
N// register.
N//
N//*****************************************************************************
N#define NVIC_DEBUG_STAT_EXTRNL  0x00000010  // EDBGRQ asserted
N#define NVIC_DEBUG_STAT_VCATCH  0x00000008  // Vector catch
N#define NVIC_DEBUG_STAT_DWTTRAP 0x00000004  // DWT match
N#define NVIC_DEBUG_STAT_BKPT    0x00000002  // Breakpoint instruction
N#define NVIC_DEBUG_STAT_HALTED  0x00000001  // Halt request
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_MM_ADDR register.
N//
N//*****************************************************************************
N#define NVIC_MM_ADDR_M          0xFFFFFFFF  // Fault Address
N#define NVIC_MM_ADDR_S          0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_FAULT_ADDR
N// register.
N//
N//*****************************************************************************
N#define NVIC_FAULT_ADDR_M       0xFFFFFFFF  // Fault Address
N#define NVIC_FAULT_ADDR_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_CPAC register.
N//
N//*****************************************************************************
N#define NVIC_CPAC_CP11_M        0x00C00000  // CP11 Coprocessor Access
N                                            // Privilege
N#define NVIC_CPAC_CP11_DIS      0x00000000  // Access Denied
N#define NVIC_CPAC_CP11_PRIV     0x00400000  // Privileged Access Only
N#define NVIC_CPAC_CP11_FULL     0x00C00000  // Full Access
N#define NVIC_CPAC_CP10_M        0x00300000  // CP10 Coprocessor Access
N                                            // Privilege
N#define NVIC_CPAC_CP10_DIS      0x00000000  // Access Denied
N#define NVIC_CPAC_CP10_PRIV     0x00100000  // Privileged Access Only
N#define NVIC_CPAC_CP10_FULL     0x00300000  // Full Access
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_MPU_TYPE register.
N//
N//*****************************************************************************
N#define NVIC_MPU_TYPE_IREGION_M 0x00FF0000  // Number of I Regions
N#define NVIC_MPU_TYPE_DREGION_M 0x0000FF00  // Number of D Regions
N#define NVIC_MPU_TYPE_SEPARATE  0x00000001  // Separate or Unified MPU
N#define NVIC_MPU_TYPE_IREGION_S 16
N#define NVIC_MPU_TYPE_DREGION_S 8
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_MPU_CTRL register.
N//
N//*****************************************************************************
N#define NVIC_MPU_CTRL_PRIVDEFEN 0x00000004  // MPU Default Region
N#define NVIC_MPU_CTRL_HFNMIENA  0x00000002  // MPU Enabled During Faults
N#define NVIC_MPU_CTRL_ENABLE    0x00000001  // MPU Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_MPU_NUMBER
N// register.
N//
N//*****************************************************************************
N#define NVIC_MPU_NUMBER_M       0x00000007  // MPU Region to Access
N#define NVIC_MPU_NUMBER_S       0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_MPU_BASE register.
N//
N//*****************************************************************************
N#define NVIC_MPU_BASE_ADDR_M    0xFFFFFFE0  // Base Address Mask
N#define NVIC_MPU_BASE_VALID     0x00000010  // Region Number Valid
N#define NVIC_MPU_BASE_REGION_M  0x00000007  // Region Number
N#define NVIC_MPU_BASE_ADDR_S    5
N#define NVIC_MPU_BASE_REGION_S  0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_MPU_ATTR register.
N//
N//*****************************************************************************
N#define NVIC_MPU_ATTR_XN        0x10000000  // Instruction Access Disable
N#define NVIC_MPU_ATTR_AP_M      0x07000000  // Access Privilege
N#define NVIC_MPU_ATTR_TEX_M     0x00380000  // Type Extension Mask
N#define NVIC_MPU_ATTR_SHAREABLE 0x00040000  // Shareable
N#define NVIC_MPU_ATTR_CACHEABLE 0x00020000  // Cacheable
N#define NVIC_MPU_ATTR_BUFFRABLE 0x00010000  // Bufferable
N#define NVIC_MPU_ATTR_SRD_M     0x0000FF00  // Subregion Disable Bits
N#define NVIC_MPU_ATTR_SIZE_M    0x0000003E  // Region Size Mask
N#define NVIC_MPU_ATTR_ENABLE    0x00000001  // Region Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_MPU_BASE1 register.
N//
N//*****************************************************************************
N#define NVIC_MPU_BASE1_ADDR_M   0xFFFFFFE0  // Base Address Mask
N#define NVIC_MPU_BASE1_VALID    0x00000010  // Region Number Valid
N#define NVIC_MPU_BASE1_REGION_M 0x00000007  // Region Number
N#define NVIC_MPU_BASE1_ADDR_S   5
N#define NVIC_MPU_BASE1_REGION_S 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_MPU_ATTR1 register.
N//
N//*****************************************************************************
N#define NVIC_MPU_ATTR1_XN       0x10000000  // Instruction Access Disable
N#define NVIC_MPU_ATTR1_AP_M     0x07000000  // Access Privilege
N#define NVIC_MPU_ATTR1_TEX_M    0x00380000  // Type Extension Mask
N#define NVIC_MPU_ATTR1_SHAREABLE                                              \
N                                0x00040000  // Shareable
X#define NVIC_MPU_ATTR1_SHAREABLE                                                                              0x00040000  
N#define NVIC_MPU_ATTR1_CACHEABLE                                              \
N                                0x00020000  // Cacheable
X#define NVIC_MPU_ATTR1_CACHEABLE                                                                              0x00020000  
N#define NVIC_MPU_ATTR1_BUFFRABLE                                              \
N                                0x00010000  // Bufferable
X#define NVIC_MPU_ATTR1_BUFFRABLE                                                                              0x00010000  
N#define NVIC_MPU_ATTR1_SRD_M    0x0000FF00  // Subregion Disable Bits
N#define NVIC_MPU_ATTR1_SIZE_M   0x0000003E  // Region Size Mask
N#define NVIC_MPU_ATTR1_ENABLE   0x00000001  // Region Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_MPU_BASE2 register.
N//
N//*****************************************************************************
N#define NVIC_MPU_BASE2_ADDR_M   0xFFFFFFE0  // Base Address Mask
N#define NVIC_MPU_BASE2_VALID    0x00000010  // Region Number Valid
N#define NVIC_MPU_BASE2_REGION_M 0x00000007  // Region Number
N#define NVIC_MPU_BASE2_ADDR_S   5
N#define NVIC_MPU_BASE2_REGION_S 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_MPU_ATTR2 register.
N//
N//*****************************************************************************
N#define NVIC_MPU_ATTR2_XN       0x10000000  // Instruction Access Disable
N#define NVIC_MPU_ATTR2_AP_M     0x07000000  // Access Privilege
N#define NVIC_MPU_ATTR2_TEX_M    0x00380000  // Type Extension Mask
N#define NVIC_MPU_ATTR2_SHAREABLE                                              \
N                                0x00040000  // Shareable
X#define NVIC_MPU_ATTR2_SHAREABLE                                                                              0x00040000  
N#define NVIC_MPU_ATTR2_CACHEABLE                                              \
N                                0x00020000  // Cacheable
X#define NVIC_MPU_ATTR2_CACHEABLE                                                                              0x00020000  
N#define NVIC_MPU_ATTR2_BUFFRABLE                                              \
N                                0x00010000  // Bufferable
X#define NVIC_MPU_ATTR2_BUFFRABLE                                                                              0x00010000  
N#define NVIC_MPU_ATTR2_SRD_M    0x0000FF00  // Subregion Disable Bits
N#define NVIC_MPU_ATTR2_SIZE_M   0x0000003E  // Region Size Mask
N#define NVIC_MPU_ATTR2_ENABLE   0x00000001  // Region Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_MPU_BASE3 register.
N//
N//*****************************************************************************
N#define NVIC_MPU_BASE3_ADDR_M   0xFFFFFFE0  // Base Address Mask
N#define NVIC_MPU_BASE3_VALID    0x00000010  // Region Number Valid
N#define NVIC_MPU_BASE3_REGION_M 0x00000007  // Region Number
N#define NVIC_MPU_BASE3_ADDR_S   5
N#define NVIC_MPU_BASE3_REGION_S 0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_MPU_ATTR3 register.
N//
N//*****************************************************************************
N#define NVIC_MPU_ATTR3_XN       0x10000000  // Instruction Access Disable
N#define NVIC_MPU_ATTR3_AP_M     0x07000000  // Access Privilege
N#define NVIC_MPU_ATTR3_TEX_M    0x00380000  // Type Extension Mask
N#define NVIC_MPU_ATTR3_SHAREABLE                                              \
N                                0x00040000  // Shareable
X#define NVIC_MPU_ATTR3_SHAREABLE                                                                              0x00040000  
N#define NVIC_MPU_ATTR3_CACHEABLE                                              \
N                                0x00020000  // Cacheable
X#define NVIC_MPU_ATTR3_CACHEABLE                                                                              0x00020000  
N#define NVIC_MPU_ATTR3_BUFFRABLE                                              \
N                                0x00010000  // Bufferable
X#define NVIC_MPU_ATTR3_BUFFRABLE                                                                              0x00010000  
N#define NVIC_MPU_ATTR3_SRD_M    0x0000FF00  // Subregion Disable Bits
N#define NVIC_MPU_ATTR3_SIZE_M   0x0000003E  // Region Size Mask
N#define NVIC_MPU_ATTR3_ENABLE   0x00000001  // Region Enable
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_DBG_CTRL register.
N//
N//*****************************************************************************
N#define NVIC_DBG_CTRL_DBGKEY_M  0xFFFF0000  // Debug key mask
N#define NVIC_DBG_CTRL_DBGKEY    0xA05F0000  // Debug key
N#define NVIC_DBG_CTRL_S_RESET_ST                                              \
N                                0x02000000  // Core has reset since last read
X#define NVIC_DBG_CTRL_S_RESET_ST                                                                              0x02000000  
N#define NVIC_DBG_CTRL_S_RETIRE_ST                                             \
N                                0x01000000  // Core has executed insruction
X#define NVIC_DBG_CTRL_S_RETIRE_ST                                                                             0x01000000  
N                                            // since last read
N#define NVIC_DBG_CTRL_S_LOCKUP  0x00080000  // Core is locked up
N#define NVIC_DBG_CTRL_S_SLEEP   0x00040000  // Core is sleeping
N#define NVIC_DBG_CTRL_S_HALT    0x00020000  // Core status on halt
N#define NVIC_DBG_CTRL_S_REGRDY  0x00010000  // Register read/write available
N#define NVIC_DBG_CTRL_C_SNAPSTALL                                             \
N                                0x00000020  // Breaks a stalled load/store
X#define NVIC_DBG_CTRL_C_SNAPSTALL                                                                             0x00000020  
N#define NVIC_DBG_CTRL_C_MASKINT 0x00000008  // Mask interrupts when stepping
N#define NVIC_DBG_CTRL_C_STEP    0x00000004  // Step the core
N#define NVIC_DBG_CTRL_C_HALT    0x00000002  // Halt the core
N#define NVIC_DBG_CTRL_C_DEBUGEN 0x00000001  // Enable debug
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_DBG_XFER register.
N//
N//*****************************************************************************
N#define NVIC_DBG_XFER_REG_WNR   0x00010000  // Write or not read
N#define NVIC_DBG_XFER_REG_SEL_M 0x0000001F  // Register
N#define NVIC_DBG_XFER_REG_R0    0x00000000  // Register R0
N#define NVIC_DBG_XFER_REG_R1    0x00000001  // Register R1
N#define NVIC_DBG_XFER_REG_R2    0x00000002  // Register R2
N#define NVIC_DBG_XFER_REG_R3    0x00000003  // Register R3
N#define NVIC_DBG_XFER_REG_R4    0x00000004  // Register R4
N#define NVIC_DBG_XFER_REG_R5    0x00000005  // Register R5
N#define NVIC_DBG_XFER_REG_R6    0x00000006  // Register R6
N#define NVIC_DBG_XFER_REG_R7    0x00000007  // Register R7
N#define NVIC_DBG_XFER_REG_R8    0x00000008  // Register R8
N#define NVIC_DBG_XFER_REG_R9    0x00000009  // Register R9
N#define NVIC_DBG_XFER_REG_R10   0x0000000A  // Register R10
N#define NVIC_DBG_XFER_REG_R11   0x0000000B  // Register R11
N#define NVIC_DBG_XFER_REG_R12   0x0000000C  // Register R12
N#define NVIC_DBG_XFER_REG_R13   0x0000000D  // Register R13
N#define NVIC_DBG_XFER_REG_R14   0x0000000E  // Register R14
N#define NVIC_DBG_XFER_REG_R15   0x0000000F  // Register R15
N#define NVIC_DBG_XFER_REG_FLAGS 0x00000010  // xPSR/Flags register
N#define NVIC_DBG_XFER_REG_MSP   0x00000011  // Main SP
N#define NVIC_DBG_XFER_REG_PSP   0x00000012  // Process SP
N#define NVIC_DBG_XFER_REG_DSP   0x00000013  // Deep SP
N#define NVIC_DBG_XFER_REG_CFBP  0x00000014  // Control/Fault/BasePri/PriMask
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_DBG_DATA register.
N//
N//*****************************************************************************
N#define NVIC_DBG_DATA_M         0xFFFFFFFF  // Data temporary cache
N#define NVIC_DBG_DATA_S         0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_DBG_INT register.
N//
N//*****************************************************************************
N#define NVIC_DBG_INT_HARDERR    0x00000400  // Debug trap on hard fault
N#define NVIC_DBG_INT_INTERR     0x00000200  // Debug trap on interrupt errors
N#define NVIC_DBG_INT_BUSERR     0x00000100  // Debug trap on bus error
N#define NVIC_DBG_INT_STATERR    0x00000080  // Debug trap on usage fault state
N#define NVIC_DBG_INT_CHKERR     0x00000040  // Debug trap on usage fault check
N#define NVIC_DBG_INT_NOCPERR    0x00000020  // Debug trap on coprocessor error
N#define NVIC_DBG_INT_MMERR      0x00000010  // Debug trap on mem manage fault
N#define NVIC_DBG_INT_RESET      0x00000008  // Core reset status
N#define NVIC_DBG_INT_RSTPENDCLR 0x00000004  // Clear pending core reset
N#define NVIC_DBG_INT_RSTPENDING 0x00000002  // Core reset is pending
N#define NVIC_DBG_INT_RSTVCATCH  0x00000001  // Reset vector catch
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_SW_TRIG register.
N//
N//*****************************************************************************
N#define NVIC_SW_TRIG_INTID_M    0x000000FF  // Interrupt ID
N#define NVIC_SW_TRIG_INTID_S    0
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_FPCC register.
N//
N//*****************************************************************************
N#define NVIC_FPCC_ASPEN         0x80000000  // Automatic State Preservation
N                                            // Enable
N#define NVIC_FPCC_LSPEN         0x40000000  // Lazy State Preservation Enable
N#define NVIC_FPCC_MONRDY        0x00000100  // Monitor Ready
N#define NVIC_FPCC_BFRDY         0x00000040  // Bus Fault Ready
N#define NVIC_FPCC_MMRDY         0x00000020  // Memory Management Fault Ready
N#define NVIC_FPCC_HFRDY         0x00000010  // Hard Fault Ready
N#define NVIC_FPCC_THREAD        0x00000008  // Thread Mode
N#define NVIC_FPCC_USER          0x00000002  // User Privilege Level
N#define NVIC_FPCC_LSPACT        0x00000001  // Lazy State Preservation Active
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_FPCA register.
N//
N//*****************************************************************************
N#define NVIC_FPCA_ADDRESS_M     0xFFFFFFF8  // Address
N#define NVIC_FPCA_ADDRESS_S     3
N
N//*****************************************************************************
N//
N// The following are defines for the bit fields in the NVIC_FPDSC register.
N//
N//*****************************************************************************
N#define NVIC_FPDSC_AHP          0x04000000  // AHP Bit Default
N#define NVIC_FPDSC_DN           0x02000000  // DN Bit Default
N#define NVIC_FPDSC_FZ           0x01000000  // FZ Bit Default
N#define NVIC_FPDSC_RMODE_M      0x00C00000  // RMODE Bit Default
N#define NVIC_FPDSC_RMODE_RN     0x00000000  // Round to Nearest (RN) mode
N#define NVIC_FPDSC_RMODE_RP     0x00400000  // Round towards Plus Infinity (RP)
N                                            // mode
N#define NVIC_FPDSC_RMODE_RM     0x00800000  // Round towards Minus Infinity
N                                            // (RM) mode
N#define NVIC_FPDSC_RMODE_RZ     0x00C00000  // Round towards Zero (RZ) mode
N
N//*****************************************************************************
N//
N// The following definitions are deprecated.
N//
N//*****************************************************************************
N#ifndef DEPRECATED
N#define SYSCTL_DID0_CLASS_BLIZZARD                                            \
N                                0x00050000  // Tiva(TM) C Series TM4C123-class
X#define SYSCTL_DID0_CLASS_BLIZZARD                                                                            0x00050000  
N                                            // microcontrollers
N
N#endif
N
N#endif // __TM4C123GH6PM_H__
L 43 "GPIO_init.h" 2
N
N#include "src/Uart_helper.h"
L 1 "src/Uart_helper.h" 1
N#include <stdbool.h>
N#include <stdint.h>
N#include <stdio.h>
L 1 "C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdio.h" 1
N/* stdio.h: ANSI 'C' (X3J11 Oct 88) library header, section 4.9 */
N/* Copyright (C) Codemist Ltd., 1988-1993                       */
N/* Copyright 1991-1998 ARM Limited. All rights reserved.        */
N
N/*
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: sdouglas $
N */
N
N/*
N * stdio.h declares two types, several macros, and many functions for
N * performing input and output. For a discussion on Streams and Files
N * refer to sections 4.9.2 and 4.9.3 in the above ANSI draft, or to a
N * modern textbook on C.
N */
N
N#ifndef __stdio_h
N#define __stdio_h
N#define __ARMCLIB_VERSION 5060034
N
N/*
N * Depending on compiler version __int64 or __INT64_TYPE__ should be defined.
N */
N#ifndef __int64
N  #ifdef __INT64_TYPE__
S    #define __int64 __INT64_TYPE__
N  #endif
N  /* On some architectures neither of these may be defined - if so, fall
N     through and error out if used. */
N#endif
N
N
N#define _ARMABI __declspec(__nothrow)
N
N  #ifndef __STDIO_DECLS
N  #define __STDIO_DECLS
N
N    #undef __CLIBNS
N    #ifdef __cplusplus
S      namespace std {
S      #define __CLIBNS ::std::
S        extern "C" {
N    #else /* ndef __cplusplus */
N      #define __CLIBNS
N    #endif /* ndef __cplusplus */
N
N#if defined(__cplusplus) || !defined(__STRICT_ANSI__) || !defined(__size_t)
X#if 0L || !0L || !0L
N /* always defined in C++ and non-strict C for consistency of debug info */
N  #if __sizeof_ptr == 8
X  #if 4 == 8
S    typedef unsigned long size_t;   /* see <stddef.h> */
N  #else
N    typedef unsigned int size_t;   /* see <stddef.h> */
N  #endif
N  #if !defined(__cplusplus) && defined(__STRICT_ANSI__)
X  #if !0L && 0L
S    #define __size_t 1
N  #endif
N#endif
N
N#undef NULL
N#define NULL 0                   /* see <stddef.h> */
N
N/* ANSI forbids va_list to be defined here */
N/* keep in step with <stdarg.h> and <wchar.h> */
N#if !defined(__va_list) && (defined(__cplusplus) || !defined(__STRICT_ANSI__) || !defined(__va_list_defined))
X#if !0L && (0L || !0L || !0L)
N/* always defined in C++ and non-strict C for consistency of debug info */
N  #ifdef __clang__
S    typedef __builtin_va_list __va_list;
N  #else
N    typedef struct __va_list __va_list;
N  #endif
N  #if !defined(__cplusplus) && defined(__STRICT_ANSI__)
X  #if !0L && 0L
S    #define __va_list_defined 1
N  #endif
N#endif
N
N   /*
N    * If the compiler supports signalling nans as per N965 then it
N    * will define __SUPPORT_SNAN__, in which case a user may define
N    * _WANT_SNAN in order to obtain compliant versions of the printf
N    * and scanf families of functions
N    */
N#if defined(__SUPPORT_SNAN__) && defined(_WANT_SNAN)
X#if 0L && 0L
S#pragma import(__use_snan)
N#endif
N
Ntypedef struct __fpos_t_struct {
N    unsigned __int64 __pos;
N    /*
N     * this structure is equivalent to an mbstate_t, but we're not
N     * allowed to actually define the type name `mbstate_t' within
N     * stdio.h
N     */
N    struct {
N        unsigned int __state1, __state2;
N    } __mbstate;
N} fpos_t;
N   /*
N    * fpos_t is an object capable of recording all information needed to
N    * specify uniquely every position within a file.
N    */
N
N#define _SYS_OPEN 16
N   /* _SYS_OPEN defines a limit on the number of open files that is imposed
N    * by this C library
N    */
N
Ntypedef struct __FILE FILE;
N   /*
N    * FILE is an object capable of recording all information needed to control
N    * a stream, such as its file position indicator, a pointer to its
N    * associated buffer, an error indicator that records whether a read/write
N    * error has occurred and an end-of-file indicator that records whether the
N    * end-of-file has been reached.
N    * Its structure is not made known to library clients.
N    */
N
N#if defined(__STRICT_ANSI__) && !__FILE_INCOMPLETE
X#if 0L && !__FILE_INCOMPLETE
Sstruct __FILE {
S    union {
S        long __FILE_alignment;
S#ifdef __TARGET_ARCH_AARCH64
S        char __FILE_size[136];
S#else /* __TARGET_ARCH_AARCH64 */
S        char __FILE_size[84];
S#endif /* __TARGET_ARCH_AARCH64 */
S    } __FILE_opaque;
S};
S    /*
S     * FILE must be an object type (C99 - 7.19.1) and an object type fully
S     * describes an object [including its static size] (C99 - 6.2.5).
S     * This definition is a placeholder which matches the struct __FILE in
S     * size and alignment as used internally by libc.
S     */
N#endif
N
N
Nextern FILE __stdin, __stdout, __stderr;
Nextern FILE *__aeabi_stdin, *__aeabi_stdout, *__aeabi_stderr;
N
N#if _AEABI_PORTABILITY_LEVEL != 0 || (!defined _AEABI_PORTABILITY_LEVEL && __DEFAULT_AEABI_PORTABILITY_LEVEL != 0)
X#if _AEABI_PORTABILITY_LEVEL != 0 || (!0L && __DEFAULT_AEABI_PORTABILITY_LEVEL != 0)
S#define stdin  (__CLIBNS __aeabi_stdin)
S   /* pointer to a FILE object associated with standard input stream */
S#define stdout (__CLIBNS __aeabi_stdout)
S   /* pointer to a FILE object associated with standard output stream */
S#define stderr (__CLIBNS __aeabi_stderr)
S   /* pointer to a FILE object associated with standard error stream */
Sextern const int __aeabi_IOFBF;
S#define _IOFBF (__CLIBNS __aeabi_IOFBF)
Sextern const int __aeabi_IONBF;
S#define _IONBF (__CLIBNS __aeabi_IONBF)
Sextern const int __aeabi_IOLBF;
S#define _IOLBF (__CLIBNS __aeabi_IOLBF)
Sextern const int __aeabi_BUFSIZ;
S#define BUFSIZ (__CLIBNS __aeabi_BUFSIZ)
Sextern const int __aeabi_FOPEN_MAX;
S#define FOPEN_MAX (__CLIBNS __aeabi_FOPEN_MAX)
Sextern const int __aeabi_TMP_MAX;
S#define TMP_MAX (__CLIBNS __aeabi_TMP_MAX)
Sextern const int __aeabi_FILENAME_MAX;
S#define FILENAME_MAX (__CLIBNS __aeabi_FILENAME_MAX)
Sextern const int __aeabi_L_tmpnam;
S#define L_tmpnam (__CLIBNS __aeabi_L_tmpnam)
N#else
N#define stdin  (&__CLIBNS __stdin)
N   /* pointer to a FILE object associated with standard input stream */
N#define stdout (&__CLIBNS __stdout)
N   /* pointer to a FILE object associated with standard output stream */
N#define stderr (&__CLIBNS __stderr)
N   /* pointer to a FILE object associated with standard error stream */
N
N#define _IOFBF           0x100 /* fully buffered IO */
N#define _IOLBF           0x200 /* line buffered IO */
N#define _IONBF           0x400 /* unbuffered IO */
N
N    /* Various default file IO buffer sizes */
N#define BUFSIZ       (512)  /* system buffer size (as used by setbuf) */
N
N#define FOPEN_MAX _SYS_OPEN
N   /*
N    * an integral constant expression that is the minimum number of files that
N    * this implementation guarantees can be open simultaneously.
N    */
N
N#define FILENAME_MAX 256
N   /*
N    * an integral constant expression that is the size of an array of char
N    * large enough to hold the longest filename string
N    */
N#define L_tmpnam FILENAME_MAX
N   /*
N    * an integral constant expression that is the size of an array of char
N    * large enough to hold a temporary file name string generated by the
N    * tmpnam function.
N    */
N#define TMP_MAX 256
N   /*
N    * an integral constant expression that is the minimum number of unique
N    * file names that shall be generated by the tmpnam function.
N    */
N
N#endif
N
N#define EOF      (-1)
N   /*
N    * negative integral constant, indicates end-of-file, that is, no more input
N    * from a stream.
N    */
N
N#define SEEK_SET 0 /* start of stream (see fseek) */
N#define SEEK_CUR 1 /* current position in stream (see fseek) */
N#define SEEK_END 2 /* end of stream (see fseek) */
N
N    /*
N     * _IOBIN is the flag passed to _sys_write to denote a binary
N     * file.
N     */
N#define _IOBIN            0x04     /* binary stream */
N
N#define __STDIN_BUFSIZ  (64)  /* default stdin buffer size */
N#define __STDOUT_BUFSIZ (64)  /* default stdout buffer size */
N#define __STDERR_BUFSIZ (16)  /* default stderr buffer size */
N
Nextern _ARMABI int remove(const char * /*filename*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int remove(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * causes the file whose name is the string pointed to by filename to be
N    * removed. Subsequent attempts to open the file will fail, unless it is
N    * created anew. If the file is open, the behaviour of the remove function
N    * is implementation-defined.
N    * Returns: zero if the operation succeeds, nonzero if it fails.
N    */
Nextern _ARMABI int rename(const char * /*old*/, const char * /*new*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int rename(const char *  , const char *  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * causes the file whose name is the string pointed to by old to be
N    * henceforth known by the name given by the string pointed to by new. The
N    * file named old is effectively removed. If a file named by the string
N    * pointed to by new exists prior to the call of the rename function, the
N    * behaviour is implementation-defined.
N    * Returns: zero if the operation succeeds, nonzero if it fails, in which
N    *          case if the file existed previously it is still known by its
N    *          original name.
N    */
Nextern _ARMABI FILE *tmpfile(void);
Xextern __declspec(__nothrow) FILE *tmpfile(void);
N   /*
N    * creates a temporary binary file that will be automatically removed when
N    * it is closed or at program termination. The file is opened for update.
N    * Returns: a pointer to the stream of the file that it created. If the file
N    *          cannot be created, a null pointer is returned.
N    */
Nextern _ARMABI char *tmpnam(char * /*s*/);
Xextern __declspec(__nothrow) char *tmpnam(char *  );
N   /*
N    * generates a string that is not the same as the name of an existing file.
N    * The tmpnam function generates a different string each time it is called,
N    * up to TMP_MAX times. If it is called more than TMP_MAX times, the
N    * behaviour is implementation-defined.
N    * Returns: If the argument is a null pointer, the tmpnam function leaves
N    *          its result in an internal static object and returns a pointer to
N    *          that object. Subsequent calls to the tmpnam function may modify
N    *          the same object. if the argument is not a null pointer, it is
N    *          assumed to point to an array of at least L_tmpnam characters;
N    *          the tmpnam function writes its result in that array and returns
N    *          the argument as its value.
N    */
N
Nextern _ARMABI int fclose(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fclose(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * causes the stream pointed to by stream to be flushed and the associated
N    * file to be closed. Any unwritten buffered data for the stream are
N    * delivered to the host environment to be written to the file; any unread
N    * buffered data are discarded. The stream is disassociated from the file.
N    * If the associated buffer was automatically allocated, it is deallocated.
N    * Returns: zero if the stream was succesfully closed, or nonzero if any
N    *          errors were detected or if the stream was already closed.
N    */
Nextern _ARMABI int fflush(FILE * /*stream*/);
Xextern __declspec(__nothrow) int fflush(FILE *  );
N   /*
N    * If the stream points to an output or update stream in which the most
N    * recent operation was output, the fflush function causes any unwritten
N    * data for that stream to be delivered to the host environment to be
N    * written to the file. If the stream points to an input or update stream,
N    * the fflush function undoes the effect of any preceding ungetc operation
N    * on the stream.
N    * Returns: nonzero if a write error occurs.
N    */
Nextern _ARMABI FILE *fopen(const char * __restrict /*filename*/,
Xextern __declspec(__nothrow) FILE *fopen(const char * __restrict  ,
N                           const char * __restrict /*mode*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * opens the file whose name is the string pointed to by filename, and
N    * associates a stream with it.
N    * The argument mode points to a string beginning with one of the following
N    * sequences:
N    * "r"         open text file for reading
N    * "w"         create text file for writing, or truncate to zero length
N    * "a"         append; open text file or create for writing at eof
N    * "rb"        open binary file for reading
N    * "wb"        create binary file for writing, or truncate to zero length
N    * "ab"        append; open binary file or create for writing at eof
N    * "r+"        open text file for update (reading and writing)
N    * "w+"        create text file for update, or truncate to zero length
N    * "a+"        append; open text file or create for update, writing at eof
N    * "r+b"/"rb+" open binary file for update (reading and writing)
N    * "w+b"/"wb+" create binary file for update, or truncate to zero length
N    * "a+b"/"ab+" append; open binary file or create for update, writing at eof
N    *
N    * Opening a file with read mode ('r' as the first character in the mode
N    * argument) fails if the file does not exist or cannot be read.
N    * Opening a file with append mode ('a' as the first character in the mode
N    * argument) causes all subsequent writes to be forced to the current end of
N    * file, regardless of intervening calls to the fseek function. In some
N    * implementations, opening a binary file with append mode ('b' as the
N    * second or third character in the mode argument) may initially position
N    * the file position indicator beyond the last data written, because of the
N    * NUL padding.
N    * When a file is opened with update mode ('+' as the second or third
N    * character in the mode argument), both input and output may be performed
N    * on the associated stream. However, output may not be directly followed
N    * by input without an intervening call to the fflush fuction or to a file
N    * positioning function (fseek, fsetpos, or rewind), and input be not be
N    * directly followed by output without an intervening call to the fflush
N    * fuction or to a file positioning function, unless the input operation
N    * encounters end-of-file. Opening a file with update mode may open or
N    * create a binary stream in some implementations. When opened, a stream
N    * is fully buffered if and only if it does not refer to an interactive
N    * device. The error and end-of-file indicators for the stream are
N    * cleared.
N    * Returns: a pointer to the object controlling the stream. If the open
N    *          operation fails, fopen returns a null pointer.
N    */
Nextern _ARMABI FILE *freopen(const char * __restrict /*filename*/,
Xextern __declspec(__nothrow) FILE *freopen(const char * __restrict  ,
N                    const char * __restrict /*mode*/,
N                    FILE * __restrict /*stream*/) __attribute__((__nonnull__(2,3)));
N   /*
N    * opens the file whose name is the string pointed to by filename and
N    * associates the stream pointed to by stream with it. The mode argument is
N    * used just as in the fopen function.
N    * The freopen function first attempts to close any file that is associated
N    * with the specified stream. Failure to close the file successfully is
N    * ignored. The error and end-of-file indicators for the stream are cleared.
N    * Returns: a null pointer if the operation fails. Otherwise, freopen
N    *          returns the value of the stream.
N    */
Nextern _ARMABI void setbuf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) void setbuf(FILE * __restrict  ,
N                    char * __restrict /*buf*/) __attribute__((__nonnull__(1)));
N   /*
N    * Except that it returns no value, the setbuf function is equivalent to the
N    * setvbuf function invoked with the values _IOFBF for mode and BUFSIZ for
N    * size, or (if buf is a null pointer), with the value _IONBF for mode.
N    * Returns: no value.
N    */
Nextern _ARMABI int setvbuf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int setvbuf(FILE * __restrict  ,
N                   char * __restrict /*buf*/,
N                   int /*mode*/, size_t /*size*/) __attribute__((__nonnull__(1)));
N   /*
N    * may be used after the stream pointed to by stream has been associated
N    * with an open file but before it is read or written. The argument mode
N    * determines how stream will be buffered, as follows: _IOFBF causes
N    * input/output to be fully buffered; _IOLBF causes output to be line
N    * buffered (the buffer will be flushed when a new-line character is
N    * written, when the buffer is full, or when input is requested); _IONBF
N    * causes input/output to be completely unbuffered. If buf is not the null
N    * pointer, the array it points to may be used instead of an automatically
N    * allocated buffer (the buffer must have a lifetime at least as great as
N    * the open stream, so the stream should be closed before a buffer that has
N    * automatic storage duration is deallocated upon block exit). The argument
N    * size specifies the size of the array. The contents of the array at any
N    * time are indeterminate.
N    * Returns: zero on success, or nonzero if an invalid value is given for
N    *          mode or size, or if the request cannot be honoured.
N    */
N#pragma __printf_args
Nextern _ARMABI int fprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int fprintf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * writes output to the stream pointed to by stream, under control of the
N    * string pointed to by format that specifies how subsequent arguments are
N    * converted for output. If there are insufficient arguments for the format,
N    * the behaviour is undefined. If the format is exhausted while arguments
N    * remain, the excess arguments are evaluated but otherwise ignored. The
N    * fprintf function returns when the end of the format string is reached.
N    * The format shall be a multibyte character sequence, beginning and ending
N    * in its initial shift state. The format is composed of zero or more
N    * directives: ordinary multibyte characters (not %), which are copied
N    * unchanged to the output stream; and conversion specifiers, each of which
N    * results in fetching zero or more subsequent arguments. Each conversion
N    * specification is introduced by the character %. For a description of the
N    * available conversion specifiers refer to section 4.9.6.1 in the ANSI
N    * draft mentioned at the start of this file or to any modern textbook on C.
N    * The minimum value for the maximum number of characters producable by any
N    * single conversion is at least 509.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
N#pragma __printf_args
Nextern _ARMABI int _fprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _fprintf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, but does not support floating-point formats.
N    * You can use instead of fprintf to improve code size.
N    * Returns: as fprintf.
N    */
N#pragma __printf_args
Nextern _ARMABI int printf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int printf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fprintf with the argument stdout interposed before the
N    * arguments to printf.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
N#pragma __printf_args
Nextern _ARMABI int _printf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _printf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to printf, but does not support floating-point formats.
N    * You can use instead of printf to improve code size.
N    * Returns: as printf.
N    */
N#pragma __printf_args
Nextern _ARMABI int sprintf(char * __restrict /*s*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int sprintf(char * __restrict  , const char * __restrict  , ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, except that the argument s specifies an array
N    * into which the generated output is to be written, rather than to a
N    * stream. A null character is written at the end of the characters written;
N    * it is not counted as part of the returned sum.
N    * Returns: the number of characters written to the array, not counting the
N    *          terminating null character.
N    */
N#pragma __printf_args
Nextern _ARMABI int _sprintf(char * __restrict /*s*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _sprintf(char * __restrict  , const char * __restrict  , ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sprintf, but does not support floating-point formats.
N    * You can use instead of sprintf to improve code size.
N    * Returns: as sprintf.
N    */
N
N#pragma __printf_args
Nextern _ARMABI int __ARM_snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int __ARM_snprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__) || (defined(__cplusplus) && 201103L <= __cplusplus)
X#if !0L || (1L && 199901L <= 199901L) || (0L && 201103L <= __cplusplus)
N#pragma __printf_args
Nextern _ARMABI int snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int snprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to fprintf, except that the argument s specifies an array
N    * into which the generated output is to be written, rather than to a
N    * stream. The argument n specifies the size of the output array, so as to
N    * avoid overflowing the buffer.
N    * A null character is written at the end of the characters written, even
N    * if the formatting was not completed; it is not counted as part of the
N    * returned sum. At most n characters of the output buffer are used,
N    * _including_ the null character.
N    * Returns: the number of characters that would have been written to the
N    *          array, not counting the terminating null character, if the
N    *          array had been big enough. So if the return is >=0 and <n, then
N    *          the entire string was successfully formatted; if the return is
N    *          >=n, the string was truncated (but there is still a null char
N    *          at the end of what was written); if the return is <0, there was
N    *          an error.
N    */
N#endif
N#pragma __printf_args
Nextern _ARMABI int _snprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int _snprintf(char * __restrict  , size_t  ,
N                      const char * __restrict /*format*/, ...) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to snprintf, but does not support floating-point formats.
N    * You can use instead of snprintf to improve code size.
N    * Returns: as snprintf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int fscanf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int fscanf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * reads input from the stream pointed to by stream, under control of the
N    * string pointed to by format that specifies the admissible input sequences
N    * and how thay are to be converted for assignment, using subsequent
N    * arguments as pointers to the objects to receive the converted input. If
N    * there are insufficient arguments for the format, the behaviour is
N    * undefined. If the format is exhausted while arguments remain, the excess
N    * arguments are evaluated but otherwise ignored.
N    * The format is composed of zero or more directives: one or more
N    * white-space characters; an ordinary character (not %); or a conversion
N    * specification. Each conversion specification is introduced by the
N    * character %. For a description of the available conversion specifiers
N    * refer to section 4.9.6.2 in the ANSI draft mentioned at the start of this
N    * file, or to any modern textbook on C.
N    * If end-of-file is encountered during input, conversion is terminated. If
N    * end-of-file occurs before any characters matching the current directive
N    * have been read (other than leading white space, where permitted),
N    * execution of the current directive terminates with an input failure;
N    * otherwise, unless execution of the current directive is terminated with a
N    * matching failure, execution of the following directive (if any) is
N    * terminated with an input failure.
N    * If conversions terminates on a conflicting input character, the offending
N    * input character is left unread in the input strem. Trailing white space
N    * (including new-line characters) is left unread unless matched by a
N    * directive. The success of literal matches and suppressed asignments is
N    * not directly determinable other than via the %n directive.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the fscanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early conflict between an input
N    *          character and the format.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _fscanf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _fscanf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fscanf, but does not support floating-point formats.
N    * You can use instead of fscanf to improve code size.
N    * Returns: as fscanf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int scanf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int scanf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fscanf with the argument stdin interposed before the
N    * arguments to scanf.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the scanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early matching failure.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _scanf(const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _scanf(const char * __restrict  , ...) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to scanf, but does not support floating-point formats.
N    * You can use instead of scanf to improve code size.
N    * Returns: as scanf.
N    */
N#pragma __scanf_args
Nextern _ARMABI int sscanf(const char * __restrict /*s*/,
Xextern __declspec(__nothrow) int sscanf(const char * __restrict  ,
N                    const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fscanf except that the argument s specifies a string
N    * from which the input is to be obtained, rather than from a stream.
N    * Reaching the end of the string is equivalent to encountering end-of-file
N    * for the fscanf function.
N    * Returns: the value of the macro EOF if an input failure occurs before any
N    *          conversion. Otherwise, the scanf function returns the number of
N    *          input items assigned, which can be fewer than provided for, or
N    *          even zero, in the event of an early matching failure.
N    */
N#pragma __scanf_args
Nextern _ARMABI int _sscanf(const char * __restrict /*s*/,
Xextern __declspec(__nothrow) int _sscanf(const char * __restrict  ,
N                     const char * __restrict /*format*/, ...) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sscanf, but does not support floating-point formats.
N    * You can use instead of sscanf to improve code size.
N    * Returns: as sscanf.
N    */
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__) || (defined(__cplusplus) && 201103L <= __cplusplus)
X#if !0L || (1L && 199901L <= 199901L) || (0L && 201103L <= __cplusplus)
N/* C99 additions */
Nextern _ARMABI int vfscanf(FILE * __restrict /*stream*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int vfscanf(FILE * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int vscanf(const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int vscanf(const char * __restrict  , __va_list) __attribute__((__nonnull__(1)));
Nextern _ARMABI int vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
N#endif
Nextern _ARMABI int _vfscanf(FILE * __restrict /*stream*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _vfscanf(FILE * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int _vscanf(const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _vscanf(const char * __restrict  , __va_list) __attribute__((__nonnull__(1)));
Nextern _ARMABI int _vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int _vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
Nextern _ARMABI int __ARM_vsscanf(const char * __restrict /*s*/, const char * __restrict /*format*/, __va_list) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int __ARM_vsscanf(const char * __restrict  , const char * __restrict  , __va_list) __attribute__((__nonnull__(1,2)));
N
Nextern _ARMABI int vprintf(const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int vprintf(const char * __restrict  , __va_list  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to printf, with the variable argument list replaced by arg,
N    * which has been initialised by the va_start macro (and possibly subsequent
N    * va_arg calls). The vprintf function does not invoke the va_end function.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
Nextern _ARMABI int _vprintf(const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _vprintf(const char * __restrict  , __va_list  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to vprintf, but does not support floating-point formats.
N    * You can use instead of vprintf to improve code size.
N    * Returns: as vprintf.
N    */
Nextern _ARMABI int vfprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int vfprintf(FILE * __restrict  ,
N                    const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to fprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vfprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters transmitted, or a negative value if an
N    *          output error occurred.
N    */
Nextern _ARMABI int vsprintf(char * __restrict /*s*/,
Xextern __declspec(__nothrow) int vsprintf(char * __restrict  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to sprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vsprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters written in the array, not counting the
N    *          terminating null character.
N    */
Nextern _ARMABI int __ARM_vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int __ARM_vsnprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__) || (defined(__cplusplus) && 201103L <= __cplusplus)
X#if !0L || (1L && 199901L <= 199901L) || (0L && 201103L <= __cplusplus)
Nextern _ARMABI int vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int vsnprintf(char * __restrict  , size_t  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to snprintf, with the variable argument list replaced by
N    * arg, which has been initialised by the va_start macro (and possibly
N    * subsequent va_arg calls). The vsprintf function does not invoke the
N    * va_end function.
N    * Returns: the number of characters that would have been written in the
N    *          array, not counting the terminating null character. As
N    *          snprintf.
N    */
N#endif
Nextern _ARMABI int _vsprintf(char * __restrict /*s*/,
Xextern __declspec(__nothrow) int _vsprintf(char * __restrict  ,
N                      const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to vsprintf, but does not support floating-point formats.
N    * You can use instead of vsprintf to improve code size.
N    * Returns: as vsprintf.
N    */
Nextern _ARMABI int _vfprintf(FILE * __restrict /*stream*/,
Xextern __declspec(__nothrow) int _vfprintf(FILE * __restrict  ,
N                     const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(1,2)));
N   /*
N    * is equivalent to vfprintf, but does not support floating-point formats.
N    * You can use instead of vfprintf to improve code size.
N    * Returns: as vfprintf.
N    */
Nextern _ARMABI int _vsnprintf(char * __restrict /*s*/, size_t /*n*/,
Xextern __declspec(__nothrow) int _vsnprintf(char * __restrict  , size_t  ,
N                      const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(3)));
N   /*
N    * is equivalent to vsnprintf, but does not support floating-point formats.
N    * You can use instead of vsnprintf to improve code size.
N    * Returns: as vsnprintf.
N    */
N#if !defined(__STRICT_ANSI__)
X#if !0L
N#pragma __printf_args
Nextern _ARMABI int asprintf(char ** /*strp*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int asprintf(char **  , const char * __restrict  , ...) __attribute__((__nonnull__(2)));
Nextern _ARMABI int vasprintf(char ** /*strp*/, const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int vasprintf(char **  , const char * __restrict  , __va_list  ) __attribute__((__nonnull__(2)));
N#endif
N#pragma __printf_args
Nextern _ARMABI int __ARM_asprintf(char ** /*strp*/, const char * __restrict /*format*/, ...) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int __ARM_asprintf(char **  , const char * __restrict  , ...) __attribute__((__nonnull__(2)));
Nextern _ARMABI int __ARM_vasprintf(char ** /*strp*/, const char * __restrict /*format*/, __va_list /*arg*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int __ARM_vasprintf(char **  , const char * __restrict  , __va_list  ) __attribute__((__nonnull__(2)));
N   /*
N    * dynamically allocates a buffer of the right size for the
N    * formatted string, and returns it in (*strp). Formal return value
N    * is the same as any other printf variant, except that it returns
N    * -1 if the buffer could not be allocated.
N    *
N    * (The functions with __ARM_ prefixed names are identical to the
N    * ones without, but are available in all compilation modes without
N    * violating user namespace.)
N    */
N
Nextern _ARMABI int fgetc(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fgetc(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * obtains the next character (if present) as an unsigned char converted to
N    * an int, from the input stream pointed to by stream, and advances the
N    * associated file position indicator (if defined).
N    * Returns: the next character from the input stream pointed to by stream.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and fgetc returns EOF. If a read error occurs, the error
N    *          indicator is set and fgetc returns EOF.
N    */
Nextern _ARMABI char *fgets(char * __restrict /*s*/, int /*n*/,
Xextern __declspec(__nothrow) char *fgets(char * __restrict  , int  ,
N                    FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,3)));
N   /*
N    * reads at most one less than the number of characters specified by n from
N    * the stream pointed to by stream into the array pointed to by s. No
N    * additional characters are read after a new-line character (which is
N    * retained) or after end-of-file. A null character is written immediately
N    * after the last character read into the array.
N    * Returns: s if successful. If end-of-file is encountered and no characters
N    *          have been read into the array, the contents of the array remain
N    *          unchanged and a null pointer is returned. If a read error occurs
N    *          during the operation, the array contents are indeterminate and a
N    *          null pointer is returned.
N    */
Nextern _ARMABI int fputc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int fputc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * writes the character specified by c (converted to an unsigned char) to
N    * the output stream pointed to by stream, at the position indicated by the
N    * asociated file position indicator (if defined), and advances the
N    * indicator appropriately. If the file position indicator is not defined,
N    * the character is appended to the output stream.
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and fputc returns EOF.
N    */
Nextern _ARMABI int fputs(const char * __restrict /*s*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fputs(const char * __restrict  , FILE * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * writes the string pointed to by s to the stream pointed to by stream.
N    * The terminating null character is not written.
N    * Returns: EOF if a write error occurs; otherwise it returns a nonnegative
N    *          value.
N    */
Nextern _ARMABI int getc(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int getc(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * is equivalent to fgetc except that it may be implemented as an unsafe
N    * macro (stream may be evaluated more than once, so the argument should
N    * never be an expression with side-effects).
N    * Returns: the next character from the input stream pointed to by stream.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and getc returns EOF. If a read error occurs, the error
N    *          indicator is set and getc returns EOF.
N    */
N#ifdef __cplusplus
S    inline int getchar() { return getc(stdin); }
N#else
N    #define getchar() getc(stdin)
N    extern _ARMABI int (getchar)(void);
X    extern __declspec(__nothrow) int (getchar)(void);
N#endif
N   /*
N    * is equivalent to getc with the argument stdin.
N    * Returns: the next character from the input stream pointed to by stdin.
N    *          If the stream is at end-of-file, the end-of-file indicator is
N    *          set and getchar returns EOF. If a read error occurs, the error
N    *          indicator is set and getchar returns EOF.
N    */
Nextern _ARMABI char *gets(char * /*s*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) char *gets(char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * reads characters from the input stream pointed to by stdin into the array
N    * pointed to by s, until end-of-file is encountered or a new-line character
N    * is read. Any new-line character is discarded, and a null character is
N    * written immediately after the last character read into the array.
N    * Returns: s if successful. If end-of-file is encountered and no characters
N    *          have been read into the array, the contents of the array remain
N    *          unchanged and a null pointer is returned. If a read error occurs
N    *          during the operation, the array contents are indeterminate and a
N    *          null pointer is returned.
N    */
Nextern _ARMABI int putc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int putc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * is equivalent to fputc except that it may be implemented as aan unsafe
N    * macro (stream may be evaluated more than once, so the argument should
N    * never be an expression with side-effects).
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and putc returns EOF.
N    */
N#ifdef __cplusplus
S    inline int putchar(int __c) { return putc(__c, stdout); }
N#else
N    #define putchar(c) putc(c, stdout)
N    extern _ARMABI int (putchar)(int /*c*/);
X    extern __declspec(__nothrow) int (putchar)(int  );
N#endif
N   /*
N    * is equivalent to putc with the second argument stdout.
N    * Returns: the character written. If a write error occurs, the error
N    *          indicator is set and putc returns EOF.
N    */
Nextern _ARMABI int puts(const char * /*s*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int puts(const char *  ) __attribute__((__nonnull__(1)));
N   /*
N    * writes the string pointed to by s to the stream pointed to by stdout, and
N    * appends a new-line character to the output. The terminating null
N    * character is not written.
N    * Returns: EOF if a write error occurs; otherwise it returns a nonnegative
N    *          value.
N    */
Nextern _ARMABI int ungetc(int /*c*/, FILE * /*stream*/) __attribute__((__nonnull__(2)));
Xextern __declspec(__nothrow) int ungetc(int  , FILE *  ) __attribute__((__nonnull__(2)));
N   /*
N    * pushes the character specified by c (converted to an unsigned char) back
N    * onto the input stream pointed to by stream. The character will be
N    * returned by the next read on that stream. An intervening call to the
N    * fflush function or to a file positioning function (fseek, fsetpos,
N    * rewind) discards any pushed-back characters. The extern _ARMABIal storage
N    * corresponding to the stream is unchanged.
N    * One character pushback is guaranteed. If the unget function is called too
N    * many times on the same stream without an intervening read or file
N    * positioning operation on that stream, the operation may fail.
N    * If the value of c equals that of the macro EOF, the operation fails and
N    * the input stream is unchanged.
N    * A successful call to the ungetc function clears the end-of-file
N    * indicator. The value of the file position indicator after reading or
N    * discarding all pushed-back characters shall be the same as it was before
N    * the characters were pushed back. For a text stream, the value of the file
N    * position indicator after a successful call to the ungetc function is
N    * unspecified until all pushed-back characters are read or discarded. For a
N    * binary stream, the file position indicator is decremented by each
N    * successful call to the ungetc function; if its value was zero before a
N    * call, it is indeterminate after the call.
N    * Returns: the character pushed back after conversion, or EOF if the
N    *          operation fails.
N    */
N
Nextern _ARMABI size_t fread(void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t fread(void * __restrict  ,
N                    size_t /*size*/, size_t /*nmemb*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,4)));
N   /*
N    * reads into the array pointed to by ptr, up to nmemb members whose size is
N    * specified by size, from the stream pointed to by stream. The file
N    * position indicator (if defined) is advanced by the number of characters
N    * successfully read. If an error occurs, the resulting value of the file
N    * position indicator is indeterminate. If a partial member is read, its
N    * value is indeterminate. The ferror or feof function shall be used to
N    * distinguish between a read error and end-of-file.
N    * Returns: the number of members successfully read, which may be less than
N    *          nmemb if a read error or end-of-file is encountered. If size or
N    *          nmemb is zero, fread returns zero and the contents of the array
N    *          and the state of the stream remain unchanged.
N    */
N
Nextern _ARMABI size_t __fread_bytes_avail(void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t __fread_bytes_avail(void * __restrict  ,
N                    size_t /*count*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,3)));
N   /*
N    * reads into the array pointed to by ptr, up to count characters from the
N    * stream pointed to by stream. The file position indicator (if defined)
N    * is advanced by the number of characters successfully read. If an error
N    * occurs, the resulting value of the file position indicator is
N    * indeterminate. The ferror or feof function shall be used to
N    * distinguish between a read error and end-of-file.  The call will block
N    * only if no characters are available.
N    * Returns: the number of characters successfully read, which may be less than
N    *          count. If count is zero, __fread_bytes_avail returns zero and
N    *          the contents of the array and the state of the stream remain
N    *          unchanged.
N    */
N
Nextern _ARMABI size_t fwrite(const void * __restrict /*ptr*/,
Xextern __declspec(__nothrow) size_t fwrite(const void * __restrict  ,
N                    size_t /*size*/, size_t /*nmemb*/, FILE * __restrict /*stream*/) __attribute__((__nonnull__(1,4)));
N   /*
N    * writes, from the array pointed to by ptr up to nmemb members whose size
N    * is specified by size, to the stream pointed to by stream. The file
N    * position indicator (if defined) is advanced by the number of characters
N    * successfully written. If an error occurs, the resulting value of the file
N    * position indicator is indeterminate.
N    * Returns: the number of members successfully written, which will be less
N    *          than nmemb only if a write error is encountered.
N    */
N
Nextern _ARMABI int fgetpos(FILE * __restrict /*stream*/, fpos_t * __restrict /*pos*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fgetpos(FILE * __restrict  , fpos_t * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * stores the current value of the file position indicator for the stream
N    * pointed to by stream in the object pointed to by pos. The value stored
N    * contains unspecified information usable by the fsetpos function for
N    * repositioning the stream to its position at the time  of the call to the
N    * fgetpos function.
N    * Returns: zero, if successful. Otherwise nonzero is returned and the
N    *          integer expression errno is set to an implementation-defined
N    *          nonzero value.
N    */
Nextern _ARMABI int fseek(FILE * /*stream*/, long int /*offset*/, int /*whence*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int fseek(FILE *  , long int  , int  ) __attribute__((__nonnull__(1)));
N   /*
N    * sets the file position indicator for the stream pointed to by stream.
N    * For a binary stream, the new position is at the signed number of
N    * characters specified by offset away from the point specified by whence.
N    * The specified point is the beginning of the file for SEEK_SET, the
N    * current position in the file for SEEK_CUR, or end-of-file for SEEK_END.
N    * A binary stream need not meaningfully support fseek calls with a whence
N    * value of SEEK_END.
N    * For a text stream, either offset shall be zero, or offset shall be a
N    * value returned by an earlier call to the ftell function on the same
N    * stream and whence shall be SEEK_SET.
N    * The fseek function clears the end-of-file indicator and undoes any
N    * effects of the ungetc function on the same stream. After an fseek call,
N    * the next operation on an update stream may be either input or output.
N    * Returns: nonzero only for a request that cannot be satisfied.
N    */
Nextern _ARMABI int fsetpos(FILE * __restrict /*stream*/, const fpos_t * __restrict /*pos*/) __attribute__((__nonnull__(1,2)));
Xextern __declspec(__nothrow) int fsetpos(FILE * __restrict  , const fpos_t * __restrict  ) __attribute__((__nonnull__(1,2)));
N   /*
N    * sets  the file position indicator for the stream pointed to by stream
N    * according to the value of the object pointed to by pos, which shall be a
N    * value returned by an earlier call to the fgetpos function on the same
N    * stream.
N    * The fsetpos function clears the end-of-file indicator and undoes any
N    * effects of the ungetc function on the same stream. After an fsetpos call,
N    * the next operation on an update stream may be either input or output.
N    * Returns: zero, if successful. Otherwise nonzero is returned and the
N    *          integer expression errno is set to an implementation-defined
N    *          nonzero value.
N    */
Nextern _ARMABI long int ftell(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) long int ftell(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * obtains the current value of the file position indicator for the stream
N    * pointed to by stream. For a binary stream, the value is the number of
N    * characters from the beginning of the file. For a text stream, the file
N    * position indicator contains unspecified information, usable by the fseek
N    * function for returning the file position indicator to its position at the
N    * time of the ftell call; the difference between two such return values is
N    * not necessarily a meaningful measure of the number of characters written
N    * or read.
N    * Returns: if successful, the current value of the file position indicator.
N    *          On failure, the ftell function returns -1L and sets the integer
N    *          expression errno to an implementation-defined nonzero value.
N    */
Nextern _ARMABI void rewind(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) void rewind(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * sets the file position indicator for the stream pointed to by stream to
N    * the beginning of the file. It is equivalent to
N    *          (void)fseek(stream, 0L, SEEK_SET)
N    * except that the error indicator for the stream is also cleared.
N    * Returns: no value.
N    */
N
Nextern _ARMABI void clearerr(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) void clearerr(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * clears the end-of-file and error indicators for the stream pointed to by
N    * stream. These indicators are cleared only when the file is opened or by
N    * an explicit call to the clearerr function or to the rewind function.
N    * Returns: no value.
N    */
N
Nextern _ARMABI int feof(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int feof(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * tests the end-of-file indicator for the stream pointed to by stream.
N    * Returns: nonzero iff the end-of-file indicator is set for stream.
N    */
Nextern _ARMABI int ferror(FILE * /*stream*/) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int ferror(FILE *  ) __attribute__((__nonnull__(1)));
N   /*
N    * tests the error indicator for the stream pointed to by stream.
N    * Returns: nonzero iff the error indicator is set for stream.
N    */
Nextern _ARMABI void perror(const char * /*s*/);
Xextern __declspec(__nothrow) void perror(const char *  );
N   /*
N    * maps the error number  in the integer expression errno to an error
N    * message. It writes a sequence of characters to the standard error stream
N    * thus: first (if s is not a null pointer and the character pointed to by
N    * s is not the null character), the string pointed to by s followed by a
N    * colon and a space; then an appropriate error message string followed by
N    * a new-line character. The contents of the error message strings are the
N    * same as those returned by the strerror function with argument errno,
N    * which are implementation-defined.
N    * Returns: no value.
N    */
N
Nextern _ARMABI int _fisatty(FILE * /*stream*/ ) __attribute__((__nonnull__(1)));
Xextern __declspec(__nothrow) int _fisatty(FILE *   ) __attribute__((__nonnull__(1)));
N    /* Returns 1 if the stream is tty (stdin), 0 otherwise. Not ANSI compliant.
N     */
N
Nextern _ARMABI void __use_no_semihosting_swi(void);
Xextern __declspec(__nothrow) void __use_no_semihosting_swi(void);
Nextern _ARMABI void __use_no_semihosting(void);
Xextern __declspec(__nothrow) void __use_no_semihosting(void);
N    /*
N     * Referencing either of these symbols will cause a link-time
N     * error if any library functions that use semihosting SWI
N     * calls are also present in the link, i.e. you define it if
N     * you want to make sure you haven't accidentally used any such
N     * SWIs.
N     */
N
N    #ifdef __cplusplus
S        }  /* extern "C" */
S      }  /* namespace std */
N    #endif
N  #endif /* __STDIO_DECLS */
N
N  #if _AEABI_PORTABILITY_LEVEL != 0 && !defined _AEABI_PORTABLE
X  #if _AEABI_PORTABILITY_LEVEL != 0 && !0L
S    #define _AEABI_PORTABLE
N  #endif
N
N  #if defined(__cplusplus) && !defined(__STDIO_NO_EXPORTS)
X  #if 0L && !0L
S    using ::std::size_t;
S    using ::std::fpos_t;
S    using ::std::FILE;
S    using ::std::remove;
S    using ::std::rename;
S    using ::std::tmpfile;
S    using ::std::tmpnam;
S    using ::std::fclose;
S    using ::std::fflush;
S    using ::std::fopen;
S    using ::std::freopen;
S    using ::std::setbuf;
S    using ::std::setvbuf;
S    using ::std::fprintf;
S    using ::std::_fprintf;
S    using ::std::printf;
S    using ::std::_printf;
S    using ::std::sprintf;
S    using ::std::_sprintf;
S    #if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 199901L <= __STDC_VERSION__) || (defined(__cplusplus) && 201103L <= __cplusplus)
S      using ::std::snprintf;
S      using ::std::vsnprintf;
S      using ::std::vfscanf;
S      using ::std::vscanf;
S      using ::std::vsscanf;
S    #endif
S    using ::std::_snprintf;
S    using ::std::_vsnprintf;
S#if !defined(__STRICT_ANSI__)
S    using ::std::asprintf;
S    using ::std::vasprintf;
S#endif
S    using ::std::__ARM_asprintf;
S    using ::std::__ARM_vasprintf;
S    using ::std::__ARM_vsnprintf;
S    using ::std::__ARM_snprintf;
S    using ::std::__ARM_vsscanf;
S    using ::std::fscanf;
S    using ::std::_fscanf;
S    using ::std::scanf;
S    using ::std::_scanf;
S    using ::std::sscanf;
S    using ::std::_sscanf;
S    using ::std::_vfscanf;
S    using ::std::_vscanf;
S    using ::std::_vsscanf;
S    using ::std::vprintf;
S    using ::std::_vprintf;
S    using ::std::vfprintf;
S    using ::std::_vfprintf;
S    using ::std::vsprintf;
S    using ::std::_vsprintf;
S    using ::std::fgetc;
S    using ::std::fgets;
S    using ::std::fputc;
S    using ::std::fputs;
S    using ::std::getc;
S    using ::std::getchar;
S    using ::std::gets;
S    using ::std::putc;
S    using ::std::putchar;
S    using ::std::puts;
S    using ::std::ungetc;
S    using ::std::fread;
S    using ::std::__fread_bytes_avail;
S    using ::std::fwrite;
S    using ::std::fgetpos;
S    using ::std::fseek;
S    using ::std::fsetpos;
S    using ::std::ftell;
S    using ::std::rewind;
S    using ::std::clearerr;
S    using ::std::feof;
S    using ::std::ferror;
S    using ::std::perror;
S    using ::std::_fisatty;
S    using ::std::__use_no_semihosting_swi;
S    using ::std::__use_no_semihosting;
N  #endif
N
N#endif /* ndef __stdio_h */
N
N/* end of stdio.h */
N
L 4 "src/Uart_helper.h" 2
N#include "sysctl.h"
N#include "hw_memmap.h"
N#include "gpio.h"
N#include "uart.h"
N#include "../inc/tm4c123gh6pm.h"
N#include "pin_map.h"
N
N
Nvoid UartSetup(void);		//sets up Uart for my configuration using library
N
N//redirect for printf.
Nint fputc(int ch, FILE *f);
N
N//redirect input from serial port
N//read info edit by: Sir Hutson
Nint fgetc(FILE *f);
N
N
N//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMNNNNNNNMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM8O+++?7IIII7ZNMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMD+++II7IIIIIII7IIODMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMMMMMMMMN+?IIIIIIIIIIIIIIIIINMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMMMMMMN7IIIIIIIIIDIIIIIIIIII77NMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMDNZI7IIIIIIIIIIIID,.NZ7IIIIIIIZMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMD77IIIIIIIIIIIIIIIDN.,DNNIIIIIIIIIDMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMNOZOIIIIIIIIIIIIIIONNNNNNNOIIIIIIIIZMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMDZZOZIIIIIIIIIIII7NNNNNNNDOIIIIIIIIINMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMN8888ZND7IIIIIIIINZNNNNDD,7IIIIIIIIIDMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMN88888888N$IIIIII7DOZZZZ+N7IIIIIIIIIMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMND88888888DZIIIIIII7ODN$77IIIIIIIINMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMDD88888888O88IIIIIIIIIIIIIIIIIIIINMMMMMMMMMMMMMMM8MMO=MMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMN888888D$$8IIIIIIIIIIIIIIIIII7MMMMMMMMMMMMMMMM7+++++MMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMMDN8O8O??$$$D8OIIIIIIIIIIIIIIOMMMMMMMMMMMMMMM$=+++=+7MMMMMM
N//MMMMMMMMMMMMMNMMMMMMMMM88N?+???7$$8IIIIIIIIIIIIIIIDMMMMMMMMMMMMMMM=++++++=MMMMMM
N//MMMMMMMMMMMMDIINMMMMMNN8D+?++??$NIIIIIIIIIIIIIIII7MMMMMMMMMMMMMMMM=+++++++=MMMMM
N//MMMMMMMMMM8IIIIII?OMDD88O??O?IN7IIIIIIIIIIIIIIIIIDMMMMMMMMMMMMMN=+=+++777++OMMMM
N//MMMMMMMMMMD7IIIIIII+NN887??D8IIIIIIIIIIIIIIIIIIIINM8DZ7IIIIIDMM=+++++?777777ZMMM
N//MMMMMMMMM8$7IIIIIII7DZNND7IIIIIIIII77IIIIIII77NZ=+++IIIIIII$MMM++++++7777777MMMM
N//MMMMMMMMMMMD7IIIIIIIIINN$III$ONNNO777IIII7ID=++++IIIIIIIIIIIIM$=+++++?77777ZMMMM
N//MMMMMMMMMMMMM7IIIIIIIIIII77?N777777IIIIIID7I77IIIIIIIIIIIIIIDMM8=+???7777777MMMM
N//MMMMMMMMMMMMMNIIIIIIIIIIII78NNNO77IIIIIIIIIIIIIIIIIIIIIIIIIZNMMM+=777777777ZMMMM
N//MMMMMMMMMMMMMMM87IIIIIIIII$~~~~~=NIIIIIIIIIIIIIIIIIIIIIIIZNMMMMM?7$777I777$MMMMM
N//MMMMMMMMMMMMMMMMD77IIIII$+~~~~~~~~I7IIIIIIIIIIIIIIIII77DMMMMMMMMMMMMN7ID7DMMMMMM
N//MMMMMMMMMMMMMMMMMD$7III7=~~~~~~~~~~I7IIIIIIIIIIIII7788MMMMMMMMMMMMMMM7I$MMMMMMMM
N//MMMMMMMMMMMMMMMMMMMN77IN~~~~~~~~~~~~87IIIIIIII777ONMMMMMMMMMMMMMMMMMM7IIMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMND~~~~~~~~~~~~~~ZIIIIIII8NO7I7MMMMMMMMMMMMMMMMMM7IINMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMM:~~~~~~~~~~~~~~87IIIIIIIIIIIINMMMMMMMMMMMMMMMMN7I$NMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMN~~~~~~~~~~~~~~~+IIIIIIIIIIIIINMMMMMMMMMMMMMMMMNII8NMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMM+~~~~~~~~~~~~~~~~Z7IIIIIIIIIIIOMMMMMMMMMMMMMMM87I7NNMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMD~~~~~~~~~~~~~~~~~NIIIIIIIIIIIIIDMMMMMMMMMMMMMNIII$~DMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMN~~~~~~~~~~~~~~~~~NIIIIIIIIIIIIINMMMMMMMMMMMMD$IIIN~MMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMN~~~~~~~~~~~~~~~~~NIIIIIIIIIIIIINMMMMMMMMMMMNIIII8~NMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMN~~~~~~~~~~~~~~~~~Z7IIIIIIIIIIIIDMMMMMMMMMD$7III7?~DMMMMMMMM
N//MMMMMMMMMMMMMN=+?IIIN~~~~~~~~~~~~~~~~=IIIIIIIIIIIIIIZMMMMMM8NIIIIIIID~NMMMMMMMMM
N//MMMMMMMMMMMN7++IIIII7~~~~~~~~~~~~~~~~Z77IIIIIIIIIIII$NNN87IIIIIIII78~OMMMMMMMMMM
N//MMMMMMMMMMM?++IIIIII7D~~~~~~~~~~~~~~~NIIIIIIIIIIIIII$7I7IIIIIIII7Z?+8MMMMMMMMMMM
N//MMMMMMMMMMM+?IIIIII777~~~~~~~~~~~~~ZZIIIIIIIIIIIIIII87IIIIIIIII7D++NMMMMMMMMMMMM
N//MMMMMMMMMM8IIIII777777D=~~~~~~~~~~D7IIIIIIIIIIIIIII7N777IIIIIID7+?DMMMMMMMMMMMMM
N//NNNN777ONNNIII777777777O+~~~~~~~~NIIIIIIIIIIIIIIIII$Z7777778D+++ZDMMMMMMMMMMMMMM
N//MD~,.7III7IZII7777777777O+++=~~~N7IIIIIIIIIIIIIIII7N7777ND++++=NMMMMMMMMMMMMMMMM
N//MMMNNIIIIIIIII77777777777$D+++++Z777IIIIIIIIIIII777O$?++++++IDMMMMMMMMMMMMMMMMMM
N//MMMMMNZ777777I777777777777Z8DI?+$777I7IIIIIIIII777O++++++?OMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMM877777777777777DNMMMMMMM8N777777IIIII777777O++?$NMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMN$77777777$NMMMMMMMMMMMM$777777777777777NNDMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMN$777777DMMMMMMMMMMMMMMD7777777777777DMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMN7777NMMMMMMMMMMMMMMMMN7777777777ODMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMNDMMMMMMMMMMMMMMMMMMO$7777777DZMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMD77777777777DMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM7NDN7DN87NND8MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMNN=O7?~I7?~NMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMOMMM~DNN8MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
N//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
W "src/Uart_helper.h" 80 83 last line of file ends without a newline
N//MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
L 45 "GPIO_init.h" 2
N
N
N
N
N
N
Nvoid GPIO_Setup(void);
L 2 "GPIO_init.c" 2
N
N
Nvoid GPIO_Setup(void) {
N
N		volatile uint32_t ui32Loop;
N		SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOF);
X		SysCtlPeripheralEnable(0xf0000805);
N		GPIOPinTypeGPIOOutput(GPIO_PORTF_BASE, GPIO_PIN_1);
X		GPIOPinTypeGPIOOutput(0x40025000, 0x00000002);
N		GPIOPinTypeGPIOOutput(GPIO_PORTF_BASE, GPIO_PIN_2);
X		GPIOPinTypeGPIOOutput(0x40025000, 0x00000004);
N		GPIOPinTypeGPIOOutput(GPIO_PORTF_BASE, GPIO_PIN_3);
X		GPIOPinTypeGPIOOutput(0x40025000, 0x00000008);
N
N}
