`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  5 2021 02:01:56 CST (May  4 2021 18:01:56 UTC)

module DC_Filter_Add_12U_126_1(in1, out1);
  input [11:0] in1;
  output [11:0] out1;
  wire [11:0] in1;
  wire [11:0] out1;
  wire add_21_2_n_2, add_21_2_n_4, add_21_2_n_5, add_21_2_n_6,
       add_21_2_n_7, add_21_2_n_8, add_21_2_n_9, add_21_2_n_10;
  wire add_21_2_n_11, add_21_2_n_12, add_21_2_n_13, add_21_2_n_14,
       add_21_2_n_15, add_21_2_n_17, add_21_2_n_18, add_21_2_n_19;
  wire add_21_2_n_20, add_21_2_n_21, add_21_2_n_22, add_21_2_n_23,
       add_21_2_n_25, add_21_2_n_26, add_21_2_n_27, add_21_2_n_28;
  wire add_21_2_n_29, add_21_2_n_30;
  INVX1 g7(.A (in1[0]), .Y (out1[0]));
  MXI2XL add_21_2_g214(.A (add_21_2_n_9), .B (in1[9]), .S0
       (add_21_2_n_30), .Y (out1[9]));
  MXI2XL add_21_2_g216(.A (add_21_2_n_7), .B (in1[11]), .S0
       (add_21_2_n_28), .Y (out1[11]));
  MXI2XL add_21_2_g217(.A (add_21_2_n_10), .B (in1[3]), .S0
       (add_21_2_n_23), .Y (out1[3]));
  MXI2XL add_21_2_g218(.A (add_21_2_n_8), .B (in1[10]), .S0
       (add_21_2_n_29), .Y (out1[10]));
  MXI2XL add_21_2_g219(.A (in1[8]), .B (add_21_2_n_4), .S0
       (add_21_2_n_26), .Y (out1[8]));
  MXI2XL add_21_2_g221(.A (in1[6]), .B (add_21_2_n_5), .S0
       (add_21_2_n_2), .Y (out1[6]));
  NOR2X1 add_21_2_g222(.A (add_21_2_n_4), .B (add_21_2_n_26), .Y
       (add_21_2_n_30));
  NOR2X1 add_21_2_g223(.A (add_21_2_n_13), .B (add_21_2_n_26), .Y
       (add_21_2_n_29));
  NOR2X1 add_21_2_g224(.A (add_21_2_n_19), .B (add_21_2_n_26), .Y
       (add_21_2_n_28));
  NAND2XL add_21_2_g227(.A (in1[4]), .B (add_21_2_n_21), .Y
       (add_21_2_n_27));
  NAND2X4 add_21_2_g228(.A (add_21_2_n_21), .B (add_21_2_n_17), .Y
       (add_21_2_n_26));
  NAND2X1 add_21_2_g229(.A (add_21_2_n_18), .B (add_21_2_n_21), .Y
       (add_21_2_n_25));
  NAND2BXL add_21_2_g230(.AN (add_21_2_n_23), .B (add_21_2_n_22), .Y
       (out1[2]));
  NOR2X1 add_21_2_g231(.A (in1[2]), .B (add_21_2_n_20), .Y
       (add_21_2_n_23));
  NAND2X1 add_21_2_g232(.A (in1[2]), .B (add_21_2_n_20), .Y
       (add_21_2_n_22));
  NAND2X4 add_21_2_g234(.A (add_21_2_n_11), .B (add_21_2_n_15), .Y
       (add_21_2_n_21));
  INVX1 add_21_2_g235(.A (add_21_2_n_15), .Y (add_21_2_n_20));
  OR2XL add_21_2_g236(.A (add_21_2_n_8), .B (add_21_2_n_13), .Y
       (add_21_2_n_19));
  NOR2X1 add_21_2_g237(.A (add_21_2_n_5), .B (add_21_2_n_14), .Y
       (add_21_2_n_18));
  NOR2X6 add_21_2_g238(.A (add_21_2_n_14), .B (add_21_2_n_12), .Y
       (add_21_2_n_17));
  MXI2XL add_21_2_g239(.A (in1[1]), .B (add_21_2_n_6), .S0 (in1[0]), .Y
       (out1[1]));
  NOR2X4 add_21_2_g240(.A (in1[1]), .B (in1[0]), .Y (add_21_2_n_15));
  NAND2X8 add_21_2_g242(.A (in1[5]), .B (in1[4]), .Y (add_21_2_n_14));
  NAND2X1 add_21_2_g243(.A (in1[9]), .B (in1[8]), .Y (add_21_2_n_13));
  NAND2X4 add_21_2_g244(.A (in1[7]), .B (in1[6]), .Y (add_21_2_n_12));
  NOR2X4 add_21_2_g245(.A (in1[3]), .B (in1[2]), .Y (add_21_2_n_11));
  INVXL add_21_2_g248(.A (in1[3]), .Y (add_21_2_n_10));
  INVXL add_21_2_g249(.A (in1[9]), .Y (add_21_2_n_9));
  INVX1 add_21_2_g250(.A (in1[10]), .Y (add_21_2_n_8));
  INVXL add_21_2_g252(.A (in1[11]), .Y (add_21_2_n_7));
  INVX1 add_21_2_g253(.A (in1[1]), .Y (add_21_2_n_6));
  INVX1 add_21_2_g254(.A (in1[6]), .Y (add_21_2_n_5));
  INVX1 add_21_2_g255(.A (in1[8]), .Y (add_21_2_n_4));
  CLKXOR2X1 add_21_2_g2(.A (in1[4]), .B (add_21_2_n_21), .Y (out1[4]));
  NAND2BX1 add_21_2_g256(.AN (add_21_2_n_14), .B (add_21_2_n_21), .Y
       (add_21_2_n_2));
  XNOR2X1 add_21_2_g257(.A (in1[5]), .B (add_21_2_n_27), .Y (out1[5]));
  XNOR2XL add_21_2_g258(.A (in1[7]), .B (add_21_2_n_25), .Y (out1[7]));
endmodule

