INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_projects/assign_2/assign_2.srcs/sources_1/imports/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_projects/assign_2/assign_2.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_projects/assign_2/assign_2.srcs/sources_1/imports/new/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_projects/assign_2/assign_2.srcs/sources_1/new/sequencer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequencer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado_projects/assign_2/assign_2.srcs/sim_1/new/sequencer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequencer_tb
