GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\HDMI_Top.v'
Undeclared symbol 'VGA_DE', assumed default net type 'wire'("E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\HDMI_Top.v":42)
Undeclared symbol 'VGA_HS', assumed default net type 'wire'("E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\HDMI_Top.v":43)
Undeclared symbol 'VGA_VS', assumed default net type 'wire'("E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\HDMI_Top.v":44)
Analyzing Verilog file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\VGA_Ctrl.v'
Analyzing Verilog file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\dvi_tx\dvi_tx.v'
Analyzing Verilog file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\gowin_clkdiv\gowin_clkdiv.v'
Analyzing Verilog file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'HDMI_Top'("E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\HDMI_Top.v":1)
Compiling module 'Gowin_rPLL'("E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'Gowin_CLKDIV'("E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\gowin_clkdiv\gowin_clkdiv.v":10)
Compiling module 'VGA_Ctrl'("E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\VGA_Ctrl.v":1)
Compiling module 'HDMI_Ctrl'("E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\dvi_tx\dvi_tx.v":1044)
Compiling module '**'("E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\src\dvi_tx\dvi_tx.v":1043)
Compiling module '**'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Compiling module '**'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Compiling module 'GW_JTAG'("E:\Gowin\Gowin_V1.9.11_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "HDMI_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\impl\gwsynthesis\1_HDMI.vg" completed
[100%] Generate report file "E:\FPGA\GaoYun\cqg_hdmi\cqg_hdmi\impl\gwsynthesis\1_HDMI_syn.rpt.html" completed
GowinSynthesis finish
