Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun  9 15:27:55 2024
| Host         : PC_di_Marco running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alv_VHDL_design_wrapper_control_sets_placed.rpt
| Design       : alv_VHDL_design_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   361 |
|    Minimum number of control sets                        |   361 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1143 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   361 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |    75 |
| >= 6 to < 8        |    64 |
| >= 8 to < 10       |    42 |
| >= 10 to < 12      |    33 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     2 |
| >= 16              |   112 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             253 |          110 |
| No           | No                    | Yes                    |             168 |           43 |
| No           | Yes                   | No                     |             448 |          189 |
| Yes          | No                    | No                     |            2548 |          690 |
| Yes          | No                    | Yes                    |             240 |           61 |
| Yes          | Yes                   | No                     |            2320 |          689 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                                                                             Enable Signal                                                                                                                             |                                                                                                                                    Set/Reset Signal                                                                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/rreq_burst_conv/we                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/rreq_burst_conv/we                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/we_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/rreq_burst_conv/we                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                           | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/rs_rdata/re                                                                                                                                                                                                    | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                          | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                           |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/rs_rdata/re                                                                                                                                                                                                    | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/rs_rdata/re                                                                                                                                                                                                    | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                          | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    |                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                2 |              4 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.raddr[3]_i_1__5_n_5                                                                                                                                        | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/dout_vld_reg[0]                                                                                                                                                             | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.empty_n_reg[0]                                                                                                                                           | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.empty_n_reg[0]                                                                                                                                           | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                        | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                           |                2 |              4 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/ap_block_pp0_stage0_subdone                                                                                                                                                                 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_s_operation_data_op_fu_51/i_reg_96[5]_i_1_n_5                                                                                                                                         |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_write_back_fu_139/we_36                                                                                                                                    | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.raddr[3]_i_1_n_5                                                                                                                                                                       | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                         | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.raddr[3]_i_1__0_n_5                                                                                                                                                                    | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.raddr[3]_i_1__4_n_5                                                                                                                                         | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                            |                2 |              4 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.raddr[3]_i_1__6_n_5                                                                                                                                                                    | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                3 |              4 |         1.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                      | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                             |                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              5 |         1.67 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                      | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/WVALID_Dummy_reg[0]                                                                                                                              | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                      | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/sel                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/FSM_onehot_exe_state[4]_i_1__0_n_5                                                                                                                     | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/FSM_onehot_exe_state[4]_i_1_n_5                                                                                                                 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                               | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                          | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/user_resp/empty_n                                                                                                                                                                                            | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/empty_n_0                                                                                                                                                                                          | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                      | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                    |                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                  | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                        | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                1 |              5 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                        |                                                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                              | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              5 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/ALU_operation_MEM_address0_sgn                                                                                                                  | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/we                                                                                                                                              | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/empty_n_0                                                                                                                                                                                           | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/ar_hs                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/we_0                                                                                                                                                                                                                  | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/flow_control_loop_pipe_sequential_init_U/i_fu_36                                                                                |                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/we                                                                                                                                                                                                                    | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/we_1                                                                                                                                                                                                                  | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_write_back_fu_139/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter7_reg                                                                     | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_write_back_fu_139/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                            | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_write_back_fu_139/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                            |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_s_operation_data_op_fu_51/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                              | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_s_operation_data_op_fu_51/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                              |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_reset_fu_178/grp_reset_Pipeline_clear_RAM_op_fu_46/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_l_operation_fu_42/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                      | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_l_operation_fu_42/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                      |                1 |              6 |         6.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/empty_n_0                                                                                                                                                                                           | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | alv_VHDL_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                        | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/load_unit/fifo_rreq/empty_n_0                                                                                                                                                                                           | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_a_fu_101/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                              | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_a_fu_101/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                              |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_b_fu_110/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                              | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_b_fu_110/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                              |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_operation_fu_92/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                            | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_operation_fu_92/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                            |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_write_back_fu_104/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter7_reg                                                                           | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_write_back_fu_104/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                  | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_write_back_fu_104/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                  |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/data_a_fifo_U/rden                                                                                                                                                                                               | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                    | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/data_b_fifo_U/rden                                                                                                                                                                                               | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/rden                                                                                                                                                                                        | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_b_fu_83/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                     | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_b_fu_83/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                     |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/data_result_fifo_U/rden                                                                                                                                                                                          | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/ALU_operation_MEM_address0_sgn                                                                                                                         | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_a_fu_74/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                     | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_a_fu_74/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                     |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/ALU_operation_fifo_U/mOutPtr[6]_i_1_n_5                                                                                                                                                                          | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/int_selec_reg[1]_1[0]                                                                                                                                                                                                 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/data_b_fifo_U/mOutPtr[6]_i_1__1_n_5                                                                                                                                                                              | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/empty_n                                                                                                                                                                  | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/fifo_burst/empty_n                                                                                                                                                                                             | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/data_a_fifo_U/mOutPtr[6]_i_1__0_n_5                                                                                                                                                                              | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                        | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_1                                                                                             | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_1                                                                                           | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/waddr                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/fifo_rctl/empty_n_0                                                                                                                                                                                            | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/dout_vld_reg_1[0]                                                                                                                                                                                  | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/fifo_resp/empty_n                                                                                                                                                                                             | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_1                                                                                           | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/data_result_fifo_U/mOutPtr[6]_i_1__2_n_5                                                                                                                                                                         | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                                                        | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/fifo_rctl/empty_n_0                                                                                                                                                                                            | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_1                                                                                           | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_reset_fu_178/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                           | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_reset_fu_178/E[0]                                                                                                                                                                                            | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/empty_n                                                                                                                                                                 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/E[0]                                                                                                                                                                                                                  | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/fifo_burst/empty_n                                                                                                                                                                                             | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/fifo_rctl/empty_n_0                                                                                                                                                                                            | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/fifo_burst/empty_n                                                                                                                                                                                             | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                   | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                2 |              8 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                  | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                   | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/fifo_depth_gt1_gen.full_n_reg                                                                                                                                               | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/fifo_depth_gt1_gen.full_n_reg                                                                                                                                               | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0         | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_depth_gt1_gen.full_n_reg_1[0]                                                                                                                                      | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/ap_rst_n_0[0]                                                                                                                                                                                |                3 |              8 |         2.67 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/fifo_depth_gt1_gen.full_n_reg                                                                                                                                               | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                   | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_b_fu_83/ap_block_pp0_stage0_subdone                                                                                                                       | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_operation_fu_92/ap_block_pp0_stage0_subdone                                                                                                              | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_a_fu_101/ap_block_pp0_stage0_subdone                                                                                                                | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_b_fu_110/ap_block_pp0_stage0_subdone                                                                                                                | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                4 |              9 |         2.25 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_l_operation_fu_42/ap_block_pp0_stage0_subdone                                                                                                                        | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_89_in                                                                                                 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_a_fu_74/ap_block_pp0_stage0_subdone                                                                                                                       | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                6 |             10 |         1.67 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/fifo_depth_gt1_gen.full_n_reg[0]                                                                                                                                                        | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_5                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/fifo_depth_gt1_gen.full_n_reg[0]                                                                                                                                                        | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_5                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/could_multi_bursts.last_loop_reg[0]                                                                                                                                                    | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__1_n_5                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/rreq_burst_conv/rs_req/fifo_depth_gt1_gen.full_n_reg[0]                                                                                                                                                        | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__2_n_5                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]            | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                3 |             10 |         3.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                3 |             10 |         3.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             10 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]   | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]        | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                3 |             10 |         3.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             10 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/buff_rdata/empty_n                                                                                                                                                                                            | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                5 |             11 |         2.20 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/buff_rdata/empty_n                                                                                                                                                                                            | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                5 |             11 |         2.20 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/load_unit/buff_rdata/empty_n                                                                                                                                                                                            | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/load_unit/buff_rdata/empty_n                                                                                                                                                                                            | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                4 |             11 |         2.75 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0   |                3 |             12 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                3 |             12 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                3 |             12 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                        |                                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                        |                                                                                                                                                                                                                                                                                        |                8 |             17 |         2.12 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                  | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |                6 |             18 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             18 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                          |                                                                                                                                                                                                                                                                                        |                8 |             20 |         2.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             24 |         1.60 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                8 |             24 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             24 |         2.67 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               10 |             24 |         2.40 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               12 |             26 |         2.17 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               11 |             26 |         2.36 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/req_handling_reg[0]                                                                                                                                                                     | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                6 |             26 |         4.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                              |               10 |             26 |         2.60 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/ar_hs                                                                                                                                                                                                                 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/rdata_data[31]_i_1_n_5                                                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/rreq_burst_conv/rs_req/req_handling_reg[0]                                                                                                                                                                     | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/req_handling_reg[0]                                                                                                                                                                    | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               11 |             26 |         2.36 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/req_handling_reg[0]                                                                                                                                                                     | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                7 |             28 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                        |                5 |             28 |         5.60 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                5 |             28 |         5.60 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                        |                7 |             28 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/int_a                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/int_c                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/int_a15_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/int_op27_out                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/int_b19_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/int_c23_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/int_op                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/int_b                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/control_s_axi_U/int_selec                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/data_result_sgn[31]_i_1_n_5                                                                                                                     |                                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/data_result_sgn[31]_i_1__0_n_5                                                                                                                         |                                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               12 |             33 |         2.75 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               13 |             33 |         2.54 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               12 |             33 |         2.75 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               10 |             33 |         3.30 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               12 |             33 |         2.75 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.rs_req/load_p1                                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |               11 |             34 |         3.09 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                8 |             34 |         4.25 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/we                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                5 |             34 |         6.80 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_operation_fu_92/we_37                                                                                                                                    |                                                                                                                                                                                                                                                                                        |                5 |             36 |         7.20 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_b_fu_110/we_33                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                6 |             36 |         6.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                          | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                6 |             36 |         6.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                           | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                6 |             36 |         6.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_a_fu_101/we_32                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                6 |             36 |         6.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                           | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                6 |             36 |         6.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/re                                                                                                                                                                           | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                5 |             36 |         7.20 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_write_back_fu_139/we_35                                                                                                                                    |                                                                                                                                                                                                                                                                                        |                6 |             36 |         6.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/load_unit/tmp_valid_reg_1[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                9 |             37 |         4.11 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                               | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                9 |             37 |         4.11 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/we                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                5 |             37 |         7.40 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               12 |             37 |         3.08 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/re                                                                                                                                               | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                5 |             37 |         7.40 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/tmp_valid_reg_1[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                8 |             37 |         4.62 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                |                                                                                                                                                                                                                                                                                        |               13 |             37 |         2.85 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |               13 |             37 |         2.85 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/tmp_valid_reg_1[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                9 |             37 |         4.11 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               10 |             37 |         3.70 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                7 |             37 |         5.29 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/store_unit/tmp_valid_reg_1[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                        |               12 |             37 |         3.08 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                        |               12 |             37 |         3.08 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |                7 |             37 |         5.29 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                        |                9 |             38 |         4.22 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                        |                8 |             38 |         4.75 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                        |               11 |             38 |         3.45 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                        |               11 |             38 |         3.45 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             39 |         2.79 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | alv_VHDL_design_i/axi_mem_intercon_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             39 |         2.79 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             39 |         2.79 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                    | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |               11 |             39 |         3.55 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/could_multi_bursts.sect_handling_reg[0]                                                                                                                                                | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |               11 |             41 |         3.73 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                                                                                                 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |               11 |             41 |         3.73 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                                                                                                 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |               10 |             41 |         4.10 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                                                                                                 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |               10 |             41 |         4.10 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                        |                8 |             45 |         5.62 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                        |               10 |             45 |         4.50 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/rreq_burst_conv/rs_req/fifo_depth_gt1_gen.full_n_reg[0]                                                                                                                                                        | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |               10 |             47 |         4.70 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/fifo_depth_gt1_gen.full_n_reg[0]                                                                                                                                                        | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |               12 |             47 |         3.92 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/fifo_depth_gt1_gen.full_n_reg[0]                                                                                                                                                        | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |               11 |             47 |         4.27 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/could_multi_bursts.last_loop_reg[0]                                                                                                                                                    | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |               12 |             47 |         3.92 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/data_a_fifo_U/dout_vld_reg_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |               11 |             64 |         5.82 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/data_a_fifo_U/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                        |               12 |             64 |         5.33 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                        |               18 |             65 |         3.61 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_3/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                        |               14 |             65 |         4.64 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                        |               13 |             65 |         5.00 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                        |               16 |             65 |         4.06 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                        |               17 |             65 |         3.82 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                            |                                                                                                                                                                                                                                                                                        |               16 |             65 |         4.06 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_write_back_fu_139/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter7_reg                                                                     |                                                                                                                                                                                                                                                                                        |               17 |             69 |         4.06 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_operation_fu_92/ap_block_pp0_stage0_subdone                                                                                                              |                                                                                                                                                                                                                                                                                        |               18 |             69 |         3.83 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_b_fu_110/ap_block_pp0_stage0_subdone                                                                                                                |                                                                                                                                                                                                                                                                                        |               20 |             69 |         3.45 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_operation_fu_166/grp_operation_Pipeline_l_operation_fu_42/ap_block_pp0_stage0_subdone                                                                                                                        |                                                                                                                                                                                                                                                                                        |               19 |             69 |         3.63 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_l_data_a_fu_101/ap_block_pp0_stage0_subdone                                                                                                                |                                                                                                                                                                                                                                                                                        |               22 |             69 |         3.14 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_b_fu_83/ap_block_pp0_stage0_subdone                                                                                                                       |                                                                                                                                                                                                                                                                                        |               21 |             69 |         3.29 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_l_data_a_fu_74/ap_block_pp0_stage0_subdone                                                                                                                       |                                                                                                                                                                                                                                                                                        |               18 |             69 |         3.83 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_write_back_fu_104/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter7_reg                                                                           |                                                                                                                                                                                                                                                                                        |               17 |             69 |         4.06 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                   | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |               24 |             74 |         3.08 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem3_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                    | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |               24 |             74 |         3.08 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                    | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |               24 |             74 |         3.08 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 | alv_VHDL_design_i/alv_VHDL_0/U0/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                    | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |               24 |             74 |         3.08 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | alv_VHDL_design_i/alv_VHDL_0/U0/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                   |              101 |            250 |         2.48 |
|  alv_VHDL_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                        |              111 |            254 |         2.29 |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


