v 20121123 2
C 40000 40000 0 0 0 title-B.sym
C 51300 47100 1 0 0 vdc-1.sym
{
T 52000 47750 5 10 1 1 0 0 1
refdes=V1
T 52000 47950 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 52000 48150 5 10 0 0 0 0 1
footprint=none
T 52000 47550 5 10 1 1 0 0 1
value=DC 2.5V
}
C 51300 45900 1 0 0 vdc-1.sym
{
T 52000 46550 5 10 1 1 0 0 1
refdes=V2
T 52000 46750 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 52000 46950 5 10 0 0 0 0 1
footprint=none
T 52000 46350 5 10 1 1 0 0 1
value=DC 2.5V
}
C 51900 47000 1 90 0 gnd-1.sym
N 51600 48600 51600 48300 4
{
T 51600 48500 5 10 1 1 0 0 1
netname=Vp
}
N 51600 45600 51600 45900 4
{
T 51600 45600 5 10 1 1 0 0 1
netname=Vm
}
C 48100 47800 1 0 0 spice-include-1.sym
{
T 48200 48100 5 10 0 1 0 0 1
device=include
T 48200 48200 5 10 1 1 0 0 1
refdes=A1
T 48600 47900 5 10 1 1 0 0 1
file=lm324.model
}
C 49000 44400 1 90 0 capacitor-1.sym
{
T 48300 44600 5 10 0 0 90 0 1
device=CAPACITOR
T 48500 44600 5 10 1 1 90 0 1
refdes=C2
T 48100 44600 5 10 0 0 90 0 1
symversion=0.1
T 49000 44400 5 10 1 1 0 0 1
value=10n
}
C 48900 45300 1 90 0 resistor-1.sym
{
T 48500 45600 5 10 0 0 90 0 1
device=RESISTOR
T 48600 45500 5 10 1 1 90 0 1
refdes=R2
T 48900 45400 5 10 1 1 0 0 1
value=10k
}
N 48800 46200 48100 46200 4
{
T 48800 46200 5 10 1 1 0 0 1
netname=Vsin
}
C 48700 44100 1 0 0 gnd-1.sym
N 47600 46900 47600 46600 4
{
T 47600 46800 5 10 1 1 0 0 1
netname=Vp
}
N 47600 45500 47600 45800 4
{
T 47600 45500 5 10 1 1 0 0 1
netname=Vm
}
N 48000 45000 48100 45000 4
C 46800 46500 1 270 0 gnd-1.sym
C 48000 45200 1 180 0 capacitor-1.sym
{
T 47800 44500 5 10 0 0 180 0 1
device=CAPACITOR
T 47800 44700 5 10 1 1 180 0 1
refdes=C1
T 47800 44300 5 10 0 0 180 0 1
symversion=0.1
T 48000 45300 5 10 1 1 180 0 1
value=10n
}
N 48800 45300 50300 45300 4
C 46900 46100 1 180 0 resistor-1.sym
{
T 46600 45700 5 10 0 0 180 0 1
device=RESISTOR
T 46700 45800 5 10 1 1 180 0 1
refdes=R1
T 46800 46300 5 10 1 1 180 0 1
value=10k
}
N 46900 46000 47100 46000 4
N 46000 46000 45700 46000 4
N 47100 46000 47100 45000 4
N 48100 45000 48100 46200 4
C 50300 44100 1 180 0 resistor-1.sym
{
T 50000 43700 5 10 0 0 180 0 1
device=RESISTOR
T 50100 43800 5 10 1 1 180 0 1
refdes=R3
T 50200 44100 5 10 1 1 90 0 1
value=10k
}
C 51300 44200 1 180 0 capacitor-1.sym
{
T 51100 43500 5 10 0 0 180 0 1
device=CAPACITOR
T 51100 43700 5 10 1 1 180 0 1
refdes=C3
T 51100 43300 5 10 0 0 180 0 1
symversion=0.1
T 51300 44200 5 10 1 1 90 0 1
value=10n
}
N 50300 44000 50400 44000 4
N 50300 44000 50300 44900 4
N 51300 44000 51300 45100 4
C 49300 43700 1 0 0 gnd-1.sym
N 51300 45100 52000 45100 4
{
T 51300 45100 5 10 1 1 0 0 1
netname=Vcos
}
C 47100 45800 1 0 0 lm324.sym
{
T 47925 45950 5 8 0 0 0 0 1
device=LM324
T 47300 46700 5 10 1 1 0 0 1
refdes=XU1
T 47100 45800 5 10 0 0 0 0 1
model-name=LM324
}
C 50300 44700 1 0 0 lm324.sym
{
T 51125 44850 5 8 0 0 0 0 1
device=LM324
T 50500 45600 5 10 1 1 0 0 1
refdes=XU2
T 50300 44700 5 10 0 0 0 0 1
model-name=LM324
}
N 50800 45800 50800 45500 4
{
T 50800 45700 5 10 1 1 0 0 1
netname=Vp
}
N 50800 44400 50800 44700 4
{
T 50800 44400 5 10 1 1 0 0 1
netname=Vm
}
C 45600 46900 1 270 0 resistor-1.sym
{
T 46000 46600 5 10 0 0 270 0 1
device=RESISTOR
T 45900 46700 5 10 1 1 270 0 1
refdes=R4
T 45400 48000 5 10 1 1 270 0 1
value=1
}
N 45700 48100 45700 48800 4
{
T 45700 48400 5 10 1 1 90 0 1
netname=Vcos
}
C 45400 46900 1 0 0 vac-1.sym
{
T 46100 47550 5 10 1 1 0 0 1
refdes=V3
T 46100 47750 5 10 0 0 0 0 1
device=vac
T 46100 47950 5 10 0 0 0 0 1
footprint=none
T 46100 47350 5 10 1 1 0 0 1
value=pulse(0 2.5 0 0 0 100u)
}
