{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632068101447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632068101455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 20 00:15:01 2021 " "Processing started: Mon Sep 20 00:15:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632068101455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632068101455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632068101455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632068101800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632068101800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.v" "" { Text "C:/Users/zeng/Desktop/Project Files/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632068113345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632068113345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca.v 1 1 " "Found 1 design units, including 1 entities, in source file rca.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca " "Found entity 1: rca" {  } { { "rca.v" "" { Text "C:/Users/zeng/Desktop/Project Files/rca.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632068113348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632068113348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.v 1 1 " "Found 1 design units, including 1 entities, in source file csa.v" { { "Info" "ISGN_ENTITY_NAME" "1 csa " "Found entity 1: csa" {  } { { "csa.v" "" { Text "C:/Users/zeng/Desktop/Project Files/csa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632068113349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632068113349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.v" "" { Text "C:/Users/zeng/Desktop/Project Files/mux_2to1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632068113350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632068113350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract " "Found entity 1: subtract" {  } { { "subtract.v" "" { Text "C:/Users/zeng/Desktop/Project Files/subtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632068113352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632068113352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.v" "" { Text "C:/Users/zeng/Desktop/Project Files/sll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632068113353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632068113353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "sra.v" "" { Text "C:/Users/zeng/Desktop/Project Files/sra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632068113355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632068113355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/zeng/Desktop/Project Files/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632068113356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632068113356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/zeng/Desktop/Project Files/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632068113358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632068113358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_for_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file and_for_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_for_alu " "Found entity 1: and_for_alu" {  } { { "and_for_alu.v" "" { Text "C:/Users/zeng/Desktop/Project Files/and_for_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632068113361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632068113361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_for_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file or_for_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_for_alu " "Found entity 1: or_for_alu" {  } { { "or_for_alu.v" "" { Text "C:/Users/zeng/Desktop/Project Files/or_for_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632068113363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632068113363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632068113393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(49) " "Verilog HDL assignment warning at alu.v(49): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/zeng/Desktop/Project Files/alu.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632068113396 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(55) " "Verilog HDL assignment warning at alu.v(55): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/zeng/Desktop/Project Files/alu.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632068113396 "|alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(56) " "Verilog HDL assignment warning at alu.v(56): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/zeng/Desktop/Project Files/alu.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632068113397 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csa csa:csa1 " "Elaborating entity \"csa\" for hierarchy \"csa:csa1\"" {  } { { "alu.v" "csa1" { Text "C:/Users/zeng/Desktop/Project Files/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632068113429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca csa:csa1\|rca:rca1 " "Elaborating entity \"rca\" for hierarchy \"csa:csa1\|rca:rca1\"" {  } { { "csa.v" "rca1" { Text "C:/Users/zeng/Desktop/Project Files/csa.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632068113442 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 rca.v(33) " "Verilog HDL warning at rca.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "rca.v" "" { Text "C:/Users/zeng/Desktop/Project Files/rca.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1632068113442 "|csa|rca:rca1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa csa:csa1\|rca:rca1\|fa:fa0 " "Elaborating entity \"fa\" for hierarchy \"csa:csa1\|rca:rca1\|fa:fa0\"" {  } { { "rca.v" "fa0" { Text "C:/Users/zeng/Desktop/Project Files/rca.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632068113443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 csa:csa1\|mux_2to1:mux_2to1_16bit\[16\].mux_2to1_16bit " "Elaborating entity \"mux_2to1\" for hierarchy \"csa:csa1\|mux_2to1:mux_2to1_16bit\[16\].mux_2to1_16bit\"" {  } { { "csa.v" "mux_2to1_16bit\[16\].mux_2to1_16bit" { Text "C:/Users/zeng/Desktop/Project Files/csa.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632068113455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract subtract:subtract1 " "Elaborating entity \"subtract\" for hierarchy \"subtract:subtract1\"" {  } { { "alu.v" "subtract1" { Text "C:/Users/zeng/Desktop/Project Files/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632068113459 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 subtract.v(62) " "Verilog HDL warning at subtract.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "subtract.v" "" { Text "C:/Users/zeng/Desktop/Project Files/subtract.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1632068113460 "|subtract"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 subtract.v(75) " "Verilog HDL warning at subtract.v(75): actual bit length 32 differs from formal bit length 1" {  } { { "subtract.v" "" { Text "C:/Users/zeng/Desktop/Project Files/subtract.v" 75 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1632068113460 "|subtract"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll sll:sll1 " "Elaborating entity \"sll\" for hierarchy \"sll:sll1\"" {  } { { "alu.v" "sll1" { Text "C:/Users/zeng/Desktop/Project Files/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632068113474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra sra:sra1 " "Elaborating entity \"sra\" for hierarchy \"sra:sra1\"" {  } { { "alu.v" "sra1" { Text "C:/Users/zeng/Desktop/Project Files/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632068113476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_for_alu and_for_alu:and1 " "Elaborating entity \"and_for_alu\" for hierarchy \"and_for_alu:and1\"" {  } { { "alu.v" "and1" { Text "C:/Users/zeng/Desktop/Project Files/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632068113479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_for_alu or_for_alu:or1 " "Elaborating entity \"or_for_alu\" for hierarchy \"or_for_alu:or1\"" {  } { { "alu.v" "or1" { Text "C:/Users/zeng/Desktop/Project Files/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632068113482 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632068114429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632068115347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632068116579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632068116579 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[3\] " "No output dependent on input pin \"ctrl_ALUopcode\[3\]\"" {  } { { "alu.v" "" { Text "C:/Users/zeng/Desktop/Project Files/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632068116648 "|alu|ctrl_ALUopcode[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_ALUopcode\[4\] " "No output dependent on input pin \"ctrl_ALUopcode\[4\]\"" {  } { { "alu.v" "" { Text "C:/Users/zeng/Desktop/Project Files/alu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632068116648 "|alu|ctrl_ALUopcode[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1632068116648 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "718 " "Implemented 718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632068116649 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632068116649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "609 " "Implemented 609 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632068116649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632068116649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632068116687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 20 00:15:16 2021 " "Processing ended: Mon Sep 20 00:15:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632068116687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632068116687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632068116687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632068116687 ""}
