#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec  3 14:26:35 2018
# Process ID: 7048
# Current directory: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6196 C:\Users\German Zepeda\Documents\Fall Semester 2018\ECE524\Project\project_1\project_1.xpr
# Log file: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/vivado.log
# Journal file: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from '/home/saba/Documents/workstation4_image_processing/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 898.836 ; gain = 137.742
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {7} CONFIG.Write_Depth_A {307200} CONFIG.Read_Width_A {7} CONFIG.Write_Width_B {7} CONFIG.Read_Width_B {7} CONFIG.Enable_B {Use_ENB_Pin}] [get_ips blk_mem_gen_0]
generate_target all [get_files  {{C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Mon Dec  3 14:28:09 2018] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.ip_user_files} -ipstatic_source_dir {C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Dec  3 14:52:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Dec  3 14:53:50 2018] Launched impl_1...
Run output will be captured here: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  3 14:55:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.runs/synth_1/runme.log
[Mon Dec  3 14:55:32 2018] Launched impl_1...
Run output will be captured here: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  3 15:00:17 2018] Launched synth_1...
Run output will be captured here: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.runs/synth_1/runme.log
[Mon Dec  3 15:00:17 2018] Launched impl_1...
Run output will be captured here: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  3 15:03:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.runs/synth_1/runme.log
[Mon Dec  3 15:03:13 2018] Launched impl_1...
Run output will be captured here: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.runs/impl_1/runme.log
close [ open {C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.srcs/sources_1/new/top_2.vhd} w ]
add_files {{C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.srcs/sources_1/new/top_2.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  3 15:48:45 2018] Launched synth_1...
Run output will be captured here: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.runs/synth_1/runme.log
[Mon Dec  3 15:48:45 2018] Launched impl_1...
Run output will be captured here: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  3 15:50:59 2018] Launched synth_1...
Run output will be captured here: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.runs/synth_1/runme.log
[Mon Dec  3 15:50:59 2018] Launched impl_1...
Run output will be captured here: C:/Users/German Zepeda/Documents/Fall Semester 2018/ECE524/Project/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  3 16:04:56 2018...
