

================================================================
== Vitis HLS Report for 'dct_Pipeline_WR_Loop_Row_WR_Loop_Col'
================================================================
* Date:           Fri Oct 14 17:51:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        dct_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.740 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       43|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       28|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       28|      186|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_84_16_1_1_U81  |mux_84_16_1_1  |        0|   0|  0|  43|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  43|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln115_1_fu_241_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln115_fu_215_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln117_fu_291_p2       |         +|   0|  0|  12|           4|           1|
    |icmp_ln115_fu_209_p2      |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln117_fu_227_p2      |      icmp|   0|  0|   9|           4|           5|
    |select_ln115_1_fu_247_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln115_3_fu_267_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln115_fu_233_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  71|          30|          26|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten22_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_r_load                 |   9|          2|    4|          8|
    |c_fu_62                                 |   9|          2|    4|          8|
    |indvar_flatten22_fu_70                  |   9|          2|    7|         14|
    |r_fu_66                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c_fu_62                  |  4|   0|    4|          0|
    |indvar_flatten22_fu_70   |  7|   0|    7|          0|
    |r_fu_66                  |  4|   0|    4|          0|
    |select_ln115_reg_369     |  4|   0|    4|          0|
    |trunc_ln115_reg_374      |  3|   0|    3|          0|
    |trunc_ln118_reg_419      |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 28|   0|   28|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row_WR_Loop_Col|  return value|
|buf_2d_out_0_address0  |  out|    3|   ap_memory|                          buf_2d_out_0|         array|
|buf_2d_out_0_ce0       |  out|    1|   ap_memory|                          buf_2d_out_0|         array|
|buf_2d_out_0_q0        |   in|   16|   ap_memory|                          buf_2d_out_0|         array|
|buf_2d_out_1_address0  |  out|    3|   ap_memory|                          buf_2d_out_1|         array|
|buf_2d_out_1_ce0       |  out|    1|   ap_memory|                          buf_2d_out_1|         array|
|buf_2d_out_1_q0        |   in|   16|   ap_memory|                          buf_2d_out_1|         array|
|buf_2d_out_2_address0  |  out|    3|   ap_memory|                          buf_2d_out_2|         array|
|buf_2d_out_2_ce0       |  out|    1|   ap_memory|                          buf_2d_out_2|         array|
|buf_2d_out_2_q0        |   in|   16|   ap_memory|                          buf_2d_out_2|         array|
|buf_2d_out_3_address0  |  out|    3|   ap_memory|                          buf_2d_out_3|         array|
|buf_2d_out_3_ce0       |  out|    1|   ap_memory|                          buf_2d_out_3|         array|
|buf_2d_out_3_q0        |   in|   16|   ap_memory|                          buf_2d_out_3|         array|
|buf_2d_out_4_address0  |  out|    3|   ap_memory|                          buf_2d_out_4|         array|
|buf_2d_out_4_ce0       |  out|    1|   ap_memory|                          buf_2d_out_4|         array|
|buf_2d_out_4_q0        |   in|   16|   ap_memory|                          buf_2d_out_4|         array|
|buf_2d_out_5_address0  |  out|    3|   ap_memory|                          buf_2d_out_5|         array|
|buf_2d_out_5_ce0       |  out|    1|   ap_memory|                          buf_2d_out_5|         array|
|buf_2d_out_5_q0        |   in|   16|   ap_memory|                          buf_2d_out_5|         array|
|buf_2d_out_6_address0  |  out|    3|   ap_memory|                          buf_2d_out_6|         array|
|buf_2d_out_6_ce0       |  out|    1|   ap_memory|                          buf_2d_out_6|         array|
|buf_2d_out_6_q0        |   in|   16|   ap_memory|                          buf_2d_out_6|         array|
|buf_2d_out_7_address0  |  out|    3|   ap_memory|                          buf_2d_out_7|         array|
|buf_2d_out_7_ce0       |  out|    1|   ap_memory|                          buf_2d_out_7|         array|
|buf_2d_out_7_q0        |   in|   16|   ap_memory|                          buf_2d_out_7|         array|
|output_r_address0      |  out|    6|   ap_memory|                              output_r|         array|
|output_r_ce0           |  out|    1|   ap_memory|                              output_r|         array|
|output_r_we0           |  out|    1|   ap_memory|                              output_r|         array|
|output_r_d0            |  out|   16|   ap_memory|                              output_r|         array|
+-----------------------+-----+-----+------------+--------------------------------------+--------------+

