// Seed: 4158113802
module module_0;
  string id_1;
  assign id_1 = "";
  assign module_1.id_7 = 0;
  logic id_2;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input uwire id_2,
    output logic id_3,
    input wor id_4
    , id_21,
    output tri0 id_5,
    input wand id_6,
    input supply0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input supply0 id_14,
    output logic id_15,
    input supply1 id_16,
    input tri1 id_17,
    input wand id_18,
    output tri0 id_19
);
  tri0 [-1 : -1 'd0] id_22;
  generate
    always begin : LABEL_0
      if (1) begin : LABEL_1
        id_15 <= 1'b0;
      end
    end
  endgenerate
  wire id_23;
  always
  fork
    id_3 = -1;
  join_any
  assign id_22 = 1;
  wire id_24;
  module_0 modCall_1 ();
  wire id_25[-1 : 1  +  -1];
  ;
  localparam id_26 = 1;
  genvar id_27;
endmodule
