
led.elf:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_start>:
   0:	e3a00453 	mov	r0, #1392508928	; 0x53000000
   4:	e3a01000 	mov	r1, #0
   8:	e5801000 	str	r1, [r0]
   c:	e3a01000 	mov	r1, #0
  10:	e5910000 	ldr	r0, [r1]
  14:	e5811000 	str	r1, [r1]
  18:	e5912000 	ldr	r2, [r1]
  1c:	e1510002 	cmp	r1, r2
  20:	e59fd00c 	ldr	sp, [pc, #12]	; 34 <halt+0x4>
  24:	03a0da01 	moveq	sp, #4096	; 0x1000
  28:	05810000 	streq	r0, [r1]
  2c:	eb000011 	bl	78 <main>

00000030 <halt>:
  30:	eafffffe 	b	30 <halt>
  34:	40001000 	andmi	r1, r0, r0

00000038 <delay>:
  38:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  3c:	e28db000 	add	fp, sp, #0
  40:	e24dd00c 	sub	sp, sp, #12
  44:	e50b0008 	str	r0, [fp, #-8]
  48:	e51b3008 	ldr	r3, [fp, #-8]
  4c:	e3530000 	cmp	r3, #0
  50:	03a02000 	moveq	r2, #0
  54:	13a02001 	movne	r2, #1
  58:	e20220ff 	and	r2, r2, #255	; 0xff
  5c:	e2433001 	sub	r3, r3, #1
  60:	e50b3008 	str	r3, [fp, #-8]
  64:	e3520000 	cmp	r2, #0
  68:	1afffff6 	bne	48 <delay+0x10>
  6c:	e28bd000 	add	sp, fp, #0
  70:	e8bd0800 	pop	{fp}
  74:	e12fff1e 	bx	lr

00000078 <main>:
  78:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  7c:	e28db000 	add	fp, sp, #0
  80:	e24dd00c 	sub	sp, sp, #12
  84:	e59f311c 	ldr	r3, [pc, #284]	; 1a8 <main+0x130>
  88:	e59f2118 	ldr	r2, [pc, #280]	; 1a8 <main+0x130>
  8c:	e5922000 	ldr	r2, [r2]
  90:	e3c22c3f 	bic	r2, r2, #16128	; 0x3f00
  94:	e5832000 	str	r2, [r3]
  98:	e59f3108 	ldr	r3, [pc, #264]	; 1a8 <main+0x130>
  9c:	e59f2104 	ldr	r2, [pc, #260]	; 1a8 <main+0x130>
  a0:	e5922000 	ldr	r2, [r2]
  a4:	e3822c15 	orr	r2, r2, #5376	; 0x1500
  a8:	e5832000 	str	r2, [r3]
  ac:	e59f30f4 	ldr	r3, [pc, #244]	; 1a8 <main+0x130>
  b0:	e59f20f0 	ldr	r2, [pc, #240]	; 1a8 <main+0x130>
  b4:	e5922000 	ldr	r2, [r2]
  b8:	e3c2200f 	bic	r2, r2, #15
  bc:	e5832000 	str	r2, [r3]
  c0:	e59f30e4 	ldr	r3, [pc, #228]	; 1ac <main+0x134>
  c4:	e59f20e0 	ldr	r2, [pc, #224]	; 1ac <main+0x134>
  c8:	e5922000 	ldr	r2, [r2]
  cc:	e3c22018 	bic	r2, r2, #24
  d0:	e5832000 	str	r2, [r3]
  d4:	e59f30d4 	ldr	r3, [pc, #212]	; 1b0 <main+0x138>
  d8:	e5933000 	ldr	r3, [r3]
  dc:	e50b300c 	str	r3, [fp, #-12]
  e0:	e59f30cc 	ldr	r3, [pc, #204]	; 1b4 <main+0x13c>
  e4:	e5933000 	ldr	r3, [r3]
  e8:	e50b3008 	str	r3, [fp, #-8]
  ec:	e51b300c 	ldr	r3, [fp, #-12]
  f0:	e2033001 	and	r3, r3, #1
  f4:	e20330ff 	and	r3, r3, #255	; 0xff
  f8:	e3530000 	cmp	r3, #0
  fc:	0a000005 	beq	118 <main+0xa0>
 100:	e59f30a8 	ldr	r3, [pc, #168]	; 1b0 <main+0x138>
 104:	e59f20a4 	ldr	r2, [pc, #164]	; 1b0 <main+0x138>
 108:	e5922000 	ldr	r2, [r2]
 10c:	e3822040 	orr	r2, r2, #64	; 0x40
 110:	e5832000 	str	r2, [r3]
 114:	ea000004 	b	12c <main+0xb4>
 118:	e59f3090 	ldr	r3, [pc, #144]	; 1b0 <main+0x138>
 11c:	e59f208c 	ldr	r2, [pc, #140]	; 1b0 <main+0x138>
 120:	e5922000 	ldr	r2, [r2]
 124:	e3c22040 	bic	r2, r2, #64	; 0x40
 128:	e5832000 	str	r2, [r3]
 12c:	e51b300c 	ldr	r3, [fp, #-12]
 130:	e2033004 	and	r3, r3, #4
 134:	e3530000 	cmp	r3, #0
 138:	0a000005 	beq	154 <main+0xdc>
 13c:	e59f306c 	ldr	r3, [pc, #108]	; 1b0 <main+0x138>
 140:	e59f2068 	ldr	r2, [pc, #104]	; 1b0 <main+0x138>
 144:	e5922000 	ldr	r2, [r2]
 148:	e3822020 	orr	r2, r2, #32
 14c:	e5832000 	str	r2, [r3]
 150:	ea000004 	b	168 <main+0xf0>
 154:	e59f3054 	ldr	r3, [pc, #84]	; 1b0 <main+0x138>
 158:	e59f2050 	ldr	r2, [pc, #80]	; 1b0 <main+0x138>
 15c:	e5922000 	ldr	r2, [r2]
 160:	e3c22020 	bic	r2, r2, #32
 164:	e5832000 	str	r2, [r3]
 168:	e51b3008 	ldr	r3, [fp, #-8]
 16c:	e2033008 	and	r3, r3, #8
 170:	e3530000 	cmp	r3, #0
 174:	0a000005 	beq	190 <main+0x118>
 178:	e59f3030 	ldr	r3, [pc, #48]	; 1b0 <main+0x138>
 17c:	e59f202c 	ldr	r2, [pc, #44]	; 1b0 <main+0x138>
 180:	e5922000 	ldr	r2, [r2]
 184:	e3822010 	orr	r2, r2, #16
 188:	e5832000 	str	r2, [r3]
 18c:	eaffffd0 	b	d4 <main+0x5c>
 190:	e59f3018 	ldr	r3, [pc, #24]	; 1b0 <main+0x138>
 194:	e59f2014 	ldr	r2, [pc, #20]	; 1b0 <main+0x138>
 198:	e5922000 	ldr	r2, [r2]
 19c:	e3c22010 	bic	r2, r2, #16
 1a0:	e5832000 	str	r2, [r3]
 1a4:	eaffffca 	b	d4 <main+0x5c>
 1a8:	56000050 	undefined instruction 0x56000050
 1ac:	56000060 	strpl	r0, [r0], -r0, rrx
 1b0:	56000054 	undefined instruction 0x56000054
 1b4:	56000064 	strpl	r0, [r0], -r4, rrx

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
  18:	04120109 	ldreq	r0, [r2], #-265	; 0x109
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x00000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__bss_end__+0x10c8b6c>
   4:	74632820 	strbtvc	r2, [r3], #-2080	; 0x820
   8:	312d676e 	teqcc	sp, lr, ror #14
   c:	312e362e 	teqcc	lr, lr, lsr #12
  10:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  14:	00332e34 	eorseq	r2, r3, r4, lsr lr
