#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000236ec06fa80 .scope module, "cpu_tb" "cpu_tb" 2 11;
 .timescale 0 0;
v00000236ec0c8ca0_0 .var "CLK", 0 0;
v00000236ec0c71c0_0 .var "INSTRUCTION", 31 0;
v00000236ec0c7f80_0 .net "PC", 31 0, v00000236ec0c7d00_0;  1 drivers
v00000236ec0c8020_0 .var "RESET", 0 0;
v00000236ec0c7260 .array "instr_mem", 1023 0, 7 0;
S_00000236ec05d6e0 .scope module, "mycpu" "cpu" 2 58, 2 90 0, S_00000236ec06fa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000236ec0c7300_0 .var "ALU_SELECT", 2 0;
v00000236ec0c7e40_0 .net "CLK", 0 0, v00000236ec0c8ca0_0;  1 drivers
v00000236ec0c8d40_0 .var "DESTINATIONADDRESS", 2 0;
v00000236ec0c85c0_0 .net "EXTENDEDJUMPCOUNT", 31 0, v00000236ec0c5a70_0;  1 drivers
v00000236ec0c83e0_0 .net "FINALJUMPCOUNT", 31 0, L_00000236ec0c80c0;  1 drivers
v00000236ec0c8160_0 .var "IMMEDIATE", 7 0;
v00000236ec0c7620_0 .net "INSTRUCTION", 31 0, v00000236ec0c71c0_0;  1 drivers
v00000236ec0c74e0_0 .var "JUMPCOUNT", 7 0;
v00000236ec0c7a80_0 .net "MUX1OUT", 7 0, v00000236ec0c5c50_0;  1 drivers
v00000236ec0c8e80_0 .net "MUX2OUT", 7 0, v00000236ec0c6bf0_0;  1 drivers
v00000236ec0c8660_0 .net "NEXTPC", 31 0, v00000236ec0c6a10_0;  1 drivers
v00000236ec0c8700_0 .var "OPCODE", 7 0;
v00000236ec0c7120_0 .net "OPERAND1", 7 0, L_00000236ec056cd0;  1 drivers
v00000236ec0c8a20_0 .net "OPERAND2", 7 0, L_00000236ec056d40;  1 drivers
v00000236ec0c7d00_0 .var "PC", 31 0;
v00000236ec0c8f20_0 .net "PCJUMP", 31 0, L_00000236ec0c8200;  1 drivers
v00000236ec0c8b60_0 .net "PCPLUSFOUR", 31 0, v00000236ec0c5bb0_0;  1 drivers
v00000236ec0c7760_0 .net "RESET", 0 0, v00000236ec0c8020_0;  1 drivers
v00000236ec0c87a0_0 .net "RESULT", 7 0, v00000236ec0c52f0_0;  1 drivers
v00000236ec0c7080_0 .var "SOURCE1ADDRESS", 2 0;
v00000236ec0c88e0_0 .var "SOURCE2ADDRESS", 2 0;
v00000236ec0c76c0_0 .var "WRITE", 0 0;
v00000236ec0c8840_0 .net "ZERO", 0 0, v00000236ec0c5f70_0;  1 drivers
v00000236ec0c8980_0 .var "isBEQ", 0 0;
v00000236ec0c7ee0_0 .var "isIMMEDIATE", 0 0;
v00000236ec0c7800_0 .var "isJUMP", 0 0;
v00000236ec0c8ac0_0 .var "isRIGHTSHIFT", 0 0;
v00000236ec0c8480_0 .var "isSUBSTRACT", 0 0;
v00000236ec0c8c00_0 .var "twosComplement", 7 0;
E_00000236ec06cc90 .event anyedge, v00000236ec0c7620_0;
E_00000236ec06d6d0 .event anyedge, v00000236ec0c6790_0;
S_00000236ec0241d0 .scope module, "ALU" "alu" 2 114, 3 8 0, S_00000236ec05d6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
    .port_info 5 /INPUT 1 "SHIFTINDICATOR";
v00000236ec0c61f0_0 .net "Add", 7 0, v00000236ec05f460_0;  1 drivers
v00000236ec0c68d0_0 .net "And", 7 0, v00000236ec05f780_0;  1 drivers
v00000236ec0c5250_0 .net "DATA1", 7 0, L_00000236ec056cd0;  alias, 1 drivers
v00000236ec0c6970_0 .net "DATA2", 7 0, v00000236ec0c6bf0_0;  alias, 1 drivers
v00000236ec0c5390_0 .net "Fwd", 7 0, v00000236ec05f3c0_0;  1 drivers
v00000236ec0c6dd0_0 .net "LogicalShift", 7 0, v00000236ec05f820_0;  1 drivers
v00000236ec0c59d0_0 .net "Or", 7 0, v00000236ec05ef60_0;  1 drivers
v00000236ec0c52f0_0 .var "RESULT", 7 0;
v00000236ec0c66f0_0 .net "SELECT", 2 0, v00000236ec0c7300_0;  1 drivers
v00000236ec0c6d30_0 .net "SHIFTINDICATOR", 0 0, v00000236ec0c8ac0_0;  1 drivers
v00000236ec0c5f70_0 .var "ZERO", 0 0;
v00000236ec0c6510_0 .var "zero_flag", 0 0;
E_00000236ec06cf10/0 .event anyedge, v00000236ec0c66f0_0, v00000236ec05f3c0_0, v00000236ec05f460_0, v00000236ec05f780_0;
E_00000236ec06cf10/1 .event anyedge, v00000236ec05ef60_0, v00000236ec05f820_0, v00000236ec0c6510_0;
E_00000236ec06cf10 .event/or E_00000236ec06cf10/0, E_00000236ec06cf10/1;
E_00000236ec06cbd0 .event anyedge, v00000236ec05f460_0;
S_00000236ec024360 .scope module, "Add_" "ADD" 3 23, 3 84 0, S_00000236ec0241d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000236ec05f140_0 .net "DATA1", 7 0, L_00000236ec056cd0;  alias, 1 drivers
v00000236ec05f6e0_0 .net "DATA2", 7 0, v00000236ec0c6bf0_0;  alias, 1 drivers
v00000236ec05f460_0 .var "RESULT", 7 0;
E_00000236ec06d890 .event anyedge, v00000236ec05f6e0_0, v00000236ec05f140_0;
S_00000236ec054570 .scope module, "And_" "AND" 3 24, 3 96 0, S_00000236ec0241d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000236ec05f500_0 .net "DATA1", 7 0, L_00000236ec056cd0;  alias, 1 drivers
v00000236ec05f1e0_0 .net "DATA2", 7 0, v00000236ec0c6bf0_0;  alias, 1 drivers
v00000236ec05f780_0 .var "RESULT", 7 0;
S_00000236ec054700 .scope module, "Forward_" "FORWARD" 3 22, 3 72 0, S_00000236ec0241d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
v00000236ec05f5a0_0 .net "DATA2", 7 0, v00000236ec0c6bf0_0;  alias, 1 drivers
v00000236ec05f3c0_0 .var "RESULT", 7 0;
E_00000236ec06d810 .event anyedge, v00000236ec05f6e0_0;
S_00000236ec050050 .scope module, "LogicalShift_" "LOGICALSHIFT" 3 26, 3 120 0, S_00000236ec0241d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPERAND";
    .port_info 1 /INPUT 8 "SHIFTAMOUNT";
    .port_info 2 /INPUT 1 "SHIFTSIDE";
    .port_info 3 /OUTPUT 8 "RESULT";
v00000236ec05f640_0 .net "OPERAND", 7 0, L_00000236ec056cd0;  alias, 1 drivers
v00000236ec05f820_0 .var "RESULT", 7 0;
v00000236ec05f8c0_0 .net "SHIFTAMOUNT", 7 0, v00000236ec0c6bf0_0;  alias, 1 drivers
v00000236ec05e9c0_0 .net "SHIFTSIDE", 0 0, v00000236ec0c8ac0_0;  alias, 1 drivers
v00000236ec05eb00_0 .var/i "i", 31 0;
v00000236ec05eba0_0 .var "temp", 6 0;
v00000236ec05ece0_0 .var "tempOperand", 7 0;
S_00000236ec0501e0 .scope module, "Or_" "OR" 3 25, 3 108 0, S_00000236ec0241d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000236ec05ed80_0 .net "DATA1", 7 0, L_00000236ec056cd0;  alias, 1 drivers
v00000236ec05ee20_0 .net "DATA2", 7 0, v00000236ec0c6bf0_0;  alias, 1 drivers
v00000236ec05ef60_0 .var "RESULT", 7 0;
S_00000236ec04f340 .scope module, "EXTENDOFFSET" "extend" 2 116, 2 312 0, S_00000236ec05d6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OFFSET";
    .port_info 1 /OUTPUT 32 "EXTENDEDOFFSET";
v00000236ec0c5a70_0 .var "EXTENDEDOFFSET", 31 0;
v00000236ec0c6e70_0 .net "OFFSET", 7 0, v00000236ec0c74e0_0;  1 drivers
E_00000236ec06ce90 .event anyedge, v00000236ec0c6e70_0;
S_00000236ec04f4d0 .scope module, "JUMPTO" "jump" 2 120, 2 304 0, S_00000236ec05d6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "CURRENTPC";
    .port_info 1 /OUTPUT 32 "TARGETPC";
    .port_info 2 /INPUT 32 "JUMPBY";
v00000236ec0c6470_0 .net "CURRENTPC", 31 0, v00000236ec0c5bb0_0;  alias, 1 drivers
v00000236ec0c5430_0 .net "JUMPBY", 31 0, L_00000236ec0c80c0;  alias, 1 drivers
v00000236ec0c6b50_0 .net "TARGETPC", 31 0, L_00000236ec0c8200;  alias, 1 drivers
L_00000236ec0c8200 .delay 32 (2,2,2) L_00000236ec0c8200/d;
L_00000236ec0c8200/d .arith/sum 32, v00000236ec0c5bb0_0, L_00000236ec0c80c0;
S_00000236ec055a00 .scope module, "MUX1" "mux" 2 106, 2 257 0, S_00000236ec05d6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000236ec0c63d0_0 .net "DATA1", 7 0, v00000236ec0c8c00_0;  1 drivers
v00000236ec0c6790_0 .net "DATA2", 7 0, L_00000236ec056d40;  alias, 1 drivers
v00000236ec0c5c50_0 .var "OUTPUT", 7 0;
v00000236ec0c65b0_0 .net "SELECT", 0 0, v00000236ec0c8480_0;  1 drivers
E_00000236ec06d490 .event anyedge, v00000236ec0c65b0_0, v00000236ec0c63d0_0, v00000236ec0c6790_0;
S_00000236ec055b90 .scope module, "MUX2" "mux" 2 108, 2 257 0, S_00000236ec05d6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v00000236ec0c5b10_0 .net "DATA1", 7 0, v00000236ec0c8160_0;  1 drivers
v00000236ec0c5070_0 .net "DATA2", 7 0, v00000236ec0c5c50_0;  alias, 1 drivers
v00000236ec0c6bf0_0 .var "OUTPUT", 7 0;
v00000236ec0c6650_0 .net "SELECT", 0 0, v00000236ec0c7ee0_0;  1 drivers
E_00000236ec06d590 .event anyedge, v00000236ec0c6650_0, v00000236ec0c5b10_0, v00000236ec0c5c50_0;
S_00000236ec02c880 .scope module, "MUX3" "mux_pc" 2 110, 2 274 0, S_00000236ec05d6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "JUMPSELECT";
    .port_info 3 /INPUT 1 "BEQSELECT";
    .port_info 4 /INPUT 1 "ZEROSELECT";
    .port_info 5 /OUTPUT 32 "OUTPUT";
v00000236ec0c5110_0 .net "BEQSELECT", 0 0, v00000236ec0c8980_0;  1 drivers
v00000236ec0c5570_0 .net "DATA1", 31 0, L_00000236ec0c8200;  alias, 1 drivers
v00000236ec0c5e30_0 .net "DATA2", 31 0, v00000236ec0c5bb0_0;  alias, 1 drivers
v00000236ec0c6f10_0 .net "JUMPSELECT", 0 0, v00000236ec0c7800_0;  1 drivers
v00000236ec0c6a10_0 .var "OUTPUT", 31 0;
v00000236ec0c6ab0_0 .net "ZEROSELECT", 0 0, v00000236ec0c5f70_0;  alias, 1 drivers
E_00000236ec06cfd0/0 .event anyedge, v00000236ec0c6f10_0, v00000236ec0c6b50_0, v00000236ec0c5110_0, v00000236ec0c5f70_0;
E_00000236ec06cfd0/1 .event anyedge, v00000236ec0c6470_0;
E_00000236ec06cfd0 .event/or E_00000236ec06cfd0/0, E_00000236ec06cfd0/1;
S_00000236ec02ca10 .scope module, "NEXTPCVAl" "next_PC" 2 104, 2 294 0, S_00000236ec05d6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "OUT";
v00000236ec0c6c90_0 .net "IN", 31 0, v00000236ec0c7d00_0;  alias, 1 drivers
v00000236ec0c5bb0_0 .var "OUT", 31 0;
E_00000236ec06d210 .event anyedge, v00000236ec0c6c90_0;
S_00000236ec03a350 .scope module, "REGISTER" "reg_file" 2 112, 4 8 0, S_00000236ec05d6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000236ec056cd0/d .functor BUFZ 8, L_00000236ec0c7b20, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000236ec056cd0 .delay 8 (2,2,2) L_00000236ec056cd0/d;
L_00000236ec056d40/d .functor BUFZ 8, L_00000236ec0c7580, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000236ec056d40 .delay 8 (2,2,2) L_00000236ec056d40/d;
v00000236ec0c54d0_0 .net "CLK", 0 0, v00000236ec0c8ca0_0;  alias, 1 drivers
v00000236ec0c6290_0 .net "IN", 7 0, v00000236ec0c52f0_0;  alias, 1 drivers
v00000236ec0c6830_0 .net "INADDRESS", 2 0, v00000236ec0c8d40_0;  1 drivers
v00000236ec0c5930_0 .net "OUT1", 7 0, L_00000236ec056cd0;  alias, 1 drivers
v00000236ec0c5610_0 .net "OUT1ADDRESS", 2 0, v00000236ec0c7080_0;  1 drivers
v00000236ec0c56b0_0 .net "OUT2", 7 0, L_00000236ec056d40;  alias, 1 drivers
v00000236ec0c5750_0 .net "OUT2ADDRESS", 2 0, v00000236ec0c88e0_0;  1 drivers
v00000236ec0c57f0_0 .net "RESET", 0 0, v00000236ec0c8020_0;  alias, 1 drivers
v00000236ec0c5890_0 .net "WRITE", 0 0, v00000236ec0c76c0_0;  1 drivers
v00000236ec0c5cf0_0 .net *"_ivl_0", 7 0, L_00000236ec0c7b20;  1 drivers
v00000236ec0c5d90_0 .net *"_ivl_10", 4 0, L_00000236ec0c7940;  1 drivers
L_00000236ec0d00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000236ec0c5ed0_0 .net *"_ivl_13", 1 0, L_00000236ec0d00d0;  1 drivers
v00000236ec0c6010_0 .net *"_ivl_2", 4 0, L_00000236ec0c78a0;  1 drivers
L_00000236ec0d0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000236ec0c60b0_0 .net *"_ivl_5", 1 0, L_00000236ec0d0088;  1 drivers
v00000236ec0c6150_0 .net *"_ivl_8", 7 0, L_00000236ec0c7580;  1 drivers
v00000236ec0c6330_0 .var/i "i", 31 0;
v00000236ec0c73a0 .array "register", 0 7, 7 0;
E_00000236ec06ced0 .event posedge, v00000236ec0c54d0_0;
L_00000236ec0c7b20 .array/port v00000236ec0c73a0, L_00000236ec0c78a0;
L_00000236ec0c78a0 .concat [ 3 2 0 0], v00000236ec0c7080_0, L_00000236ec0d0088;
L_00000236ec0c7580 .array/port v00000236ec0c73a0, L_00000236ec0c7940;
L_00000236ec0c7940 .concat [ 3 2 0 0], v00000236ec0c88e0_0, L_00000236ec0d00d0;
S_00000236ec03a4e0 .scope module, "SHIFT" "shift" 2 118, 2 327 0, S_00000236ec05d6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "VALUE";
    .port_info 1 /OUTPUT 32 "SHIFTEDVALUE";
v00000236ec0c7da0_0 .net/s "SHIFTEDVALUE", 31 0, L_00000236ec0c80c0;  alias, 1 drivers
v00000236ec0c8520_0 .net/s "VALUE", 31 0, v00000236ec0c5a70_0;  alias, 1 drivers
v00000236ec0c7440_0 .net *"_ivl_2", 29 0, L_00000236ec0c79e0;  1 drivers
L_00000236ec0d0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000236ec0c8de0_0 .net *"_ivl_4", 1 0, L_00000236ec0d0118;  1 drivers
L_00000236ec0c79e0 .part v00000236ec0c5a70_0, 0, 30;
L_00000236ec0c80c0 .concat [ 2 30 0 0], L_00000236ec0d0118, L_00000236ec0c79e0;
    .scope S_00000236ec02ca10;
T_0 ;
    %wait E_00000236ec06d210;
    %delay 1, 0;
    %load/vec4 v00000236ec0c6c90_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000236ec0c5bb0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000236ec055a00;
T_1 ;
    %wait E_00000236ec06d490;
    %load/vec4 v00000236ec0c65b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000236ec0c5c50_0, 0;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v00000236ec0c63d0_0;
    %assign/vec4 v00000236ec0c5c50_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v00000236ec0c6790_0;
    %assign/vec4 v00000236ec0c5c50_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000236ec055b90;
T_2 ;
    %wait E_00000236ec06d590;
    %load/vec4 v00000236ec0c6650_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000236ec0c6bf0_0, 0;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v00000236ec0c5b10_0;
    %assign/vec4 v00000236ec0c6bf0_0, 0;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v00000236ec0c5070_0;
    %assign/vec4 v00000236ec0c6bf0_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000236ec02c880;
T_3 ;
    %wait E_00000236ec06cfd0;
    %load/vec4 v00000236ec0c6f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000236ec0c5570_0;
    %store/vec4 v00000236ec0c6a10_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000236ec0c5110_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v00000236ec0c6ab0_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000236ec0c5570_0;
    %store/vec4 v00000236ec0c6a10_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000236ec0c5e30_0;
    %store/vec4 v00000236ec0c6a10_0, 0, 32;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000236ec03a350;
T_4 ;
    %wait E_00000236ec06ced0;
    %load/vec4 v00000236ec0c5890_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000236ec0c6830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v00000236ec0c6290_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000236ec0c73a0, 0, 4;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v00000236ec0c6290_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000236ec0c73a0, 0, 4;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v00000236ec0c6290_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000236ec0c73a0, 0, 4;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v00000236ec0c6290_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000236ec0c73a0, 0, 4;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v00000236ec0c6290_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000236ec0c73a0, 0, 4;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v00000236ec0c6290_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000236ec0c73a0, 0, 4;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v00000236ec0c6290_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000236ec0c73a0, 0, 4;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v00000236ec0c6290_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000236ec0c73a0, 0, 4;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
T_4.0 ;
    %load/vec4 v00000236ec0c57f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000236ec0c6330_0, 0, 32;
T_4.13 ;
    %load/vec4 v00000236ec0c6330_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.14, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000236ec0c6330_0;
    %store/vec4a v00000236ec0c73a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000236ec0c6330_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000236ec0c6330_0, 0, 32;
    %jmp T_4.13;
T_4.14 ;
T_4.11 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000236ec054700;
T_5 ;
    %wait E_00000236ec06d810;
    %delay 1, 0;
    %load/vec4 v00000236ec05f5a0_0;
    %store/vec4 v00000236ec05f3c0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000236ec024360;
T_6 ;
    %wait E_00000236ec06d890;
    %delay 2, 0;
    %load/vec4 v00000236ec05f140_0;
    %load/vec4 v00000236ec05f6e0_0;
    %add;
    %store/vec4 v00000236ec05f460_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000236ec054570;
T_7 ;
    %wait E_00000236ec06d890;
    %delay 1, 0;
    %load/vec4 v00000236ec05f500_0;
    %load/vec4 v00000236ec05f1e0_0;
    %and;
    %store/vec4 v00000236ec05f780_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000236ec0501e0;
T_8 ;
    %wait E_00000236ec06d890;
    %delay 1, 0;
    %load/vec4 v00000236ec05ed80_0;
    %load/vec4 v00000236ec05ee20_0;
    %or;
    %store/vec4 v00000236ec05ef60_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000236ec050050;
T_9 ;
    %wait E_00000236ec06d890;
    %delay 1, 0;
    %load/vec4 v00000236ec05f640_0;
    %store/vec4 v00000236ec05ece0_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000236ec05eb00_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000236ec05eb00_0;
    %load/vec4 v00000236ec05f8c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v00000236ec05e9c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v00000236ec05ece0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v00000236ec05eba0_0, 0, 7;
    %load/vec4 v00000236ec05eba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000236ec05f820_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000236ec05f820_0, 4, 1;
    %load/vec4 v00000236ec05f820_0;
    %store/vec4 v00000236ec05ece0_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000236ec05ece0_0;
    %parti/s 7, 1, 2;
    %store/vec4 v00000236ec05eba0_0, 0, 7;
    %load/vec4 v00000236ec05eba0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000236ec05f820_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000236ec05f820_0, 4, 1;
    %load/vec4 v00000236ec05f820_0;
    %store/vec4 v00000236ec05ece0_0, 0, 8;
T_9.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000236ec05eb00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000236ec05eb00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000236ec0241d0;
T_10 ;
    %wait E_00000236ec06cbd0;
    %load/vec4 v00000236ec0c61f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c5f70_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c5f70_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000236ec0241d0;
T_11 ;
    %wait E_00000236ec06cf10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c6510_0, 0, 1;
    %load/vec4 v00000236ec0c66f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c6510_0, 0, 1;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v00000236ec0c5390_0;
    %store/vec4 v00000236ec0c52f0_0, 0, 8;
    %jmp T_11.6;
T_11.1 ;
    %load/vec4 v00000236ec0c61f0_0;
    %store/vec4 v00000236ec0c52f0_0, 0, 8;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v00000236ec0c68d0_0;
    %store/vec4 v00000236ec0c52f0_0, 0, 8;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v00000236ec0c59d0_0;
    %store/vec4 v00000236ec0c52f0_0, 0, 8;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v00000236ec0c6dd0_0;
    %store/vec4 v00000236ec0c52f0_0, 0, 8;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %load/vec4 v00000236ec0c6510_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.7, 4;
    %vpi_call 3 63 "$display", "Invalid OP code.." {0 0 0};
    %vpi_call 3 64 "$finish" {0 0 0};
T_11.7 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000236ec04f340;
T_12 ;
    %wait E_00000236ec06ce90;
    %load/vec4 v00000236ec0c6e70_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000236ec0c5a70_0, 4, 8;
    %load/vec4 v00000236ec0c6e70_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000236ec0c5a70_0, 4, 24;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000236ec0c5a70_0, 4, 24;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000236ec05d6e0;
T_13 ;
    %wait E_00000236ec06ced0;
    %delay 1, 0;
    %load/vec4 v00000236ec0c7760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000236ec0c7d00_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000236ec05d6e0;
T_14 ;
    %wait E_00000236ec06ced0;
    %delay 1, 0;
    %load/vec4 v00000236ec0c8660_0;
    %assign/vec4 v00000236ec0c7d00_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_00000236ec05d6e0;
T_15 ;
    %wait E_00000236ec06d6d0;
    %delay 1, 0;
    %load/vec4 v00000236ec0c8a20_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v00000236ec0c8c00_0, 0, 8;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000236ec05d6e0;
T_16 ;
    %wait E_00000236ec06cc90;
    %load/vec4 v00000236ec0c7620_0;
    %parti/s 8, 24, 6;
    %store/vec4 v00000236ec0c8700_0, 0, 8;
    %load/vec4 v00000236ec0c7620_0;
    %parti/s 3, 16, 6;
    %store/vec4 v00000236ec0c8d40_0, 0, 3;
    %load/vec4 v00000236ec0c7620_0;
    %parti/s 3, 8, 5;
    %store/vec4 v00000236ec0c7080_0, 0, 3;
    %load/vec4 v00000236ec0c7620_0;
    %parti/s 3, 0, 2;
    %store/vec4 v00000236ec0c88e0_0, 0, 3;
    %load/vec4 v00000236ec0c7620_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000236ec0c8160_0, 0, 8;
    %load/vec4 v00000236ec0c7620_0;
    %parti/s 8, 16, 6;
    %store/vec4 v00000236ec0c74e0_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v00000236ec0c8700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %jmp T_16.10;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c7ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8980_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000236ec0c7300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c76c0_0, 0, 1;
    %jmp T_16.10;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8980_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000236ec0c7300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c76c0_0, 0, 1;
    %jmp T_16.10;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8980_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000236ec0c7300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c76c0_0, 0, 1;
    %jmp T_16.10;
T_16.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c8480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8980_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000236ec0c7300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c76c0_0, 0, 1;
    %jmp T_16.10;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8980_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000236ec0c7300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c76c0_0, 0, 1;
    %jmp T_16.10;
T_16.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8980_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000236ec0c7300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c76c0_0, 0, 1;
    %jmp T_16.10;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c7800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c76c0_0, 0, 1;
    %jmp T_16.10;
T_16.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c8480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c8980_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000236ec0c7300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c76c0_0, 0, 1;
    %jmp T_16.10;
T_16.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c7ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8980_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000236ec0c7300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c76c0_0, 0, 1;
    %jmp T_16.10;
T_16.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c7ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c7800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8980_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000236ec0c7300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c8ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c76c0_0, 0, 1;
    %jmp T_16.10;
T_16.10 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000236ec06fa80;
T_17 ;
    %wait E_00000236ec06d210;
    %delay 2, 0;
    %load/vec4 v00000236ec0c7f80_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000236ec0c7260, 4;
    %load/vec4 v00000236ec0c7f80_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000236ec0c7260, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000236ec0c7f80_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000236ec0c7260, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000236ec0c7f80_0;
    %load/vec4a v00000236ec0c7260, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000236ec0c71c0_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000236ec06fa80;
T_18 ;
    %pushi/vec4 9, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %pushi/vec4 100728832, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %pushi/vec4 65540, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %pushi/vec4 65546, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %pushi/vec4 117506304, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %pushi/vec4 131081, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %pushi/vec4 117506560, 0, 32;
    %split/vec4 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %pushi/vec4 50528257, 0, 32;
    %split/vec4 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %pushi/vec4 33751041, 0, 32;
    %split/vec4 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %pushi/vec4 134480131, 0, 32;
    %split/vec4 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %split/vec4 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000236ec0c7260, 4, 0;
    %end;
    .thread T_18;
    .scope S_00000236ec06fa80;
T_19 ;
    %vpi_call 2 64 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000236ec06fa80, &A<v00000236ec0c73a0, 0>, &A<v00000236ec0c73a0, 1>, &A<v00000236ec0c73a0, 2>, &A<v00000236ec0c73a0, 3>, &A<v00000236ec0c73a0, 4>, &A<v00000236ec0c73a0, 5>, &A<v00000236ec0c73a0, 6>, &A<v00000236ec0c73a0, 7> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8020_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000236ec0c8020_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000236ec0c8020_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_00000236ec06fa80;
T_20 ;
    %delay 4, 0;
    %load/vec4 v00000236ec0c8ca0_0;
    %inv;
    %store/vec4 v00000236ec0c8ca0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./ALU.V";
    "./Reg_file.v";
