
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101203                       # Number of seconds simulated
sim_ticks                                101203093590                       # Number of ticks simulated
final_tick                               627390078354                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173287                       # Simulator instruction rate (inst/s)
host_op_rate                                   218576                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2003475                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341372                       # Number of bytes of host memory used
host_seconds                                 50513.78                       # Real time elapsed on the host
sim_insts                                  8753396788                       # Number of instructions simulated
sim_ops                                   11041079928                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1000448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1283328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1287296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1876096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1763712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3013504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2990720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2605696                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15861120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40320                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4841600                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4841600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7816                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10026                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10057                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14657                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13779                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        23543                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        23365                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        20357                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                123915                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           37825                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                37825                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50591                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9885548                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51856                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12680719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12719927                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44267                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18537931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45532                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17427451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        53121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     29776797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        51856                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     29551666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     25747197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               156725644                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50591                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51856                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53121                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44267                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45532                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        53121                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        51856                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             398407                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          47840435                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               47840435                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          47840435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50591                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9885548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51856                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12680719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12719927                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44267                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18537931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45532                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17427451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        53121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     29776797                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        51856                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     29551666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     25747197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              204566079                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               242693271                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22061283                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18366796                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2001903                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8463109                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8080451                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2373425                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93049                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191880640                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120989623                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22061283                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10453876                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25226265                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5574250                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6124209                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11913483                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1913692                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    226785301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.655728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.031186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       201559036     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1549071      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1952610      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3092014      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1308484      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1685604      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1948527      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          893527      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12796428      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    226785301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090902                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498529                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190749005                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7364613                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25106002                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12038                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3553641                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3359652                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          546                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147908818                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2254                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3553641                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190942820                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         619180                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6203711                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24924180                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       541765                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146997139                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          136                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77642                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       377767                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205284257                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683594568                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683594568                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33397723                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35502                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18454                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1906133                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13770616                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7200086                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        80722                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1630456                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143512969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35635                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137728024                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       127767                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17331503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35235373                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1244                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    226785301                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607306                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.328009                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    168428293     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26607742     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10891609      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6098129      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8266143      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2541332      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2498935      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1347109      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       106009      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    226785301                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         938664     78.80%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        129629     10.88%     89.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122833     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116029502     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1883397      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12619435      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7178643      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137728024                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567498                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1191126                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008648                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    503560241                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160880768                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134143143                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138919150                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102266                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2598682                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          663                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100750                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3553641                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         470969                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59363                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143548613                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       113103                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13770616                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7200086                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18455                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         51823                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          663                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1181800                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128480                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2310280                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135327865                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12415731                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2400158                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19593754                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19142489                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7178023                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557609                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134143594                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134143143                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80387828                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215915522                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.552727                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372311                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20325903                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2019033                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    223231660                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.551997                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372547                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    171083329     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26428674     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9591090      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4782213      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4374120      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1835161      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1818533      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865991      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2452549      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    223231660                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2452549                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364327617                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290652094                       # The number of ROB writes
system.switch_cpus0.timesIdled                2908446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15907970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.426933                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.426933                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412043                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412043                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608910729                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187442894                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136787206                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus1.numCycles               242693271                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20083844                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16433935                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1960394                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8239211                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7897287                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2075270                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89159                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    193366679                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             112346673                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20083844                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9972557                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23443337                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5360961                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4187914                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11829662                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1962374                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    224372978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.957892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200929641     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1092664      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1735113      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2349584      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2416501      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2043851      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1143957      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1703714      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10957953      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    224372978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082754                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462916                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191401285                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6169931                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23401403                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25680                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3374678                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3305273                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          371                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     137847338                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1977                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3374678                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       191925731                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1302979                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3664547                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22909216                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1195824                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     137799624                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          161                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        163039                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       521340                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    192293883                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    641076325                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    641076325                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166691993                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25601890                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34153                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17763                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3581194                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12889120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6990868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        82144                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1683547                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         137635799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        130693662                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        17908                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15236118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36503065                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1224                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    224372978                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582484                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273297                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169053662     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22767893     10.15%     85.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11516965      5.13%     90.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8683503      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6825623      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2759910      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1739547      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       904994      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       120881      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    224372978                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          24977     11.51%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         79536     36.66%     48.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       112416     51.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109915487     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1953283      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16384      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11839711      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6968797      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     130693662                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.538514                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             216929                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001660                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    485995139                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152906734                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128733095                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     130910591                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       265922                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2060046                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          545                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       101698                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3374678                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1031801                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       116397                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    137670217                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37187                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12889120                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6990868                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17768                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         98614                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          545                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1140813                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1101962                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2242775                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    128889464                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11139385                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1804198                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18107912                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18312675                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6968527                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.531080                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128733320                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128733095                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73898653                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        199132560                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530435                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371103                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97170547                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119567356                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18102888                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33052                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1985176                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    220998300                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.541033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.389727                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171938638     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24324396     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9179656      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4377395      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3699180      1.67%     96.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2117069      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1844576      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       837178      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2680212      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    220998300                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97170547                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119567356                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17718244                       # Number of memory references committed
system.switch_cpus1.commit.loads             10829074                       # Number of loads committed
system.switch_cpus1.commit.membars              16488                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17241699                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107728843                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2462149                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2680212                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           355987656                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          278715226                       # The number of ROB writes
system.switch_cpus1.timesIdled                2928797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18320293                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97170547                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119567356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97170547                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.497601                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.497601                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400384                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400384                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       580104177                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      179324020                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127795677                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33024                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus2.numCycles               242693271                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20087851                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16437342                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1961186                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8250118                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7898051                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2075266                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89475                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    193356469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             112360591                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20087851                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9973317                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23448852                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5361171                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4191320                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11830399                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1962996                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    224371114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.957934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       200922262     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1095092      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1735685      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2349837      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2418760      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2045422      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1144146      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1699068      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10960842      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    224371114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082771                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462974                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       191387927                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6176598                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23406964                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        25523                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3374101                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3305668                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          373                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     137859065                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1992                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3374101                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       191913718                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1302039                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3671392                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22913322                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1196539                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     137810206                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          139                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        163289                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       521797                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    192311079                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    641115135                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    641115135                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166705328                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25605751                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34188                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17800                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3579821                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12888850                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6991034                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82460                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1665169                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         137643586                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34314                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        130700643                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17891                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15229931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36487153                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1263                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    224371114                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582520                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273373                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    169065527     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22744827     10.14%     85.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11512841      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8693141      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6833072      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2758133      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1737768      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       905290      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       120515      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    224371114                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          24838     11.46%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         79524     36.68%     48.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       112426     51.86%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109923370     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1952837      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16385      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11839027      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6969024      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     130700643                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538543                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             216788                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    486007079                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    152908366                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128744430                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130917431                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       269214                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2058913                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          537                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       101321                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3374101                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1030116                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       116613                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    137678042                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46469                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12888850                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6991034                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17803                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         98739                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          537                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1140226                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1103790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2244016                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128901270                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11142142                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1799373                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18110896                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18315905                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6968754                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531128                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128744652                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128744430                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         73903771                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        199136150                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530482                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371122                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97178275                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119576931                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18101139                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33051                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1985967                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    220997013                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.541079                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.390033                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171947833     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24310941     11.00%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9182583      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4380339      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3689032      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2115571      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1852016      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       835856      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2682842      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    220997013                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97178275                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119576931                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17719650                       # Number of memory references committed
system.switch_cpus2.commit.loads             10829937                       # Number of loads committed
system.switch_cpus2.commit.membars              16488                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17243106                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107737443                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2462347                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2682842                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           355991565                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          278730299                       # The number of ROB writes
system.switch_cpus2.timesIdled                2929659                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18322157                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97178275                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119576931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97178275                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.497403                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.497403                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400416                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400416                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       580155297                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      179342015                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      127811880                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33022                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus3.numCycles               242693271                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18505352                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16514280                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1469538                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12248803                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12056972                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1110113                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        44117                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    195357512                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             105086462                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18505352                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13167085                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23417844                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        4825890                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2792304                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11815789                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1442542                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    224915726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.523551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.766438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       201497882     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3567601      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1800106      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3524198      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1133183      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3262463      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          516269      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          840357      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         8773667      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    224915726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.076250                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.433001                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       193002285                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5192340                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23371827                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        18535                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3330735                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1757097                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        17331                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     117568945                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        32780                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3330735                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       193266489                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3112480                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1278066                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23130803                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       797149                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     117406249                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          145                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         90461                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       637019                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    153878328                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    532100260                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    532100260                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    124832833                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        29045495                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15761                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         7968                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1733083                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     21139723                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3447457                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        21428                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       785972                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         116794416                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        15816                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        109369997                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        71035                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21037018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     43104638                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          100                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    224915726                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.486271                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.098877                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    176950117     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15139601      6.73%     85.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     16003321      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9335451      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      4796436      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1203135      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1426049      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        33240      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        28376      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    224915726                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         183657     57.45%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         74097     23.18%     80.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        61933     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     85782098     78.43%     78.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       858178      0.78%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         7794      0.01%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     19303807     17.65%     96.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3418120      3.13%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     109369997                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.450651                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             319687                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002923                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    444046442                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    137847534                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    106604633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     109689684                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        87374                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4281873                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        85419                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3330735                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2076265                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99168                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    116810311                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         5379                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     21139723                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3447457                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         7966                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         39014                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1804                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          296                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       990023                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       569137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1559160                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    107986733                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19030740                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1383264                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22448666                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16415606                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3417926                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.444951                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             106628192                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            106604633                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         64498681                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        140554654                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.439257                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458887                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     84929055                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     95626834                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21187764                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        15716                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1460267                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    221584991                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.431558                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.302587                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    185977121     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     13991270      6.31%     90.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8989042      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2829309      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4694890      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       914269      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       581116      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       531840      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3076134      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    221584991                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     84929055                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      95626834                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              20219888                       # Number of memory references committed
system.switch_cpus3.commit.loads             16857850                       # Number of loads committed
system.switch_cpus3.commit.membars               7842                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          14671556                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         83572668                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1196841                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3076134                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           335323143                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          236962565                       # The number of ROB writes
system.switch_cpus3.timesIdled                4333631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               17777545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           84929055                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             95626834                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     84929055                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.857600                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.857600                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.349944                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.349944                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       501915335                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      138910100                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      124842602                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         15700                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus4.numCycles               242693271                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19813497                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16250816                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1945362                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8316868                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7755037                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2036954                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        87835                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    189435013                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             112582766                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19813497                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9791991                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24782250                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5496780                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5743310                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11666952                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1929887                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    223481758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.966876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       198699508     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2686511      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3124471      1.40%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1712560      0.77%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1959219      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1088544      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          736777      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1911850      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11562318      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    223481758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081640                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463889                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       187897408                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7309785                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24574996                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       196517                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3503050                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3212703                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18135                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     137433839                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        89733                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3503050                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       188197569                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        2660229                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3809578                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24483452                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       827878                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     137349886                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          186                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        210942                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       386443                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    190942796                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    639508842                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    639508842                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    163337054                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27605742                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        36332                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20399                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2213250                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13107957                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7144518                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       188161                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1579531                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         137153722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        36419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        129749952                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       176086                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16900535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     38912547                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4333                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    223481758                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580584                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269817                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    168786726     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22015994      9.85%     85.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11825281      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8177629      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7142372      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3647334      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       888848      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       569329      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       428245      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    223481758                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          34631     12.40%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        118253     42.35%     54.75% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       126349     45.25%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    108616439     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2027700      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15907      0.01%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11995561      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7094345      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     129749952                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.534625                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             279233                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002152                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    483436981                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    154091908                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    127599927                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     130029185                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       328622                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2284977                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          784                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1235                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       141872                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         7952                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3503050                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2186245                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       140647                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    137190270                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        49748                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13107957                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7144518                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20392                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        100157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1235                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1133903                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1085520                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2219423                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    127832324                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11268970                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1917628                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  129                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18361653                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17896165                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7092683                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526724                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             127602015                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            127599927                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         75855533                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        198585570                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.525766                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381979                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     95916184                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    117677482                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19514169                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        32086                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1956661                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    219978708                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534949                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.353941                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    171904773     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     22293929     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9339568      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5616957      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3885769      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2513981      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1300314      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1048655      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2074762      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    219978708                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     95916184                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     117677482                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              17825626                       # Number of memory references committed
system.switch_cpus4.commit.loads             10822980                       # Number of loads committed
system.switch_cpus4.commit.membars              16008                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16841580                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        106091070                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2394157                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2074762                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           355094947                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          277886428                       # The number of ROB writes
system.switch_cpus4.timesIdled                2901286                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               19211513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           95916184                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            117677482                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     95916184                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.530264                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.530264                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395216                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395216                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       576690650                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      177119854                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      128284245                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         32056                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus5.numCycles               242693271                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18925721                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17076841                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       998530                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7705886                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         6780578                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1048508                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        44302                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    200847077                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             119079257                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18925721                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      7829086                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23554516                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3114480                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4439947                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11532690                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1003986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    230932411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.604977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.932810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       207377895     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          841046      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1718874      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          721437      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         3920464      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3485675      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          684913      0.30%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1410865      0.61%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10771242      4.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    230932411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077982                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.490657                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       199766694                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5532553                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23468451                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        74343                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2090365                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1661360                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          508                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     139643239                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2763                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2090365                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       199966070                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3878508                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1022166                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23354017                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       621280                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     139571881                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          131                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        262936                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       225288                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         5798                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    163870143                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    657430008                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    657430008                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    145506405                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        18363732                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16207                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8180                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1568042                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     32958033                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     16673650                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       152351                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       807534                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         139302846                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16257                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        134061007                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        68575                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     10578797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     25145622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           80                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    230932411                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580521                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.377983                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    183312093     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     14246527      6.17%     85.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11716512      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5054827      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6403832      2.77%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      6216477      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3529968      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       277946      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       174229      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    230932411                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         338850     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2647950     86.43%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        76730      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     84095693     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1169168      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8026      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     32151338     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     16636782     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     134061007                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.552389                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3063530                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022852                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    502186530                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    149901335                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    132920738                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     137124537                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       242511                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1261224                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          549                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3445                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       100605                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        11874                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2090365                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3532238                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       172226                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    139319186                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1400                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     32958033                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     16673650                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8181                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        117462                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          100                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3445                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       585701                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       583891                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1169592                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    133122186                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     32041177                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       938821                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   83                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            48676367                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17441695                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          16635190                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548520                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             132924950                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            132920738                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         71778990                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        141375920                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.547690                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507717                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    108003532                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    126921647                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     12410893                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16177                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1020604                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    228842046                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.554626                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378319                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    182839472     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     16765849      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      7877973      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      7788138      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2118417      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      9069452      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       676767      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       493916      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1212062      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    228842046                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    108003532                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     126921647                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              48269846                       # Number of memory references committed
system.switch_cpus5.commit.loads             31696806                       # Number of loads committed
system.switch_cpus5.commit.membars               8076                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16760701                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        112863649                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1229290                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1212062                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           366962199                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          280755686                       # The number of ROB writes
system.switch_cpus5.timesIdled                4412319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               11760860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          108003532                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            126921647                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    108003532                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.247086                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.247086                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.445021                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.445021                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       658171490                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      154364638                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      166331964                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16152                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus6.numCycles               242693271                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        18925334                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17076089                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       998655                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7651346                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         6780306                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1048935                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        44339                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    200883515                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             119091057                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           18925334                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      7829241                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             23556854                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3114479                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4443723                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11534368                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1004105                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    230974844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.604932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.932739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       207417990     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          841936      0.36%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1715191      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          724732      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         3921197      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3484859      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          685893      0.30%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1411154      0.61%     95.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        10771892      4.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    230974844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077980                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490706                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       199803985                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5535445                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         23470692                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        74471                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2090246                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1661706                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          506                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     139659067                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2770                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2090246                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       200003288                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3883595                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1020680                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23356294                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       620736                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     139586819                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          108                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        262991                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       225351                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         5071                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    163879495                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    657508149                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    657508149                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    145527137                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        18352358                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16211                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8179                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1567171                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     32960242                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     16675814                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       152701                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       806660                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         139315227                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16261                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        134078309                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        68625                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     10577120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     25131501                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           80                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    230974844                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580489                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.377953                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    183348122     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14249475      6.17%     85.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11716474      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5056149      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6405115      2.77%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6216556      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3530547      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       278331      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       174075      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    230974844                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         339366     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2648099     86.42%     97.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        76800      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     84108438     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1169189      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8028      0.01%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     32154059     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     16638595     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     134078309                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.552460                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3064265                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022854                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    502264352                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    149912025                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    132936269                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     137142574                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       241829                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1261258                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          550                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3427                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       101506                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        11874                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2090246                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3536893                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       172230                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    139331576                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1322                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     32960242                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     16675814                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8183                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        117617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          102                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3427                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       586833                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       583241                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1170074                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    133138243                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     32044282                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       940066                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            48681247                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17443706                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          16636965                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.548586                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             132940488                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            132936269                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         71784591                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        141394257                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.547754                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507691                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    108016505                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    126937341                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     12407305                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16181                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1020730                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    228884598                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.554591                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.378247                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    182875008     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     16767889      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      7881066      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      7788088      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2119305      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9071030      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       676730      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       493550      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1211932      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    228884598                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    108016505                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     126937341                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              48273292                       # Number of memory references committed
system.switch_cpus6.commit.loads             31698984                       # Number of loads committed
system.switch_cpus6.commit.membars               8078                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16762873                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        112877730                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1229549                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1211932                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           367016987                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          280779799                       # The number of ROB writes
system.switch_cpus6.timesIdled                4412592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               11718427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          108016505                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            126937341                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    108016505                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.246817                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.246817                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445074                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445074                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       658248274                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      154380003                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      166347865                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16156                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus7.numCycles               242693271                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19765676                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16162822                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1928729                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8395114                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7823045                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2036370                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        86145                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    191933467                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             112095370                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19765676                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9859415                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23509884                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5581449                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       3255488                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         11799343                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1944650                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    222309034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       198799150     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1277356      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2018772      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3197237      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1336397      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1503366      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1579237      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1031791      0.46%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11565728      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    222309034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081443                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461881                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       190223224                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      4979614                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23437204                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        59278                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3609712                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3242490                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          458                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     136910327                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2960                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3609712                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       190501181                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1601257                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      2578064                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23221934                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       796884                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     136833178                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        19268                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        235959                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       298676                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        28156                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    189950903                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    636545243                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    636545243                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    162398901                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        27551840                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        34916                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19211                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2433010                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13052303                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7012909                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       212345                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1589048                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         136648722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35013                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        129421658                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       159540                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17202202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38131173                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3343                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    222309034                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582170                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273806                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    167731111     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21907916      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11984751      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8158950      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7633030      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2206827      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1703611      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       583235      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       399603      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    222309034                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          30099     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         93453     38.66%     51.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       118165     48.89%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    108412300     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2044233      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15702      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11969793      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6979630      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     129421658                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533273                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             241717                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001868                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    481553606                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    153887385                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    127350232                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     129663375                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       392866                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2333758                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          310                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1474                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       199013                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8073                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3609712                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1101205                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       116925                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    136683871                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        53230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13052303                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7012909                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19194                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         86369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1474                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1129371                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1097605                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2226976                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    127589200                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11257579                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1832457                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  136                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18235561                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17955795                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6977982                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525722                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             127351255                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            127350232                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         74458612                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        194512454                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524737                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382796                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     95392597                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    116927139                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19756805                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        31670                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1969815                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    218699322                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534648                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.388151                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    171223525     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     22991176     10.51%     88.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8954688      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4822618      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3615070      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2015453      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1241136      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1110876      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2724780      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    218699322                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     95392597                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     116927139                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              17532423                       # Number of memory references committed
system.switch_cpus7.commit.loads             10718537                       # Number of loads committed
system.switch_cpus7.commit.membars              15800                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16784383                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        105360120                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2375369                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2724780                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           352657849                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          276977925                       # The number of ROB writes
system.switch_cpus7.timesIdled                3090756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               20384237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           95392597                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            116927139                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     95392597                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.544152                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.544152                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393058                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393058                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       575398642                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      176523769                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      127694845                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         31642                       # number of misc regfile writes
system.l2.replacements                         123929                       # number of replacements
system.l2.tagsinuse                      32764.785016                       # Cycle average of tags in use
system.l2.total_refs                          2068106                       # Total number of references to valid blocks.
system.l2.sampled_refs                         156689                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.198795                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           172.135720                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.004861                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1498.348587                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.005255                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1975.167189                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.035217                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1992.072844                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.494192                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2763.729851                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      6.578884                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2671.718315                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      8.234072                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   4609.164517                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      8.000502                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   4593.804179                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.544845                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   3511.218922                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            757.110379                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            885.165506                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            876.746007                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1142.733515                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1200.578360                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1305.496026                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1352.731023                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1392.966251                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005253                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.045726                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.060277                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000276                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.060793                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000229                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.084342                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000201                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.081534                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000251                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.140661                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.140192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000230                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.107154                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.023105                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.027013                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.026756                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.034873                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.036639                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.039841                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.041282                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.042510                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999902                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        27299                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29608                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29576                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        38420                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        39864                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        53815                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        53947                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        49029                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  321569                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           108523                       # number of Writeback hits
system.l2.Writeback_hits::total                108523                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          147                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          147                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   996                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        27505                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29755                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29723                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        38488                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        40014                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        53890                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        54022                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        49157                       # number of demand (read+write) hits
system.l2.demand_hits::total                   322565                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        27505                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29755                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29723                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        38488                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        40014                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        53890                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        54022                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        49157                       # number of overall hits
system.l2.overall_hits::total                  322565                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7816                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10026                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10057                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        14657                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        13773                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        23543                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        23365                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        20357                       # number of ReadReq misses
system.l2.ReadReq_misses::total                123909                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7816                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10026                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10057                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        14657                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        13779                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        23543                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        23365                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        20357                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123915                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7816                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10026                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10057                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        14657                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        13779                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        23543                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        23365                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        20357                       # number of overall misses
system.l2.overall_misses::total                123915                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5890551                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1287271978                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6244651                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1642300879                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6307148                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1642155944                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5245559                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2389867994                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5444249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2280372949                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6534828                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3840336638                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6335591                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   3808045412                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5664696                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   3345258106                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     20283277173                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data      1039652                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1039652                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5890551                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1287271978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6244651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1642300879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6307148                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1642155944                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5245559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2389867994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5444249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2281412601                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6534828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3840336638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6335591                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   3808045412                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5664696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   3345258106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20284316825                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5890551                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1287271978                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6244651                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1642300879                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6307148                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1642155944                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5245559                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2389867994                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5444249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2281412601                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6534828                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3840336638                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6335591                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   3808045412                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5664696                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   3345258106                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20284316825                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        35115                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39633                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        53077                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        53637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        77358                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        77312                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        69386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              445478                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       108523                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            108523                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           68                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1002                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        35321                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39781                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39780                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        53145                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        53793                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        77433                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        77387                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        69514                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               446480                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        35321                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39781                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39780                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        53145                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        53793                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        77433                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        77387                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        69514                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              446480                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.222583                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.252965                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.253753                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.276146                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.256782                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.304338                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.302217                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.293388                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.278148                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.038462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005988                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.221285                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.252030                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.252815                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.275793                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.256149                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.304043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.301924                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.292847                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.277538                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.221285                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.252030                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.252815                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.275793                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.256149                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.304043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.301924                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.292847                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.277538                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147263.775000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164697.028915                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152308.560976                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163804.196988                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150170.190476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 163284.870637                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 149873.114286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 163053.011803                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151229.138889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165568.354679                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 155591.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 163120.105254                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 154526.609756                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 162980.758057                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 149070.947368                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164329.621555                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163694.946880                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 173275.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 173275.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147263.775000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164697.028915                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152308.560976                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163804.196988                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150170.190476                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 163284.870637                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 149873.114286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 163053.011803                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151229.138889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165571.710647                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 155591.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 163120.105254                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 154526.609756                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 162980.758057                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 149070.947368                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164329.621555                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163695.410765                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147263.775000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164697.028915                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152308.560976                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163804.196988                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150170.190476                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 163284.870637                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 149873.114286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 163053.011803                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151229.138889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165571.710647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 155591.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 163120.105254                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 154526.609756                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 162980.758057                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 149070.947368                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164329.621555                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163695.410765                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                37825                       # number of writebacks
system.l2.writebacks::total                     37825                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7816                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10026                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10057                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        14657                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        13773                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        23543                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        23365                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        20357                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           123909                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        14657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        13779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        23543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        23365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        20357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123915                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        14657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        13779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        23543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        23365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        20357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123915                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3557382                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    832056255                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3862618                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1058374871                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3861154                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1056456761                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3206247                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1535817328                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3347375                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1478009058                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      4086031                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2469489275                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3948741                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2447572039                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3450057                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   2159573780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  13066668972                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       690582                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       690582                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3557382                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    832056255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3862618                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1058374871                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3861154                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1056456761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3206247                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1535817328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3347375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1478699640                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      4086031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2469489275                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3948741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2447572039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3450057                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   2159573780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13067359554                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3557382                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    832056255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3862618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1058374871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3861154                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1056456761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3206247                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1535817328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3347375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1478699640                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      4086031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2469489275                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3948741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2447572039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3450057                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   2159573780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13067359554                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.222583                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.252965                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.253753                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.276146                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.256782                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.304338                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.302217                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.293388                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.278148                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.038462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005988                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.221285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.252030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.252815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.275793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.256149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.304043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.301924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.292847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.277538                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.221285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.252030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.252815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.275793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.256149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.304043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.301924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.292847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.277538                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88934.550000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106455.508572                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94210.195122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105563.023240                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 91932.238095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105046.908720                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91607.057143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104783.879921                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92982.638889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107312.064038                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 97286.452381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104892.718642                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 96310.756098                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 104753.778686                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 90790.973684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106085.070492                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105453.752125                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       115097                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       115097                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88934.550000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106455.508572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94210.195122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105563.023240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 91932.238095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105046.908720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91607.057143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 104783.879921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92982.638889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 107315.453952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 97286.452381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 104892.718642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 96310.756098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 104753.778686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 90790.973684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106085.070492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105454.219053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88934.550000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106455.508572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94210.195122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105563.023240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 91932.238095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105046.908720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91607.057143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 104783.879921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92982.638889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 107315.453952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 97286.452381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 104892.718642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 96310.756098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 104753.778686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 90790.973684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106085.070492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105454.219053                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.442638                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011921527                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2036059.410463                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.442638                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066414                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.795581                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11913427                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11913427                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11913427                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11913427                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11913427                       # number of overall hits
system.cpu0.icache.overall_hits::total       11913427                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8362401                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8362401                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8362401                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8362401                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8362401                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8362401                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11913483                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11913483                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11913483                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11913483                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11913483                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11913483                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 149328.589286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 149328.589286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 149328.589286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 149328.589286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 149328.589286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 149328.589286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6454412                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6454412                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6454412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6454412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6454412                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6454412                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153676.476190                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 153676.476190                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 153676.476190                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 153676.476190                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 153676.476190                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 153676.476190                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35321                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163371200                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35577                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4592.045423                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.476492                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.523508                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912018                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087982                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9506923                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9506923                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062523                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062523                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18178                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18178                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16569446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16569446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16569446                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16569446                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90710                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90710                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2096                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2096                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92806                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92806                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92806                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92806                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9018566701                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9018566701                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    138018592                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    138018592                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9156585293                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9156585293                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9156585293                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9156585293                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597633                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597633                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16662252                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16662252                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16662252                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16662252                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009451                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009451                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000297                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000297                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005570                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005570                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005570                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005570                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99421.967821                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99421.967821                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 65848.564885                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65848.564885                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98663.721020                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98663.721020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98663.721020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98663.721020                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        63334                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 10555.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7986                       # number of writebacks
system.cpu0.dcache.writebacks::total             7986                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55595                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55595                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1890                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1890                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57485                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57485                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57485                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57485                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35115                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35115                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35321                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35321                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3160003959                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3160003959                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15417507                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15417507                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3175421466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3175421466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3175421466                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3175421466                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002120                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002120                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89990.145493                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89990.145493                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74842.266990                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74842.266990                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89901.799666                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89901.799666                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89901.799666                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89901.799666                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.221967                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008742078                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1947378.528958                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.221967                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067663                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.828881                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11829607                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11829607                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11829607                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11829607                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11829607                       # number of overall hits
system.cpu1.icache.overall_hits::total       11829607                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8710758                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8710758                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8710758                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8710758                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8710758                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8710758                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11829662                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11829662                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11829662                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11829662                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11829662                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11829662                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158377.418182                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158377.418182                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158377.418182                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158377.418182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158377.418182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158377.418182                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7044716                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7044716                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7044716                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7044716                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7044716                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7044716                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163830.604651                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163830.604651                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163830.604651                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163830.604651                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163830.604651                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163830.604651                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39781                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165661365                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40037                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4137.706746                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.550505                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.449495                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912307                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087693                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8145030                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8145030                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6856580                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6856580                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17645                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17645                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16512                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16512                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15001610                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15001610                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15001610                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15001610                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       127248                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       127248                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          864                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          864                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       128112                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        128112                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       128112                       # number of overall misses
system.cpu1.dcache.overall_misses::total       128112                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14607258739                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14607258739                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     73426497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     73426497                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14680685236                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14680685236                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14680685236                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14680685236                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8272278                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8272278                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6857444                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6857444                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16512                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16512                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15129722                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15129722                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15129722                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15129722                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015382                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000126                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008468                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008468                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008468                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008468                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 114793.621424                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 114793.621424                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84984.371528                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84984.371528                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 114592.584894                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114592.584894                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 114592.584894                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 114592.584894                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8669                       # number of writebacks
system.cpu1.dcache.writebacks::total             8669                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        87614                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        87614                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          717                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          717                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        88331                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        88331                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        88331                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        88331                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39634                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39634                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          147                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39781                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39781                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39781                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39781                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3695271675                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3695271675                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9671368                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9671368                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3704943043                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3704943043                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3704943043                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3704943043                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002629                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002629                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93234.891129                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93234.891129                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65791.619048                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65791.619048                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 93133.481888                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93133.481888                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 93133.481888                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93133.481888                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               517.946526                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008742814                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1943627.772640                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    42.946526                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.068825                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.830043                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11830343                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11830343                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11830343                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11830343                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11830343                       # number of overall hits
system.cpu2.icache.overall_hits::total       11830343                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8704106                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8704106                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8704106                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8704106                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8704106                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8704106                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11830399                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11830399                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11830399                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11830399                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11830399                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11830399                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 155430.464286                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 155430.464286                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 155430.464286                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 155430.464286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 155430.464286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 155430.464286                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7102062                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7102062                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7102062                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7102062                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7102062                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7102062                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 161410.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 161410.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 161410.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 161410.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 161410.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 161410.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39780                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165660822                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40036                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4137.796533                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.550904                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.449096                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912308                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087692                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8143910                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8143910                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6857123                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6857123                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17680                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17680                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16511                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16511                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15001033                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15001033                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15001033                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15001033                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127571                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127571                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          864                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          864                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       128435                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        128435                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       128435                       # number of overall misses
system.cpu2.dcache.overall_misses::total       128435                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14585653171                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14585653171                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     74052652                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     74052652                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14659705823                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14659705823                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14659705823                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14659705823                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8271481                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8271481                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6857987                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6857987                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16511                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16511                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15129468                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15129468                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15129468                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15129468                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015423                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015423                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000126                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008489                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008489                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008489                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008489                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114333.611644                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114333.611644                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85709.087963                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85709.087963                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114141.050516                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114141.050516                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114141.050516                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114141.050516                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8597                       # number of writebacks
system.cpu2.dcache.writebacks::total             8597                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        87938                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        87938                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          717                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          717                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        88655                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        88655                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        88655                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        88655                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39633                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39633                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          147                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39780                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39780                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39780                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39780                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3692222685                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3692222685                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9760210                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9760210                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3701982895                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3701982895                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3701982895                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3701982895                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004792                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004792                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002629                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002629                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93160.312997                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93160.312997                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66395.986395                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66395.986395                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93061.410131                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93061.410131                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93061.410131                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93061.410131                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               559.435258                       # Cycle average of tags in use
system.cpu3.icache.total_refs               928543190                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1649277.424512                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.271217                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.164042                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.054922                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841609                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.896531                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11815745                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11815745                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11815745                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11815745                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11815745                       # number of overall hits
system.cpu3.icache.overall_hits::total       11815745                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.cpu3.icache.overall_misses::total           44                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6901088                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6901088                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6901088                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6901088                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6901088                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6901088                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11815789                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11815789                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11815789                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11815789                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11815789                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11815789                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 156842.909091                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 156842.909091                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 156842.909091                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 156842.909091                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 156842.909091                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 156842.909091                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5671511                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5671511                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5671511                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5671511                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5671511                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5671511                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 157541.972222                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 157541.972222                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 157541.972222                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 157541.972222                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 157541.972222                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 157541.972222                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53145                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               223421599                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53401                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4183.846726                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   202.570004                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    53.429996                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.791289                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.208711                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     17381665                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       17381665                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3345839                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3345839                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         7898                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         7898                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         7850                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         7850                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     20727504                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        20727504                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     20727504                       # number of overall hits
system.cpu3.dcache.overall_hits::total       20727504                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       180621                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       180621                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          328                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          328                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       180949                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        180949                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       180949                       # number of overall misses
system.cpu3.dcache.overall_misses::total       180949                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  19330439340                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  19330439340                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     28812892                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28812892                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  19359252232                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  19359252232                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  19359252232                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  19359252232                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     17562286                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     17562286                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3346167                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3346167                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         7898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         7898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         7850                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         7850                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     20908453                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20908453                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     20908453                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20908453                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010285                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010285                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000098                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008654                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008654                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008654                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008654                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 107022.103410                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107022.103410                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87844.182927                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87844.182927                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106987.340256                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106987.340256                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106987.340256                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106987.340256                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         6787                       # number of writebacks
system.cpu3.dcache.writebacks::total             6787                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       127544                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       127544                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          260                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          260                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       127804                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       127804                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       127804                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       127804                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53077                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53077                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           68                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           68                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53145                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53145                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53145                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53145                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5076052902                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5076052902                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4502012                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4502012                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5080554914                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5080554914                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5080554914                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5080554914                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003022                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003022                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002542                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002542                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 95635.640711                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 95635.640711                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66206.058824                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66206.058824                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 95597.985022                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95597.985022                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 95597.985022                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95597.985022                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               517.618316                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1009886653                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1945831.701349                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    35.618316                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.057081                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.829517                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11666908                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11666908                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11666908                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11666908                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11666908                       # number of overall hits
system.cpu4.icache.overall_hits::total       11666908                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.cpu4.icache.overall_misses::total           44                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6797078                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6797078                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6797078                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6797078                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6797078                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6797078                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11666952                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11666952                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11666952                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11666952                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11666952                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11666952                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 154479.045455                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 154479.045455                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 154479.045455                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 154479.045455                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 154479.045455                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 154479.045455                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5883640                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5883640                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5883640                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5883640                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5883640                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5883640                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 159017.297297                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 159017.297297                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 159017.297297                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 159017.297297                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 159017.297297                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 159017.297297                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 53793                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               171726756                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 54049                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3177.242058                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.597437                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.402563                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912490                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087510                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8222410                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8222410                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6964608                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6964608                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17332                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17332                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16028                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16028                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15187018                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15187018                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15187018                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15187018                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       184331                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       184331                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         3715                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3715                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       188046                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        188046                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       188046                       # number of overall misses
system.cpu4.dcache.overall_misses::total       188046                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  22322465252                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  22322465252                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    472983194                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    472983194                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  22795448446                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  22795448446                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  22795448446                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  22795448446                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8406741                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8406741                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6968323                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6968323                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16028                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16028                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15375064                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15375064                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15375064                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15375064                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021927                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021927                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000533                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000533                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012231                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012231                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012231                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012231                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 121099.897749                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 121099.897749                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 127317.145087                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 127317.145087                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 121222.724472                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 121222.724472                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 121222.724472                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 121222.724472                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       118851                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets       118851                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        21492                       # number of writebacks
system.cpu4.dcache.writebacks::total            21492                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       130694                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       130694                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         3559                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         3559                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       134253                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       134253                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       134253                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       134253                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        53637                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        53637                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          156                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        53793                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        53793                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        53793                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        53793                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5060290771                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5060290771                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     11019528                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     11019528                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5071310299                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5071310299                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5071310299                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5071310299                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006380                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006380                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003499                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003499                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003499                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003499                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94343.284878                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94343.284878                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        70638                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        70638                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94274.539420                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94274.539420                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94274.539420                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94274.539420                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               580.615088                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1039247952                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1773460.668942                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    39.542689                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.072399                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.063370                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867103                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.930473                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11532631                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11532631                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11532631                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11532631                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11532631                       # number of overall hits
system.cpu5.icache.overall_hits::total       11532631                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           59                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           59                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           59                       # number of overall misses
system.cpu5.icache.overall_misses::total           59                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      9351182                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      9351182                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      9351182                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      9351182                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      9351182                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      9351182                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11532690                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11532690                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11532690                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11532690                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11532690                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11532690                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 158494.610169                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 158494.610169                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 158494.610169                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 158494.610169                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 158494.610169                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 158494.610169                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           16                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           16                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7080264                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7080264                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7080264                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7080264                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7080264                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7080264                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 164657.302326                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 164657.302326                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 164657.302326                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 164657.302326                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 164657.302326                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 164657.302326                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 77433                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               447549724                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 77689                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5760.786263                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.906773                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.093227                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437136                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562864                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     30241967                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       30241967                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     16556405                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      16556405                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8086                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8086                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8076                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8076                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     46798372                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        46798372                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     46798372                       # number of overall hits
system.cpu5.dcache.overall_hits::total       46798372                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       270753                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       270753                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          249                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       271002                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        271002                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       271002                       # number of overall misses
system.cpu5.dcache.overall_misses::total       271002                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  30091262808                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  30091262808                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     21752366                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     21752366                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  30113015174                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  30113015174                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  30113015174                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  30113015174                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     30512720                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     30512720                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     16556654                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     16556654                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8076                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8076                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     47069374                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     47069374                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     47069374                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     47069374                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008873                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008873                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005758                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005758                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005758                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005758                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 111139.166724                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 111139.166724                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87358.899598                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87358.899598                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 111117.317119                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 111117.317119                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 111117.317119                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 111117.317119                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        21527                       # number of writebacks
system.cpu5.dcache.writebacks::total            21527                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       193395                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       193395                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          174                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       193569                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       193569                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       193569                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       193569                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        77358                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        77358                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           75                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        77433                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        77433                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        77433                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        77433                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   7789440342                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7789440342                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5310562                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5310562                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   7794750904                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7794750904                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   7794750904                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7794750904                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001645                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001645                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001645                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001645                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 100693.403940                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 100693.403940                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 70807.493333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 70807.493333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 100664.457066                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 100664.457066                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 100664.457066                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 100664.457066                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     3                       # number of replacements
system.cpu6.icache.tagsinuse               579.684853                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1039249637                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1776495.105983                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.536582                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   540.148270                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.063360                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.865622                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.928982                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11534316                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11534316                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11534316                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11534316                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11534316                       # number of overall hits
system.cpu6.icache.overall_hits::total       11534316                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8578411                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8578411                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8578411                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8578411                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8578411                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8578411                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11534368                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11534368                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11534368                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11534368                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11534368                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11534368                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 164969.442308                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 164969.442308                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 164969.442308                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 164969.442308                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 164969.442308                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 164969.442308                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6910330                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6910330                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6910330                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6910330                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6910330                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6910330                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 164531.666667                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 164531.666667                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 164531.666667                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 164531.666667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 164531.666667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 164531.666667                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 77387                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               447554710                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 77643                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5764.263488                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.906015                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.093985                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437133                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562867                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     30245684                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       30245684                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     16557669                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      16557669                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8089                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8089                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8078                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8078                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     46803353                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        46803353                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     46803353                       # number of overall hits
system.cpu6.dcache.overall_hits::total       46803353                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       270554                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       270554                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          249                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       270803                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        270803                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       270803                       # number of overall misses
system.cpu6.dcache.overall_misses::total       270803                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  30016360478                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  30016360478                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     21357140                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     21357140                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  30037717618                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  30037717618                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  30037717618                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  30037717618                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     30516238                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     30516238                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     16557918                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     16557918                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8089                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8078                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8078                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     47074156                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     47074156                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     47074156                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     47074156                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008866                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008866                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005753                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005753                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005753                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005753                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 110944.064689                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 110944.064689                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85771.646586                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85771.646586                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 110920.918963                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 110920.918963                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 110920.918963                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 110920.918963                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21365                       # number of writebacks
system.cpu6.dcache.writebacks::total            21365                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       193242                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       193242                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          174                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       193416                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       193416                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       193416                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       193416                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        77312                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        77312                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           75                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        77387                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        77387                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        77387                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        77387                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   7766277890                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   7766277890                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5137384                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5137384                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   7771415274                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   7771415274                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   7771415274                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   7771415274                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001644                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001644                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001644                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001644                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 100453.718569                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 100453.718569                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68498.453333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68498.453333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 100422.748963                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 100422.748963                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 100422.748963                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 100422.748963                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               527.745403                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1014466975                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1917706.947070                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.745403                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.060489                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.845746                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11799294                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11799294                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11799294                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11799294                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11799294                       # number of overall hits
system.cpu7.icache.overall_hits::total       11799294                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7501839                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7501839                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7501839                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7501839                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7501839                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7501839                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11799343                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11799343                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11799343                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11799343                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11799343                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11799343                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 153098.755102                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 153098.755102                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 153098.755102                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 153098.755102                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 153098.755102                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 153098.755102                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6100747                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6100747                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6100747                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6100747                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6100747                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6100747                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 156429.410256                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 156429.410256                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 156429.410256                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 156429.410256                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 156429.410256                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 156429.410256                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 69514                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               180386868                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 69770                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2585.450308                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.119280                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.880720                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914528                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085472                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8185482                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8185482                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6781147                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6781147                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19010                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19010                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15821                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15821                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14966629                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14966629                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14966629                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14966629                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       176639                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       176639                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          774                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          774                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       177413                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        177413                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       177413                       # number of overall misses
system.cpu7.dcache.overall_misses::total       177413                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  19857609995                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  19857609995                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     65600992                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     65600992                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  19923210987                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  19923210987                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  19923210987                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  19923210987                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8362121                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8362121                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6781921                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6781921                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15821                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15821                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15144042                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15144042                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15144042                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15144042                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021124                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021124                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000114                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011715                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011715                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011715                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011715                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112419.171276                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112419.171276                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84755.803618                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84755.803618                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 112298.484254                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 112298.484254                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 112298.484254                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 112298.484254                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        12100                       # number of writebacks
system.cpu7.dcache.writebacks::total            12100                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       107253                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       107253                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          646                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          646                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       107899                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       107899                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       107899                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       107899                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        69386                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        69386                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          128                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        69514                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        69514                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        69514                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        69514                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   6792000800                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   6792000800                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8386263                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8386263                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   6800387063                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   6800387063                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   6800387063                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   6800387063                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004590                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004590                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004590                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004590                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 97887.193382                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 97887.193382                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65517.679688                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65517.679688                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 97827.589593                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 97827.589593                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 97827.589593                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 97827.589593                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
