<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Dec  7 09:42:52 2023" VIVADOVERSION="2023.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="design_1" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="D0" SIGIS="undef" SIGNAME="External_Ports_D0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or3_2" PORT="a"/>
        <CONNECTION INSTANCE="xup_or6_0" PORT="a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="D1" SIGIS="undef" SIGNAME="External_Ports_D1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or3_1" PORT="a"/>
        <CONNECTION INSTANCE="xup_or6_0" PORT="b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="D2" SIGIS="undef" SIGNAME="External_Ports_D2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or3_1" PORT="b"/>
        <CONNECTION INSTANCE="xup_or3_2" PORT="b"/>
        <CONNECTION INSTANCE="xup_or6_0" PORT="c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="D3" SIGIS="undef" SIGNAME="External_Ports_D3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or3_0" PORT="a"/>
        <CONNECTION INSTANCE="xup_or6_0" PORT="d"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="D4" SIGIS="undef" SIGNAME="External_Ports_D4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or3_0" PORT="b"/>
        <CONNECTION INSTANCE="xup_or3_2" PORT="c"/>
        <CONNECTION INSTANCE="xup_or6_0" PORT="e"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="D5" SIGIS="undef" SIGNAME="External_Ports_D5">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or3_0" PORT="c"/>
        <CONNECTION INSTANCE="xup_or3_1" PORT="c"/>
        <CONNECTION INSTANCE="xup_or6_0" PORT="f"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="V" SIGIS="undef" SIGNAME="xup_or6_0_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or6_0" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="A0" SIGIS="undef" SIGNAME="xup_or3_2_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or3_2" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="A1" SIGIS="undef" SIGNAME="xup_or3_1_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or3_1" PORT="y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="A2" SIGIS="undef" SIGNAME="xup_or3_0_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xup_or3_0" PORT="y"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/xup_or3_0" HWVERSION="1.0" INSTANCE="xup_or3_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or3_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_D3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_D4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_D5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or3_1" HWVERSION="1.0" INSTANCE="xup_or3_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or3_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_D1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_D2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_D5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or3_2" HWVERSION="1.0" INSTANCE="xup_or3_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or3" VLNV="xilinx.com:XUP:xup_or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or3_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_D0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_D2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_D4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or3_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xup_or6_0" HWVERSION="1.0" INSTANCE="xup_or6_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xup_or6" VLNV="xilinx.com:XUP:xup_or6:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DELAY" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xup_or6_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="External_Ports_D0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="External_Ports_D1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="External_Ports_D2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="d" SIGIS="undef" SIGNAME="External_Ports_D3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="e" SIGIS="undef" SIGNAME="External_Ports_D4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="f" SIGIS="undef" SIGNAME="External_Ports_D5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="D5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="xup_or6_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="V"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
