Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Feb 20 19:30:52 2020
| Host         : DESKTOP-BBJD4E6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   348 |
| Unused register locations in slices containing registers |   998 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           43 |
|      2 |            4 |
|      3 |            8 |
|      4 |           67 |
|      5 |           16 |
|      6 |           20 |
|      7 |            4 |
|      8 |           39 |
|     10 |            5 |
|     11 |           15 |
|     12 |           18 |
|     14 |            6 |
|     15 |           10 |
|    16+ |           93 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             681 |          282 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |            1046 |          424 |
| Yes          | No                    | No                     |            1817 |          521 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1478 |          538 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                         Enable Signal                                                                                                         |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                    |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_0                                                                                          |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                              | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                    |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1__0_n_0                                                                                       |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                    |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                    |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1__1_n_0                                                                                       |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1__4_n_0                                                                                       |                                                                                                                                                                   |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                             | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                         |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                    |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                         |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1__3_n_0                                                                                       |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0             |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                         |                                                                                                                                                                   |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                    |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                            |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1__2_n_0                                                                                       |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                           |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                    |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                         |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                         |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                    |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                         |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                      |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/reset                                               |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                            |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1__5_n_0                                                                                       |                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                          |                                                                                                                                                                   |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                               |                                                                                                                                                                   |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                     |                                                                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                     |                                                                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                     |                                                                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                     |                                                                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                     |                                                                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].reg_slice_mi/r.r_pipe/p_1_in                                                                                                          |                                                                                                                                                                   |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                     |                                                                                                                                                                   |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                 |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                          |                2 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                       | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                  | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                              | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                          |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                  |                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/incoming_data_valid                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0] |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                    |                                                                                                                                                                   |                2 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                       | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[3]_i_1_n_0                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                2 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/addr_Tag_Bits_reg[3][0]                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                        |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                         |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                           |                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                          |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30]                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                              | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_DUAL.aw_active_reg_0                                                |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/axi_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                 |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                               |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[3]_i_1_n_0                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                              | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                               |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                              | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                               |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                     | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                          |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2_n_0                                                                                                                              | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                              | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                             | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                           | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                      | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                              | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                          |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                        |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                              | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                            | design_1_i/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                              | design_1_i/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                           | design_1_i/axi_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                         | design_1_i/axi_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                              | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                          |                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                              | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                    |                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/axi_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[27]                                            |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                2 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           |                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                      |                                                                                                                                                                   |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                             | design_1_i/axi_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                     | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                |                1 |              5 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                       |                                                                                                                                                                   |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                            |                                                                                                                                                                   |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                3 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                              |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                    | design_1_i/axi_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[1]                                                                                                                       |                                                                                                                                                                   |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/gen_single_thread.accept_cnt_reg[5][0]                                                                     | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                          |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                               | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                  |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                              |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/E[0]                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                              |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                              |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                          |                                                                                                                                                                   |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                          | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                    |                6 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                             |                                                                                                                                                                   |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                               |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                 | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                        | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                          |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                          |                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                             |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                   |                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                                                                  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                     | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                     | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                          |                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                        |                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                     | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr[7]_i_1_n_0                                                                                                                                           | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                     | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                               | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                          |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                           |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                        |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                 | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                 | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                         |                                                                                                                                                                   |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                         |                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                 | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                 |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                   |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                          |                                                                                                                                                                   |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                    |                                                                                                                                                                   |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                 | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                 |                3 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                          |                                                                                                                                                                   |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                          |                                                                                                                                                                   |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                          |                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                               | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                 | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                 | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                    | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                              |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                       |                                                                                                                                                                   |                5 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                           |                                                                                                                                                                   |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                          |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                               |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rready[2]                                                                                                 |                                                                                                                                                                   |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                          |                                                                                                                                                                   |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                             |                                                                                                                                                                   |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                   |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                                                                                 |                                                                                                                                                                   |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                   |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                |                                                                                                                                                                   |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                        |                                                                                                                                                                   |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                      |                                                                                                                                                                   |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                          |                                                                                                                                                                   |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                          |                                                                                                                                                                   |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                             |                                                                                                                                                                   |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                      |                                                                                                                                                                   |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                         |                                                                                                                                                                   |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                           |                                                                                                                                                                   |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                           |                                                                                                                                                                   |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                          |                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                          |                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                         |                                                                                                                                                                   |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                4 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                          |                                                                                                                                                                   |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                           |                                                                                                                                                                   |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                         |                                                                                                                                                                   |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                           |                                                                                                                                                                   |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                          |                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                       | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                         |                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[2]                                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                7 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[3]                                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                8 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[0]                                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/Q[1]                                                                                                                                      | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                7 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                          | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                |                6 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                5 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/addr_Tag_Bits_reg[3][0]                                                                                               |                                                                                                                                                                   |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                3 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/E[0]                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                4 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                          |                                                                                                                                                                   |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                             |                                                                                                                                                                   |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                          |                                                                                                                                                                   |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                        |                                                                                                                                                                   |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                             |                                                                                                                                                                   |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                             |                                                                                                                                                                   |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                          |                                                                                                                                                                   |                4 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                             |                                                                                                                                                                   |                5 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                          |                                                                                                                                                                   |                3 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                             |                                                                                                                                                                   |                5 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/axi_leds/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/E[0]                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                       |                                                                                                                                                                   |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                       | design_1_i/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                   |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                 | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                             |                5 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                             |                                                                                                                                                                   |                4 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                        |                                                                                                                                                                   |                5 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                             |                                                                                                                                                                   |                7 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                        |                                                                                                                                                                   |                5 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                          |                8 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                        |                                                                                                                                                                   |                5 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                             |                                                                                                                                                                   |                8 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                             |                                                                                                                                                                   |                5 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                        |                                                                                                                                                                   |                4 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                             |                                                                                                                                                                   |                5 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                         |                                                                                                                                                                   |                7 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                7 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |                5 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/axi_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                |                7 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                  |                7 |             22 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                  |                5 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                       |                                                                                                                                                                   |                9 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld43_out                                                                                                                   |                                                                                                                                                                   |                9 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                       |                                                                                                                                                                   |                9 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                       |                                                                                                                                                                   |                9 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                       |                                                                                                                                                                   |                9 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |               12 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                             |                8 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                   |                4 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                                   |               10 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/MUXCY_I/Read_Req                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                8 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/Read_Req                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               11 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                   |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                   |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                             |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                      | design_1_i/axi_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                   |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                          |                                                                                                                                                                   |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_axi_rvalid[0]                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                        |                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                      |               12 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                        |                                                                                                                                                                   |               14 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                        |                                                                                                                                                                   |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/lopt_4                                                                                      |                                                                                                                                                                   |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                        |                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                           |                                                                                                                                                                   |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                        |                                                                                                                                                                   |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                          | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid |                                                                                                                                                                   |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                          |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                   |                                                                                                                                                                   |                6 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                      |                                                                                                                                                                   |                5 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                   |                7 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/m_axi_rready[8]                                                                                                 |                                                                                                                                                                   |               12 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in                                                                                                          |                                                                                                                                                                   |               11 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_axi_rready[5]                                                                                                 |                                                                                                                                                                   |                8 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                      |                                                                                                                                                                   |                6 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                   |                8 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                 |                                                                                                                                                                   |                9 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                          |                                                                                                                                                                   |                7 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                      |                                                                                                                                                                   |                7 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                   |                6 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rready[3]                                                                                                 |                                                                                                                                                                   |               10 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                          |                                                                                                                                                                   |                7 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                      |                                                                                                                                                                   |               10 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                        |                                                                                                                                                                   |                9 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in                                                                                                          |                                                                                                                                                                   |                6 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rready[4]                                                                                                 |                                                                                                                                                                   |                7 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in                                                                                                          |                                                                                                                                                                   |                6 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                 |                                                                                                                                                                   |                5 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |               10 |             38 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                          |               24 |             39 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |               11 |             40 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                              |                                                                                                                                                                   |               13 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                         |               25 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |               14 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |               11 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |               15 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                |               20 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |               13 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/incoming_data_valid                                               |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                               |                                                                                                                                                                   |                8 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                      |                                                                                                                                                                   |               10 |             75 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                               |                                                                                                                                                                   |               35 |             82 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               42 |             94 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[27]                                                                                                                                                  |                                                                                                                                                                   |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               79 |            221 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |              156 |            297 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                               |                                                                                                                                                                   |              256 |            617 |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


