
ATMega16.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000f8c  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000006  00800060  00000f8c  00001040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000143  00800066  00800066  00001046  2**0
                  ALLOC
  3 .eeprom       0000000c  00810000  00810000  00001046  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  00001052  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001084  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000268  00000000  00000000  000010c0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00006a51  00000000  00000000  00001328  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000108a  00000000  00000000  00007d79  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002af1  00000000  00000000  00008e03  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000005b4  00000000  00000000  0000b8f4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000098c9  00000000  00000000  0000bea8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000017e2  00000000  00000000  00015771  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000001e0  00000000  00000000  00016f53  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00003534  00000000  00000000  00017133  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	ad c0       	rjmp	.+346    	; 0x15c <__ctors_end>
   2:	00 00       	nop
   4:	c6 c0       	rjmp	.+396    	; 0x192 <__bad_interrupt>
   6:	00 00       	nop
   8:	91 c1       	rjmp	.+802    	; 0x32c <__vector_2>
   a:	00 00       	nop
   c:	c2 c0       	rjmp	.+388    	; 0x192 <__bad_interrupt>
   e:	00 00       	nop
  10:	c0 c0       	rjmp	.+384    	; 0x192 <__bad_interrupt>
  12:	00 00       	nop
  14:	56 c4       	rjmp	.+2220   	; 0x8c2 <__vector_5>
  16:	00 00       	nop
  18:	7e c4       	rjmp	.+2300   	; 0x916 <__vector_6>
  1a:	00 00       	nop
  1c:	ba c0       	rjmp	.+372    	; 0x192 <__bad_interrupt>
  1e:	00 00       	nop
  20:	b8 c0       	rjmp	.+368    	; 0x192 <__bad_interrupt>
  22:	00 00       	nop
  24:	67 c6       	rjmp	.+3278   	; 0xcf4 <__vector_9>
  26:	00 00       	nop
  28:	b4 c0       	rjmp	.+360    	; 0x192 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	b2 c0       	rjmp	.+356    	; 0x192 <__bad_interrupt>
  2e:	00 00       	nop
  30:	b0 c0       	rjmp	.+352    	; 0x192 <__bad_interrupt>
  32:	00 00       	nop
  34:	ae c0       	rjmp	.+348    	; 0x192 <__bad_interrupt>
  36:	00 00       	nop
  38:	ac c0       	rjmp	.+344    	; 0x192 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	aa c0       	rjmp	.+340    	; 0x192 <__bad_interrupt>
  3e:	00 00       	nop
  40:	a8 c0       	rjmp	.+336    	; 0x192 <__bad_interrupt>
  42:	00 00       	nop
  44:	a6 c0       	rjmp	.+332    	; 0x192 <__bad_interrupt>
  46:	00 00       	nop
  48:	a4 c0       	rjmp	.+328    	; 0x192 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	a2 c0       	rjmp	.+324    	; 0x192 <__bad_interrupt>
  4e:	00 00       	nop
  50:	a0 c0       	rjmp	.+320    	; 0x192 <__bad_interrupt>
  52:	00 00       	nop
  54:	cd 01       	movw	r24, r26
  56:	d3 01       	movw	r26, r6
  58:	f8 01       	movw	r30, r16
  5a:	f8 01       	movw	r30, r16
  5c:	f8 01       	movw	r30, r16
  5e:	f8 01       	movw	r30, r16
  60:	f8 01       	movw	r30, r16
  62:	f8 01       	movw	r30, r16
  64:	f8 01       	movw	r30, r16
  66:	f8 01       	movw	r30, r16
  68:	ec 01       	movw	r28, r24
  6a:	ec 01       	movw	r28, r24
  6c:	f8 01       	movw	r30, r16
  6e:	f8 01       	movw	r30, r16
  70:	f8 01       	movw	r30, r16
  72:	f8 01       	movw	r30, r16
  74:	f8 01       	movw	r30, r16
  76:	f8 01       	movw	r30, r16
  78:	f8 01       	movw	r30, r16
  7a:	f8 01       	movw	r30, r16
  7c:	ec 01       	movw	r28, r24
  7e:	f8 01       	movw	r30, r16
  80:	ec 01       	movw	r28, r24
  82:	f8 01       	movw	r30, r16
  84:	ec 01       	movw	r28, r24
  86:	f8 01       	movw	r30, r16
  88:	f8 01       	movw	r30, r16
  8a:	f8 01       	movw	r30, r16
  8c:	f8 01       	movw	r30, r16
  8e:	f8 01       	movw	r30, r16
  90:	cd 01       	movw	r24, r26
  92:	f8 01       	movw	r30, r16
  94:	cd 01       	movw	r24, r26
  96:	f8 01       	movw	r30, r16
  98:	f8 01       	movw	r30, r16
  9a:	f8 01       	movw	r30, r16
  9c:	f8 01       	movw	r30, r16
  9e:	f8 01       	movw	r30, r16
  a0:	f8 01       	movw	r30, r16
  a2:	f8 01       	movw	r30, r16
  a4:	f8 01       	movw	r30, r16
  a6:	f8 01       	movw	r30, r16
  a8:	f8 01       	movw	r30, r16
  aa:	f8 01       	movw	r30, r16
  ac:	f8 01       	movw	r30, r16
  ae:	f8 01       	movw	r30, r16
  b0:	f8 01       	movw	r30, r16
  b2:	f8 01       	movw	r30, r16
  b4:	f8 01       	movw	r30, r16
  b6:	f8 01       	movw	r30, r16
  b8:	f8 01       	movw	r30, r16
  ba:	f8 01       	movw	r30, r16
  bc:	f8 01       	movw	r30, r16
  be:	f8 01       	movw	r30, r16
  c0:	f8 01       	movw	r30, r16
  c2:	f8 01       	movw	r30, r16
  c4:	f8 01       	movw	r30, r16
  c6:	f8 01       	movw	r30, r16
  c8:	f8 01       	movw	r30, r16
  ca:	f8 01       	movw	r30, r16
  cc:	f8 01       	movw	r30, r16
  ce:	f8 01       	movw	r30, r16
  d0:	f8 01       	movw	r30, r16
  d2:	f8 01       	movw	r30, r16
  d4:	f8 01       	movw	r30, r16
  d6:	f8 01       	movw	r30, r16
  d8:	f8 01       	movw	r30, r16
  da:	f8 01       	movw	r30, r16
  dc:	f8 01       	movw	r30, r16
  de:	f8 01       	movw	r30, r16
  e0:	f8 01       	movw	r30, r16
  e2:	f8 01       	movw	r30, r16
  e4:	f8 01       	movw	r30, r16
  e6:	f8 01       	movw	r30, r16
  e8:	f8 01       	movw	r30, r16
  ea:	f8 01       	movw	r30, r16
  ec:	f8 01       	movw	r30, r16
  ee:	f8 01       	movw	r30, r16
  f0:	f8 01       	movw	r30, r16
  f2:	f8 01       	movw	r30, r16
  f4:	f8 01       	movw	r30, r16
  f6:	f8 01       	movw	r30, r16
  f8:	f8 01       	movw	r30, r16
  fa:	f8 01       	movw	r30, r16
  fc:	f8 01       	movw	r30, r16
  fe:	f8 01       	movw	r30, r16
 100:	f8 01       	movw	r30, r16
 102:	f8 01       	movw	r30, r16
 104:	f8 01       	movw	r30, r16
 106:	f8 01       	movw	r30, r16
 108:	f8 01       	movw	r30, r16
 10a:	f8 01       	movw	r30, r16
 10c:	f8 01       	movw	r30, r16
 10e:	f8 01       	movw	r30, r16
 110:	f8 01       	movw	r30, r16
 112:	f8 01       	movw	r30, r16
 114:	f8 01       	movw	r30, r16
 116:	f8 01       	movw	r30, r16
 118:	f8 01       	movw	r30, r16
 11a:	f8 01       	movw	r30, r16
 11c:	f0 01       	movw	r30, r0
 11e:	f4 01       	movw	r30, r8
 120:	19 02       	muls	r17, r25
 122:	6b 02       	muls	r22, r27
 124:	6b 02       	muls	r22, r27
 126:	6b 02       	muls	r22, r27
 128:	6b 02       	muls	r22, r27
 12a:	6b 02       	muls	r22, r27
 12c:	6b 02       	muls	r22, r27
 12e:	6b 02       	muls	r22, r27
 130:	6b 02       	muls	r22, r27
 132:	27 02       	muls	r18, r23
 134:	27 02       	muls	r18, r23
 136:	6b 02       	muls	r22, r27
 138:	6b 02       	muls	r22, r27
 13a:	6b 02       	muls	r22, r27
 13c:	6b 02       	muls	r22, r27
 13e:	6b 02       	muls	r22, r27
 140:	6b 02       	muls	r22, r27
 142:	6b 02       	muls	r22, r27
 144:	6b 02       	muls	r22, r27
 146:	27 02       	muls	r18, r23
 148:	6b 02       	muls	r22, r27
 14a:	27 02       	muls	r18, r23
 14c:	6b 02       	muls	r22, r27
 14e:	27 02       	muls	r18, r23
 150:	6b 02       	muls	r22, r27
 152:	6b 02       	muls	r22, r27
 154:	6b 02       	muls	r22, r27
 156:	6b 02       	muls	r22, r27
 158:	6b 02       	muls	r22, r27
 15a:	40 02       	muls	r20, r16

0000015c <__ctors_end>:
 15c:	11 24       	eor	r1, r1
 15e:	1f be       	out	0x3f, r1	; 63
 160:	cf e5       	ldi	r28, 0x5F	; 95
 162:	d4 e0       	ldi	r29, 0x04	; 4
 164:	de bf       	out	0x3e, r29	; 62
 166:	cd bf       	out	0x3d, r28	; 61

00000168 <__do_copy_data>:
 168:	10 e0       	ldi	r17, 0x00	; 0
 16a:	a0 e6       	ldi	r26, 0x60	; 96
 16c:	b0 e0       	ldi	r27, 0x00	; 0
 16e:	ec e8       	ldi	r30, 0x8C	; 140
 170:	ff e0       	ldi	r31, 0x0F	; 15
 172:	02 c0       	rjmp	.+4      	; 0x178 <__do_copy_data+0x10>
 174:	05 90       	lpm	r0, Z+
 176:	0d 92       	st	X+, r0
 178:	a6 36       	cpi	r26, 0x66	; 102
 17a:	b1 07       	cpc	r27, r17
 17c:	d9 f7       	brne	.-10     	; 0x174 <__do_copy_data+0xc>

0000017e <__do_clear_bss>:
 17e:	21 e0       	ldi	r18, 0x01	; 1
 180:	a6 e6       	ldi	r26, 0x66	; 102
 182:	b0 e0       	ldi	r27, 0x00	; 0
 184:	01 c0       	rjmp	.+2      	; 0x188 <.do_clear_bss_start>

00000186 <.do_clear_bss_loop>:
 186:	1d 92       	st	X+, r1

00000188 <.do_clear_bss_start>:
 188:	a9 3a       	cpi	r26, 0xA9	; 169
 18a:	b2 07       	cpc	r27, r18
 18c:	e1 f7       	brne	.-8      	; 0x186 <.do_clear_bss_loop>
 18e:	50 d2       	rcall	.+1184   	; 0x630 <main>
 190:	fb c6       	rjmp	.+3574   	; 0xf88 <_exit>

00000192 <__bad_interrupt>:
 192:	36 cf       	rjmp	.-404    	; 0x0 <__vectors>

00000194 <IncrementTimerAction>:
 * Send ADC raw value according to FRED.
 * @param raw the unfiltered value (0..1023)
 */
void sendLocoNetFredAdc( uint16_t raw )
{
  sendLocoNet4BytePacket( OPC_FRED_ADC, 0x7f & raw, 0x7f & raw>>7 );
 194:	83 9b       	sbis	0x10, 3	; 16
 196:	04 c0       	rjmp	.+8      	; 0x1a0 <IncrementTimerAction+0xc>
 198:	85 b7       	in	r24, 0x35	; 53
 19a:	8b 7f       	andi	r24, 0xFB	; 251
 19c:	85 bf       	out	0x35, r24	; 53
 19e:	03 c0       	rjmp	.+6      	; 0x1a6 <IncrementTimerAction+0x12>
 1a0:	85 b7       	in	r24, 0x35	; 53
 1a2:	84 60       	ori	r24, 0x04	; 4
 1a4:	85 bf       	out	0x35, r24	; 53
 1a6:	8a b7       	in	r24, 0x3a	; 58
 1a8:	80 68       	ori	r24, 0x80	; 128
 1aa:	8a bf       	out	0x3a, r24	; 58
 1ac:	8b b7       	in	r24, 0x3b	; 59
 1ae:	80 68       	ori	r24, 0x80	; 128
 1b0:	8b bf       	out	0x3b, r24	; 59
 1b2:	80 e0       	ldi	r24, 0x00	; 0
 1b4:	08 95       	ret

000001b6 <ReleaseStopTimerAction>:
 1b6:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <__data_end>
 1ba:	80 e0       	ldi	r24, 0x00	; 0
 1bc:	08 95       	ret

000001be <KeyTimerAction>:
 1be:	86 b3       	in	r24, 0x16	; 22
 1c0:	8f 73       	andi	r24, 0x3F	; 63
 1c2:	90 91 62 00 	lds	r25, 0x0062	; 0x800062 <bLastKey.2154>
 1c6:	89 17       	cp	r24, r25
 1c8:	99 f0       	breq	.+38     	; 0x1f0 <KeyTimerAction+0x32>
 1ca:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <bEvent>
 1ce:	91 60       	ori	r25, 0x01	; 1
 1d0:	90 93 6b 00 	sts	0x006B, r25	; 0x80006b <bEvent>
 1d4:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <bLastKey.2154>
 1d8:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 1dc:	90 7c       	andi	r25, 0xC0	; 192
 1de:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
 1e2:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 1e6:	80 95       	com	r24
 1e8:	8f 73       	andi	r24, 0x3F	; 63
 1ea:	89 2b       	or	r24, r25
 1ec:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
 1f0:	80 b3       	in	r24, 0x10	; 16
 1f2:	80 72       	andi	r24, 0x20	; 32
 1f4:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <bLastEncSwitch.2152>
 1f8:	89 17       	cp	r24, r25
 1fa:	a1 f0       	breq	.+40     	; 0x224 <KeyTimerAction+0x66>
 1fc:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <bEvent>
 200:	91 60       	ori	r25, 0x01	; 1
 202:	90 93 6b 00 	sts	0x006B, r25	; 0x80006b <bEvent>
 206:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <bLastEncSwitch.2152>
 20a:	88 23       	and	r24, r24
 20c:	31 f0       	breq	.+12     	; 0x21a <KeyTimerAction+0x5c>
 20e:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <bCurrentKey>
 212:	8f 7b       	andi	r24, 0xBF	; 191
 214:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
 218:	05 c0       	rjmp	.+10     	; 0x224 <KeyTimerAction+0x66>
 21a:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <bCurrentKey>
 21e:	80 64       	ori	r24, 0x40	; 64
 220:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
 224:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <bFrediVersion>
 228:	9e ef       	ldi	r25, 0xFE	; 254
 22a:	98 0f       	add	r25, r24
 22c:	92 30       	cpi	r25, 0x02	; 2
 22e:	d0 f4       	brcc	.+52     	; 0x264 <KeyTimerAction+0xa6>
 230:	93 b3       	in	r25, 0x13	; 19
 232:	92 70       	andi	r25, 0x02	; 2
 234:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__data_start>
 238:	92 17       	cp	r25, r18
 23a:	a1 f0       	breq	.+40     	; 0x264 <KeyTimerAction+0xa6>
 23c:	20 91 6b 00 	lds	r18, 0x006B	; 0x80006b <bEvent>
 240:	21 60       	ori	r18, 0x01	; 1
 242:	20 93 6b 00 	sts	0x006B, r18	; 0x80006b <bEvent>
 246:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__data_start>
 24a:	99 23       	and	r25, r25
 24c:	31 f0       	breq	.+12     	; 0x25a <KeyTimerAction+0x9c>
 24e:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 252:	9f 77       	andi	r25, 0x7F	; 127
 254:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
 258:	05 c0       	rjmp	.+10     	; 0x264 <KeyTimerAction+0xa6>
 25a:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 25e:	90 68       	ori	r25, 0x80	; 128
 260:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
 264:	83 30       	cpi	r24, 0x03	; 3
 266:	09 f4       	brne	.+2      	; 0x26a <KeyTimerAction+0xac>
 268:	e3 d2       	rcall	.+1478   	; 0x830 <potAdcTimerAction>
 26a:	8a e0       	ldi	r24, 0x0A	; 10
 26c:	08 95       	ret

0000026e <initKeys>:
 26e:	0f 93       	push	r16
 270:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <bFrediVersion>
 274:	83 30       	cpi	r24, 0x03	; 3
 276:	11 f4       	brne	.+4      	; 0x27c <initKeys+0xe>
 278:	d0 d2       	rcall	.+1440   	; 0x81a <potAdcInit>
 27a:	2d c0       	rjmp	.+90     	; 0x2d6 <initKeys+0x68>
 27c:	cc d2       	rcall	.+1432   	; 0x816 <potAdcPowerOff>
 27e:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <__data_end>
 282:	00 e0       	ldi	r16, 0x00	; 0
 284:	20 e0       	ldi	r18, 0x00	; 0
 286:	30 e0       	ldi	r19, 0x00	; 0
 288:	4b ed       	ldi	r20, 0xDB	; 219
 28a:	50 e0       	ldi	r21, 0x00	; 0
 28c:	60 e0       	ldi	r22, 0x00	; 0
 28e:	8b e2       	ldi	r24, 0x2B	; 43
 290:	91 e0       	ldi	r25, 0x01	; 1
 292:	70 d5       	rcall	.+2784   	; 0xd74 <addTimerAction>
 294:	81 b3       	in	r24, 0x11	; 17
 296:	83 7f       	andi	r24, 0xF3	; 243
 298:	81 bb       	out	0x11, r24	; 17
 29a:	82 b3       	in	r24, 0x12	; 18
 29c:	8c 60       	ori	r24, 0x0C	; 12
 29e:	82 bb       	out	0x12, r24	; 18
 2a0:	01 e0       	ldi	r16, 0x01	; 1
 2a2:	20 e0       	ldi	r18, 0x00	; 0
 2a4:	30 e0       	ldi	r19, 0x00	; 0
 2a6:	4a ec       	ldi	r20, 0xCA	; 202
 2a8:	50 e0       	ldi	r21, 0x00	; 0
 2aa:	60 e0       	ldi	r22, 0x00	; 0
 2ac:	87 e8       	ldi	r24, 0x87	; 135
 2ae:	90 e0       	ldi	r25, 0x00	; 0
 2b0:	61 d5       	rcall	.+2754   	; 0xd74 <addTimerAction>
 2b2:	85 b7       	in	r24, 0x35	; 53
 2b4:	88 60       	ori	r24, 0x08	; 8
 2b6:	85 bf       	out	0x35, r24	; 53
 2b8:	83 9b       	sbis	0x10, 3	; 16
 2ba:	04 c0       	rjmp	.+8      	; 0x2c4 <initKeys+0x56>
 2bc:	85 b7       	in	r24, 0x35	; 53
 2be:	8b 7f       	andi	r24, 0xFB	; 251
 2c0:	85 bf       	out	0x35, r24	; 53
 2c2:	03 c0       	rjmp	.+6      	; 0x2ca <initKeys+0x5c>
 2c4:	85 b7       	in	r24, 0x35	; 53
 2c6:	84 60       	ori	r24, 0x04	; 4
 2c8:	85 bf       	out	0x35, r24	; 53
 2ca:	8a b7       	in	r24, 0x3a	; 58
 2cc:	80 68       	ori	r24, 0x80	; 128
 2ce:	8a bf       	out	0x3a, r24	; 58
 2d0:	8b b7       	in	r24, 0x3b	; 59
 2d2:	80 68       	ori	r24, 0x80	; 128
 2d4:	8b bf       	out	0x3b, r24	; 59
 2d6:	8d 98       	cbi	0x11, 5	; 17
 2d8:	95 9a       	sbi	0x12, 5	; 18
 2da:	8d 98       	cbi	0x11, 5	; 17
 2dc:	95 9a       	sbi	0x12, 5	; 18
 2de:	a7 98       	cbi	0x14, 7	; 20
 2e0:	b8 98       	cbi	0x17, 0	; 23
 2e2:	bc 98       	cbi	0x17, 4	; 23
 2e4:	d2 98       	cbi	0x1a, 2	; 26
 2e6:	8b 98       	cbi	0x11, 3	; 17
 2e8:	8d 98       	cbi	0x11, 5	; 17
 2ea:	8e 98       	cbi	0x11, 6	; 17
 2ec:	88 b3       	in	r24, 0x18	; 24
 2ee:	8f 63       	ori	r24, 0x3F	; 63
 2f0:	88 bb       	out	0x18, r24	; 24
 2f2:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <bFrediVersion>
 2f6:	82 50       	subi	r24, 0x02	; 2
 2f8:	82 30       	cpi	r24, 0x02	; 2
 2fa:	28 f4       	brcc	.+10     	; 0x306 <initKeys+0x98>
 2fc:	a0 98       	cbi	0x14, 0	; 20
 2fe:	d3 98       	cbi	0x1a, 3	; 26
 300:	a1 98       	cbi	0x14, 1	; 20
 302:	a2 98       	cbi	0x14, 2	; 20
 304:	a9 9a       	sbi	0x15, 1	; 21
 306:	01 e0       	ldi	r16, 0x01	; 1
 308:	20 e0       	ldi	r18, 0x00	; 0
 30a:	30 e0       	ldi	r19, 0x00	; 0
 30c:	4f ed       	ldi	r20, 0xDF	; 223
 30e:	50 e0       	ldi	r21, 0x00	; 0
 310:	6a e0       	ldi	r22, 0x0A	; 10
 312:	86 e9       	ldi	r24, 0x96	; 150
 314:	90 e0       	ldi	r25, 0x00	; 0
 316:	2e d5       	rcall	.+2652   	; 0xd74 <addTimerAction>
 318:	d0 9a       	sbi	0x1a, 0	; 26
 31a:	d8 98       	cbi	0x1b, 0	; 27
 31c:	d1 9a       	sbi	0x1a, 1	; 26
 31e:	d9 98       	cbi	0x1b, 1	; 27
 320:	a3 9a       	sbi	0x14, 3	; 20
 322:	ab 98       	cbi	0x15, 3	; 21
 324:	a4 9a       	sbi	0x14, 4	; 20
 326:	ac 98       	cbi	0x15, 4	; 21
 328:	0f 91       	pop	r16
 32a:	08 95       	ret

0000032c <__vector_2>:
 32c:	1f 92       	push	r1
 32e:	0f 92       	push	r0
 330:	0f b6       	in	r0, 0x3f	; 63
 332:	0f 92       	push	r0
 334:	11 24       	eor	r1, r1
 336:	8f 93       	push	r24
 338:	8b b7       	in	r24, 0x3b	; 59
 33a:	8f 77       	andi	r24, 0x7F	; 127
 33c:	8b bf       	out	0x3b, r24	; 59
 33e:	05 b6       	in	r0, 0x35	; 53
 340:	02 fe       	sbrs	r0, 2
 342:	0e c0       	rjmp	.+28     	; 0x360 <__vector_2+0x34>
 344:	82 9b       	sbis	0x10, 2	; 16
 346:	06 c0       	rjmp	.+12     	; 0x354 <__vector_2+0x28>
 348:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 34c:	81 50       	subi	r24, 0x01	; 1
 34e:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 352:	13 c0       	rjmp	.+38     	; 0x37a <__vector_2+0x4e>
 354:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 358:	8f 5f       	subi	r24, 0xFF	; 255
 35a:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 35e:	0d c0       	rjmp	.+26     	; 0x37a <__vector_2+0x4e>
 360:	82 9b       	sbis	0x10, 2	; 16
 362:	06 c0       	rjmp	.+12     	; 0x370 <__vector_2+0x44>
 364:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 368:	8f 5f       	subi	r24, 0xFF	; 255
 36a:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 36e:	05 c0       	rjmp	.+10     	; 0x37a <__vector_2+0x4e>
 370:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 374:	81 50       	subi	r24, 0x01	; 1
 376:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 37a:	8f 91       	pop	r24
 37c:	0f 90       	pop	r0
 37e:	0f be       	out	0x3f, r0	; 63
 380:	0f 90       	pop	r0
 382:	1f 90       	pop	r1
 384:	18 95       	reti

00000386 <vSetState>:
 386:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <bThrState>
 38a:	90 e0       	ldi	r25, 0x00	; 0
 38c:	86 36       	cpi	r24, 0x66	; 102
 38e:	91 05       	cpc	r25, r1
 390:	78 f5       	brcc	.+94     	; 0x3f0 <vSetState+0x6a>
 392:	fc 01       	movw	r30, r24
 394:	e6 5d       	subi	r30, 0xD6	; 214
 396:	ff 4f       	sbci	r31, 0xFF	; 255
 398:	dc c5       	rjmp	.+3000   	; 0xf52 <__tablejump2__>
 39a:	aa 98       	cbi	0x15, 2	; 21
 39c:	ab 98       	cbi	0x15, 3	; 21
 39e:	ac 9a       	sbi	0x15, 4	; 21
 3a0:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <bLEDReload>
 3a4:	28 c0       	rjmp	.+80     	; 0x3f6 <vSetState+0x70>
 3a6:	fb 01       	movw	r30, r22
 3a8:	86 81       	ldd	r24, Z+6	; 0x06
 3aa:	85 ff       	sbrs	r24, 5
 3ac:	03 c0       	rjmp	.+6      	; 0x3b4 <vSetState+0x2e>
 3ae:	aa 98       	cbi	0x15, 2	; 21
 3b0:	ab 9a       	sbi	0x15, 3	; 21
 3b2:	02 c0       	rjmp	.+4      	; 0x3b8 <vSetState+0x32>
 3b4:	ab 98       	cbi	0x15, 3	; 21
 3b6:	aa 9a       	sbi	0x15, 2	; 21
 3b8:	ac 98       	cbi	0x15, 4	; 21
 3ba:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <bFrediVersion>
 3be:	83 30       	cpi	r24, 0x03	; 3
 3c0:	41 f4       	brne	.+16     	; 0x3d2 <vSetState+0x4c>
 3c2:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <fSetSpeed>
 3c6:	81 11       	cpse	r24, r1
 3c8:	04 c0       	rjmp	.+8      	; 0x3d2 <vSetState+0x4c>
 3ca:	81 e0       	ldi	r24, 0x01	; 1
 3cc:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3d0:	12 c0       	rjmp	.+36     	; 0x3f6 <vSetState+0x70>
 3d2:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <bLEDReload>
 3d6:	0f c0       	rjmp	.+30     	; 0x3f6 <vSetState+0x70>
 3d8:	81 e0       	ldi	r24, 0x01	; 1
 3da:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3de:	0b c0       	rjmp	.+22     	; 0x3f6 <vSetState+0x70>
 3e0:	84 e0       	ldi	r24, 0x04	; 4
 3e2:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3e6:	07 c0       	rjmp	.+14     	; 0x3f6 <vSetState+0x70>
 3e8:	81 e0       	ldi	r24, 0x01	; 1
 3ea:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3ee:	03 c0       	rjmp	.+6      	; 0x3f6 <vSetState+0x70>
 3f0:	8a e0       	ldi	r24, 0x0A	; 10
 3f2:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3f6:	60 91 64 00 	lds	r22, 0x0064	; 0x800064 <bLEDReload>
 3fa:	8e e8       	ldi	r24, 0x8E	; 142
 3fc:	90 e0       	ldi	r25, 0x00	; 0
 3fe:	dd c4       	rjmp	.+2490   	; 0xdba <resetTimerAction>
 400:	08 95       	ret

00000402 <MessageTimerAction>:
 402:	1f 93       	push	r17
 404:	cf 93       	push	r28
 406:	df 93       	push	r29
 408:	cd b7       	in	r28, 0x3d	; 61
 40a:	de b7       	in	r29, 0x3e	; 62
 40c:	65 97       	sbiw	r28, 0x15	; 21
 40e:	0f b6       	in	r0, 0x3f	; 63
 410:	f8 94       	cli
 412:	de bf       	out	0x3e, r29	; 62
 414:	0f be       	out	0x3f, r0	; 63
 416:	cd bf       	out	0x3d, r28	; 61
 418:	e0 91 65 00 	lds	r30, 0x0065	; 0x800065 <bThrState>
 41c:	8e 2f       	mov	r24, r30
 41e:	90 e0       	ldi	r25, 0x00	; 0
 420:	fc 01       	movw	r30, r24
 422:	31 97       	sbiw	r30, 0x01	; 1
 424:	ee 31       	cpi	r30, 0x1E	; 30
 426:	f1 05       	cpc	r31, r1
 428:	08 f0       	brcs	.+2      	; 0x42c <MessageTimerAction+0x2a>
 42a:	55 c0       	rjmp	.+170    	; 0x4d6 <__stack+0x77>
 42c:	e0 57       	subi	r30, 0x70	; 112
 42e:	ff 4f       	sbci	r31, 0xFF	; 255
 430:	90 c5       	rjmp	.+2848   	; 0xf52 <__tablejump2__>
 432:	e0 91 69 00 	lds	r30, 0x0069	; 0x800069 <slotnumber>
 436:	85 e1       	ldi	r24, 0x15	; 21
 438:	e8 02       	muls	r30, r24
 43a:	f0 01       	movw	r30, r0
 43c:	11 24       	eor	r1, r1
 43e:	e9 5b       	subi	r30, 0xB9	; 185
 440:	fe 4f       	sbci	r31, 0xFE	; 254
 442:	45 81       	ldd	r20, Z+5	; 0x05
 444:	62 81       	ldd	r22, Z+2	; 0x02
 446:	80 ea       	ldi	r24, 0xA0	; 160
 448:	6b d5       	rcall	.+2774   	; 0xf20 <sendLocoNet4BytePacket>
 44a:	8a ef       	ldi	r24, 0xFA	; 250
 44c:	47 c0       	rjmp	.+142    	; 0x4dc <__stack+0x7d>
 44e:	60 91 69 00 	lds	r22, 0x0069	; 0x800069 <slotnumber>
 452:	15 e1       	ldi	r17, 0x15	; 21
 454:	61 03       	mulsu	r22, r17
 456:	b0 01       	movw	r22, r0
 458:	11 24       	eor	r1, r1
 45a:	69 5b       	subi	r22, 0xB9	; 185
 45c:	7e 4f       	sbci	r23, 0xFE	; 254
 45e:	84 e1       	ldi	r24, 0x14	; 20
 460:	92 df       	rcall	.-220    	; 0x386 <vSetState>
 462:	20 91 69 00 	lds	r18, 0x0069	; 0x800069 <slotnumber>
 466:	21 03       	mulsu	r18, r17
 468:	f0 01       	movw	r30, r0
 46a:	11 24       	eor	r1, r1
 46c:	e9 5b       	subi	r30, 0xB9	; 185
 46e:	fe 4f       	sbci	r31, 0xFE	; 254
 470:	44 81       	ldd	r20, Z+4	; 0x04
 472:	61 85       	ldd	r22, Z+9	; 0x09
 474:	8f eb       	ldi	r24, 0xBF	; 191
 476:	54 d5       	rcall	.+2728   	; 0xf20 <sendLocoNet4BytePacket>
 478:	83 30       	cpi	r24, 0x03	; 3
 47a:	79 f5       	brne	.+94     	; 0x4da <__stack+0x7b>
 47c:	84 e1       	ldi	r24, 0x14	; 20
 47e:	2e c0       	rjmp	.+92     	; 0x4dc <__stack+0x7d>
 480:	8f ee       	ldi	r24, 0xEF	; 239
 482:	89 83       	std	Y+1, r24	; 0x01
 484:	8e e0       	ldi	r24, 0x0E	; 14
 486:	8a 83       	std	Y+2, r24	; 0x02
 488:	e0 91 69 00 	lds	r30, 0x0069	; 0x800069 <slotnumber>
 48c:	85 e1       	ldi	r24, 0x15	; 21
 48e:	e8 02       	muls	r30, r24
 490:	f0 01       	movw	r30, r0
 492:	11 24       	eor	r1, r1
 494:	e9 5b       	subi	r30, 0xB9	; 185
 496:	fe 4f       	sbci	r31, 0xFE	; 254
 498:	82 81       	ldd	r24, Z+2	; 0x02
 49a:	8b 83       	std	Y+3, r24	; 0x03
 49c:	83 81       	ldd	r24, Z+3	; 0x03
 49e:	8c 83       	std	Y+4, r24	; 0x04
 4a0:	84 81       	ldd	r24, Z+4	; 0x04
 4a2:	8d 83       	std	Y+5, r24	; 0x05
 4a4:	85 81       	ldd	r24, Z+5	; 0x05
 4a6:	8e 83       	std	Y+6, r24	; 0x06
 4a8:	86 81       	ldd	r24, Z+6	; 0x06
 4aa:	8f 83       	std	Y+7, r24	; 0x07
 4ac:	87 81       	ldd	r24, Z+7	; 0x07
 4ae:	88 87       	std	Y+8, r24	; 0x08
 4b0:	80 85       	ldd	r24, Z+8	; 0x08
 4b2:	89 87       	std	Y+9, r24	; 0x09
 4b4:	81 85       	ldd	r24, Z+9	; 0x09
 4b6:	8a 87       	std	Y+10, r24	; 0x0a
 4b8:	82 85       	ldd	r24, Z+10	; 0x0a
 4ba:	8b 87       	std	Y+11, r24	; 0x0b
 4bc:	83 85       	ldd	r24, Z+11	; 0x0b
 4be:	8c 87       	std	Y+12, r24	; 0x0c
 4c0:	84 85       	ldd	r24, Z+12	; 0x0c
 4c2:	8d 87       	std	Y+13, r24	; 0x0d
 4c4:	ce 01       	movw	r24, r28
 4c6:	01 96       	adiw	r24, 0x01	; 1
 4c8:	f1 d4       	rcall	.+2530   	; 0xeac <sendLocoNetPacket>
 4ca:	83 30       	cpi	r24, 0x03	; 3
 4cc:	11 f4       	brne	.+4      	; 0x4d2 <__stack+0x73>
 4ce:	84 e1       	ldi	r24, 0x14	; 20
 4d0:	05 c0       	rjmp	.+10     	; 0x4dc <__stack+0x7d>
 4d2:	83 e0       	ldi	r24, 0x03	; 3
 4d4:	03 c0       	rjmp	.+6      	; 0x4dc <__stack+0x7d>
 4d6:	80 e0       	ldi	r24, 0x00	; 0
 4d8:	01 c0       	rjmp	.+2      	; 0x4dc <__stack+0x7d>
 4da:	83 e0       	ldi	r24, 0x03	; 3
 4dc:	65 96       	adiw	r28, 0x15	; 21
 4de:	0f b6       	in	r0, 0x3f	; 63
 4e0:	f8 94       	cli
 4e2:	de bf       	out	0x3e, r29	; 62
 4e4:	0f be       	out	0x3f, r0	; 63
 4e6:	cd bf       	out	0x3d, r28	; 61
 4e8:	df 91       	pop	r29
 4ea:	cf 91       	pop	r28
 4ec:	1f 91       	pop	r17
 4ee:	08 95       	ret

000004f0 <initSlots>:
 4f0:	fc 01       	movw	r30, r24
 4f2:	9f ee       	ldi	r25, 0xEF	; 239
 4f4:	90 83       	st	Z, r25
 4f6:	8e e0       	ldi	r24, 0x0E	; 14
 4f8:	81 83       	std	Z+1, r24	; 0x01
 4fa:	12 82       	std	Z+2, r1	; 0x02
 4fc:	13 82       	std	Z+3, r1	; 0x03
 4fe:	14 82       	std	Z+4, r1	; 0x04
 500:	15 82       	std	Z+5, r1	; 0x05
 502:	16 82       	std	Z+6, r1	; 0x06
 504:	17 82       	std	Z+7, r1	; 0x07
 506:	10 86       	std	Z+8, r1	; 0x08
 508:	11 86       	std	Z+9, r1	; 0x09
 50a:	12 86       	std	Z+10, r1	; 0x0a
 50c:	10 8a       	std	Z+16, r1	; 0x10
 50e:	11 8a       	std	Z+17, r1	; 0x11
 510:	27 e0       	ldi	r18, 0x07	; 7
 512:	26 87       	std	Z+14, r18	; 0x0e
 514:	17 86       	std	Z+15, r1	; 0x0f
 516:	13 8a       	std	Z+19, r1	; 0x13
 518:	2b b3       	in	r18, 0x1b	; 27
 51a:	24 8b       	std	Z+20, r18	; 0x14
 51c:	95 8b       	std	Z+21, r25	; 0x15
 51e:	86 8b       	std	Z+22, r24	; 0x16
 520:	17 8a       	std	Z+23, r1	; 0x17
 522:	10 8e       	std	Z+24, r1	; 0x18
 524:	11 8e       	std	Z+25, r1	; 0x19
 526:	12 8e       	std	Z+26, r1	; 0x1a
 528:	13 8e       	std	Z+27, r1	; 0x1b
 52a:	14 8e       	std	Z+28, r1	; 0x1c
 52c:	15 8e       	std	Z+29, r1	; 0x1d
 52e:	16 8e       	std	Z+30, r1	; 0x1e
 530:	17 8e       	std	Z+31, r1	; 0x1f
 532:	33 e0       	ldi	r19, 0x03	; 3
 534:	35 a3       	std	Z+37, r19	; 0x25
 536:	16 a2       	std	Z+38, r1	; 0x26
 538:	13 a2       	std	Z+35, r1	; 0x23
 53a:	14 a2       	std	Z+36, r1	; 0x24
 53c:	21 e0       	ldi	r18, 0x01	; 1
 53e:	20 a7       	std	Z+40, r18	; 0x28
 540:	4b b3       	in	r20, 0x1b	; 27
 542:	41 a7       	std	Z+41, r20	; 0x29
 544:	92 a7       	std	Z+42, r25	; 0x2a
 546:	83 a7       	std	Z+43, r24	; 0x2b
 548:	14 a6       	std	Z+44, r1	; 0x2c
 54a:	15 a6       	std	Z+45, r1	; 0x2d
 54c:	16 a6       	std	Z+46, r1	; 0x2e
 54e:	17 a6       	std	Z+47, r1	; 0x2f
 550:	10 aa       	std	Z+48, r1	; 0x30
 552:	11 aa       	std	Z+49, r1	; 0x31
 554:	12 aa       	std	Z+50, r1	; 0x32
 556:	13 aa       	std	Z+51, r1	; 0x33
 558:	14 aa       	std	Z+52, r1	; 0x34
 55a:	22 af       	std	Z+58, r18	; 0x3a
 55c:	13 ae       	std	Z+59, r1	; 0x3b
 55e:	24 e0       	ldi	r18, 0x04	; 4
 560:	20 af       	std	Z+56, r18	; 0x38
 562:	11 ae       	std	Z+57, r1	; 0x39
 564:	35 af       	std	Z+61, r19	; 0x3d
 566:	35 b3       	in	r19, 0x15	; 21
 568:	36 af       	std	Z+62, r19	; 0x3e
 56a:	97 af       	std	Z+63, r25	; 0x3f
 56c:	df 01       	movw	r26, r30
 56e:	a0 5c       	subi	r26, 0xC0	; 192
 570:	bf 4f       	sbci	r27, 0xFF	; 255
 572:	8c 93       	st	X, r24
 574:	11 96       	adiw	r26, 0x01	; 1
 576:	1c 92       	st	X, r1
 578:	11 96       	adiw	r26, 0x01	; 1
 57a:	1c 92       	st	X, r1
 57c:	11 96       	adiw	r26, 0x01	; 1
 57e:	1c 92       	st	X, r1
 580:	11 96       	adiw	r26, 0x01	; 1
 582:	1c 92       	st	X, r1
 584:	11 96       	adiw	r26, 0x01	; 1
 586:	1c 92       	st	X, r1
 588:	11 96       	adiw	r26, 0x01	; 1
 58a:	1c 92       	st	X, r1
 58c:	11 96       	adiw	r26, 0x01	; 1
 58e:	1c 92       	st	X, r1
 590:	11 96       	adiw	r26, 0x01	; 1
 592:	1c 92       	st	X, r1
 594:	11 96       	adiw	r26, 0x01	; 1
 596:	1c 92       	st	X, r1
 598:	16 96       	adiw	r26, 0x06	; 6
 59a:	82 e0       	ldi	r24, 0x02	; 2
 59c:	8c 93       	st	X, r24
 59e:	11 96       	adiw	r26, 0x01	; 1
 5a0:	1c 92       	st	X, r1
 5a2:	13 97       	sbiw	r26, 0x03	; 3
 5a4:	8c 93       	st	X, r24
 5a6:	11 96       	adiw	r26, 0x01	; 1
 5a8:	1c 92       	st	X, r1
 5aa:	14 96       	adiw	r26, 0x04	; 4
 5ac:	2c 93       	st	X, r18
 5ae:	85 b3       	in	r24, 0x15	; 21
 5b0:	ed 5a       	subi	r30, 0xAD	; 173
 5b2:	ff 4f       	sbci	r31, 0xFF	; 255
 5b4:	80 83       	st	Z, r24
 5b6:	08 95       	ret

000005b8 <ProcessKeyInput>:
 5b8:	9f 9b       	sbis	0x13, 7	; 19
 5ba:	04 c0       	rjmp	.+8      	; 0x5c4 <ProcessKeyInput+0xc>
 5bc:	81 e0       	ldi	r24, 0x01	; 1
 5be:	fa 01       	movw	r30, r20
 5c0:	80 83       	st	Z, r24
 5c2:	08 95       	ret
 5c4:	fa 01       	movw	r30, r20
 5c6:	80 81       	ld	r24, Z
 5c8:	88 23       	and	r24, r24
 5ca:	39 f0       	breq	.+14     	; 0x5da <ProcessKeyInput+0x22>
 5cc:	f9 01       	movw	r30, r18
 5ce:	80 81       	ld	r24, Z
 5d0:	81 11       	cpse	r24, r1
 5d2:	03 c0       	rjmp	.+6      	; 0x5da <ProcessKeyInput+0x22>
 5d4:	fa 01       	movw	r30, r20
 5d6:	10 82       	st	Z, r1
 5d8:	d8 9a       	sbi	0x1b, 0	; 27
 5da:	08 95       	ret

000005dc <ProcessShiftedKeyInput>:
 5dc:	21 15       	cp	r18, r1
 5de:	31 05       	cpc	r19, r1
 5e0:	79 f0       	breq	.+30     	; 0x600 <ProcessShiftedKeyInput+0x24>
 5e2:	83 9b       	sbis	0x10, 3	; 16
 5e4:	04 c0       	rjmp	.+8      	; 0x5ee <ProcessShiftedKeyInput+0x12>
 5e6:	81 e0       	ldi	r24, 0x01	; 1
 5e8:	fa 01       	movw	r30, r20
 5ea:	80 83       	st	Z, r24
 5ec:	08 95       	ret
 5ee:	fa 01       	movw	r30, r20
 5f0:	80 81       	ld	r24, Z
 5f2:	88 23       	and	r24, r24
 5f4:	29 f0       	breq	.+10     	; 0x600 <ProcessShiftedKeyInput+0x24>
 5f6:	f9 01       	movw	r30, r18
 5f8:	10 82       	st	Z, r1
 5fa:	fa 01       	movw	r30, r20
 5fc:	10 82       	st	Z, r1
 5fe:	d8 98       	cbi	0x1b, 0	; 27
 600:	08 95       	ret

00000602 <sendLocoNetAdr>:
 602:	fc 01       	movw	r30, r24
 604:	44 81       	ldd	r20, Z+4	; 0x04
 606:	61 85       	ldd	r22, Z+9	; 0x09
 608:	8f eb       	ldi	r24, 0xBF	; 191
 60a:	8a d4       	rcall	.+2324   	; 0xf20 <sendLocoNet4BytePacket>
 60c:	83 30       	cpi	r24, 0x03	; 3
 60e:	29 f0       	breq	.+10     	; 0x61a <sendLocoNetAdr+0x18>
 610:	63 e0       	ldi	r22, 0x03	; 3
 612:	8f e7       	ldi	r24, 0x7F	; 127
 614:	90 e0       	ldi	r25, 0x00	; 0
 616:	d1 c3       	rjmp	.+1954   	; 0xdba <resetTimerAction>
 618:	08 95       	ret
 61a:	64 e1       	ldi	r22, 0x14	; 20
 61c:	8f e7       	ldi	r24, 0x7F	; 127
 61e:	90 e0       	ldi	r25, 0x00	; 0
 620:	cc c3       	rjmp	.+1944   	; 0xdba <resetTimerAction>
 622:	08 95       	ret

00000624 <sendLocoNetFredCd>:
 * Send button press/release code according to FRED.
 * @param button a code from 1 to 127
 */
void sendLocoNetFredCd( uint8_t cdTime )
{
  sendLocoNet4BytePacket( OPC_FRED_BUTTON, 42, 0x7f & cdTime );
 624:	48 2f       	mov	r20, r24
 626:	4f 77       	andi	r20, 0x7F	; 127
 628:	6a e2       	ldi	r22, 0x2A	; 42
 62a:	88 ea       	ldi	r24, 0xA8	; 168
 62c:	79 c4       	rjmp	.+2290   	; 0xf20 <sendLocoNet4BytePacket>
 62e:	08 95       	ret

00000630 <main>:
 * ARGUMENTS   : none
 * RETURN VALUE: int, never reached, cause of endless loop
 * NOTES       :   -
 *******************************************************FunctionHeaderEnd******/
int main(void)
{
 630:	cf 93       	push	r28
 632:	df 93       	push	r29
 634:	00 d0       	rcall	.+0      	; 0x636 <main+0x6>
 636:	cd b7       	in	r28, 0x3d	; 61
 638:	de b7       	in	r29, 0x3e	; 62
  RESET_RESET_SOURCE(); // Clear Reset Status Register (WDRF,BORF,EXTRF,PORF)
 63a:	14 be       	out	0x34, r1	; 52

  byte bCount = 0;
  bFrediVersion = FREDI_VERSION_ANALOG;
 63c:	83 e0       	ldi	r24, 0x03	; 3
 63e:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <bFrediVersion>
  
  /***************************************/
  //  init throttle slot
  /***************************************/

  bSpdCnt = 0;
 642:	10 92 6a 00 	sts	0x006A, r1	; 0x80006a <bSpdCnt>
  
	
	initSlots(slotArray);			// initialisierung der vier rSlots.
 646:	87 e4       	ldi	r24, 0x47	; 71
 648:	91 e0       	ldi	r25, 0x01	; 1
 64a:	52 df       	rcall	.-348    	; 0x4f0 <initSlots>
	//initSlots(&slotArray[0]);		äquivalent zu dem oberen.

  
   if ((eeprom_read_byte(&abEEPROM[EEPROM_IMAGE]) != EEPROM_IMAGE_DEFAULT))
 64c:	85 e0       	ldi	r24, 0x05	; 5
 64e:	90 e0       	ldi	r25, 0x00	; 0
 650:	86 d4       	rcall	.+2316   	; 0xf5e <eeprom_read_byte>
 652:	85 35       	cpi	r24, 0x55	; 85
 654:	51 f1       	breq	.+84     	; 0x6aa <main+0x7a>
  {
    vSetState(THR_STATE_SELFTEST, &slotArray[0]);
 656:	67 e4       	ldi	r22, 0x47	; 71
 658:	71 e0       	ldi	r23, 0x01	; 1
 65a:	84 e6       	ldi	r24, 0x64	; 100
 65c:	94 de       	rcall	.-728    	; 0x386 <vSetState>

    eeprom_write_byte(&abEEPROM[EEPROM_ADR_LOCO_LB], 0);                 // no loco active at selftest
 65e:	60 e0       	ldi	r22, 0x00	; 0
 660:	83 e0       	ldi	r24, 0x03	; 3
 662:	90 e0       	ldi	r25, 0x00	; 0
 664:	84 d4       	rcall	.+2312   	; 0xf6e <eeprom_write_byte>
    eeprom_write_byte(&abEEPROM[EEPROM_ADR_LOCO_HB], 0);
 666:	60 e0       	ldi	r22, 0x00	; 0
 668:	82 e0       	ldi	r24, 0x02	; 2
 66a:	90 e0       	ldi	r25, 0x00	; 0
 66c:	80 d4       	rcall	.+2304   	; 0xf6e <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_DECODER_TYPE], EEPROM_DECODER_TYPE_DEFAULT);
 66e:	60 e0       	ldi	r22, 0x00	; 0
 670:	84 e0       	ldi	r24, 0x04	; 4
 672:	90 e0       	ldi	r25, 0x00	; 0
 674:	7c d4       	rcall	.+2296   	; 0xf6e <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_HB], HIBYTE(SW_INDEX));  // write Version in EEPROM on first startup
 676:	61 e0       	ldi	r22, 0x01	; 1
 678:	87 e0       	ldi	r24, 0x07	; 7
 67a:	90 e0       	ldi	r25, 0x00	; 0
 67c:	78 d4       	rcall	.+2288   	; 0xf6e <eeprom_write_byte>
    eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_LB], LOBYTE(SW_INDEX));
 67e:	66 e0       	ldi	r22, 0x06	; 6
 680:	88 e0       	ldi	r24, 0x08	; 8
 682:	90 e0       	ldi	r25, 0x00	; 0
 684:	74 d4       	rcall	.+2280   	; 0xf6e <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_SW_DAY],      SW_DAY);            // write date of SW in EEPROM
 686:	66 e0       	ldi	r22, 0x06	; 6
 688:	89 e0       	ldi	r24, 0x09	; 9
 68a:	90 e0       	ldi	r25, 0x00	; 0
 68c:	70 d4       	rcall	.+2272   	; 0xf6e <eeprom_write_byte>
    eeprom_write_byte(&abEEPROM[EEPROM_SW_MONTH],    SW_MONTH);
 68e:	64 e0       	ldi	r22, 0x04	; 4
 690:	8a e0       	ldi	r24, 0x0A	; 10
 692:	90 e0       	ldi	r25, 0x00	; 0
 694:	6c d4       	rcall	.+2264   	; 0xf6e <eeprom_write_byte>
    eeprom_write_byte(&abEEPROM[EEPROM_SW_YEAR],     SW_YEAR);
 696:	60 e1       	ldi	r22, 0x10	; 16
 698:	8b e0       	ldi	r24, 0x0B	; 11
 69a:	90 e0       	ldi	r25, 0x00	; 0
 69c:	68 d4       	rcall	.+2256   	; 0xf6e <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_VERSION],     bFrediVersion);     // store detected HW version
 69e:	60 91 6c 00 	lds	r22, 0x006C	; 0x80006c <bFrediVersion>
 6a2:	86 e0       	ldi	r24, 0x06	; 6
 6a4:	90 e0       	ldi	r25, 0x00	; 0
 6a6:	63 d4       	rcall	.+2246   	; 0xf6e <eeprom_write_byte>
 6a8:	42 c0       	rjmp	.+132    	; 0x72e <main+0xfe>
  }
  else
  { // selftest was successful before
    if (  (eeprom_read_byte(&abEEPROM[EEPROM_SW_INDEX_HB]) != HIBYTE(SW_INDEX))
 6aa:	87 e0       	ldi	r24, 0x07	; 7
 6ac:	90 e0       	ldi	r25, 0x00	; 0
 6ae:	57 d4       	rcall	.+2222   	; 0xf5e <eeprom_read_byte>
 6b0:	81 30       	cpi	r24, 0x01	; 1
 6b2:	a1 f4       	brne	.+40     	; 0x6dc <main+0xac>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_INDEX_LB]) != LOBYTE(SW_INDEX))
 6b4:	88 e0       	ldi	r24, 0x08	; 8
 6b6:	90 e0       	ldi	r25, 0x00	; 0
 6b8:	52 d4       	rcall	.+2212   	; 0xf5e <eeprom_read_byte>
 6ba:	86 30       	cpi	r24, 0x06	; 6
 6bc:	79 f4       	brne	.+30     	; 0x6dc <main+0xac>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_DAY])      != SW_DAY)
 6be:	89 e0       	ldi	r24, 0x09	; 9
 6c0:	90 e0       	ldi	r25, 0x00	; 0
 6c2:	4d d4       	rcall	.+2202   	; 0xf5e <eeprom_read_byte>
 6c4:	86 30       	cpi	r24, 0x06	; 6
 6c6:	51 f4       	brne	.+20     	; 0x6dc <main+0xac>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_MONTH])    != SW_MONTH)
 6c8:	8a e0       	ldi	r24, 0x0A	; 10
 6ca:	90 e0       	ldi	r25, 0x00	; 0
 6cc:	48 d4       	rcall	.+2192   	; 0xf5e <eeprom_read_byte>
 6ce:	84 30       	cpi	r24, 0x04	; 4
 6d0:	29 f4       	brne	.+10     	; 0x6dc <main+0xac>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_YEAR])     != SW_YEAR))
 6d2:	8b e0       	ldi	r24, 0x0B	; 11
 6d4:	90 e0       	ldi	r25, 0x00	; 0
 6d6:	43 d4       	rcall	.+2182   	; 0xf5e <eeprom_read_byte>
 6d8:	80 31       	cpi	r24, 0x10	; 16
 6da:	a1 f0       	breq	.+40     	; 0x704 <main+0xd4>
    { // sw index or date has changed
      eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_HB], HIBYTE(SW_INDEX));// write Version in EEPROM on first startup
 6dc:	61 e0       	ldi	r22, 0x01	; 1
 6de:	87 e0       	ldi	r24, 0x07	; 7
 6e0:	90 e0       	ldi	r25, 0x00	; 0
 6e2:	45 d4       	rcall	.+2186   	; 0xf6e <eeprom_write_byte>
      eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_LB], LOBYTE(SW_INDEX));
 6e4:	66 e0       	ldi	r22, 0x06	; 6
 6e6:	88 e0       	ldi	r24, 0x08	; 8
 6e8:	90 e0       	ldi	r25, 0x00	; 0
 6ea:	41 d4       	rcall	.+2178   	; 0xf6e <eeprom_write_byte>

      eeprom_write_byte(&abEEPROM[EEPROM_SW_DAY],      SW_DAY);          // write date of SW in EEPROM
 6ec:	66 e0       	ldi	r22, 0x06	; 6
 6ee:	89 e0       	ldi	r24, 0x09	; 9
 6f0:	90 e0       	ldi	r25, 0x00	; 0
 6f2:	3d d4       	rcall	.+2170   	; 0xf6e <eeprom_write_byte>
      eeprom_write_byte(&abEEPROM[EEPROM_SW_MONTH],    SW_MONTH);
 6f4:	64 e0       	ldi	r22, 0x04	; 4
 6f6:	8a e0       	ldi	r24, 0x0A	; 10
 6f8:	90 e0       	ldi	r25, 0x00	; 0
 6fa:	39 d4       	rcall	.+2162   	; 0xf6e <eeprom_write_byte>
      eeprom_write_byte(&abEEPROM[EEPROM_SW_YEAR],     SW_YEAR);
 6fc:	60 e1       	ldi	r22, 0x10	; 16
 6fe:	8b e0       	ldi	r24, 0x0B	; 11
 700:	90 e0       	ldi	r25, 0x00	; 0
 702:	35 d4       	rcall	.+2154   	; 0xf6e <eeprom_write_byte>
    }

    vSetState(THR_STATE_INIT, &slotArray[0]);
 704:	67 e4       	ldi	r22, 0x47	; 71
 706:	71 e0       	ldi	r23, 0x01	; 1
 708:	80 e0       	ldi	r24, 0x00	; 0
 70a:	3d de       	rcall	.-902    	; 0x386 <vSetState>
    slotArray[0].adr   = eeprom_read_byte(&abEEPROM[EEPROM_ADR_LOCO_LB]);
 70c:	83 e0       	ldi	r24, 0x03	; 3
 70e:	90 e0       	ldi	r25, 0x00	; 0
 710:	26 d4       	rcall	.+2124   	; 0xf5e <eeprom_read_byte>
 712:	07 e4       	ldi	r16, 0x47	; 71
 714:	11 e0       	ldi	r17, 0x01	; 1
 716:	f8 01       	movw	r30, r16
 718:	84 83       	std	Z+4, r24	; 0x04
    slotArray[0].adr2  = eeprom_read_byte(&abEEPROM[EEPROM_ADR_LOCO_HB]);
 71a:	82 e0       	ldi	r24, 0x02	; 2
 71c:	90 e0       	ldi	r25, 0x00	; 0
 71e:	1f d4       	rcall	.+2110   	; 0xf5e <eeprom_read_byte>
 720:	f8 01       	movw	r30, r16
 722:	81 87       	std	Z+9, r24	; 0x09
    slotArray[0].stat  = eeprom_read_byte(&abEEPROM[EEPROM_DECODER_TYPE]);
 724:	84 e0       	ldi	r24, 0x04	; 4
 726:	90 e0       	ldi	r25, 0x00	; 0
 728:	1a d4       	rcall	.+2100   	; 0xf5e <eeprom_read_byte>
 72a:	f8 01       	movw	r30, r16
 72c:	83 83       	std	Z+3, r24	; 0x03
  }

	 slotArray[0].id1   = eeprom_read_byte(&abEEPROM[EEPROM_ID1]); // get ID from EEPROM
 72e:	81 e0       	ldi	r24, 0x01	; 1
 730:	90 e0       	ldi	r25, 0x00	; 0
 732:	15 d4       	rcall	.+2090   	; 0xf5e <eeprom_read_byte>
 734:	07 e4       	ldi	r16, 0x47	; 71
 736:	11 e0       	ldi	r17, 0x01	; 1
 738:	f8 01       	movw	r30, r16
 73a:	83 87       	std	Z+11, r24	; 0x0b
	 slotArray[0].id2   = eeprom_read_byte(&abEEPROM[EEPROM_ID2]);
 73c:	80 e0       	ldi	r24, 0x00	; 0
 73e:	90 e0       	ldi	r25, 0x00	; 0
 740:	0e d4       	rcall	.+2076   	; 0xf5e <eeprom_read_byte>
 742:	f8 01       	movw	r30, r16
 744:	84 87       	std	Z+12, r24	; 0x0c

  /***************************************/
  //  init loconet
  /***************************************/

  initLocoNet(&RxBuffer) ;
 746:	8f e9       	ldi	r24, 0x9F	; 159
 748:	90 e0       	ldi	r25, 0x00	; 0
 74a:	aa d3       	rcall	.+1876   	; 0xea0 <initLocoNet>

  /***************************************/
  //  init keys and timer
  /***************************************/

  initKeys();
 74c:	90 dd       	rcall	.-1248   	; 0x26e <initKeys>
  initTimer();
 74e:	05 d3       	rcall	.+1546   	; 0xd5a <initTimer>
 
  addTimerAction(&MessageTimer, 0, MessageTimerAction, 0, TIMER_SLOW) ;
 750:	00 e0       	ldi	r16, 0x00	; 0
 752:	20 e0       	ldi	r18, 0x00	; 0
 754:	30 e0       	ldi	r19, 0x00	; 0
 756:	41 e0       	ldi	r20, 0x01	; 1
 758:	52 e0       	ldi	r21, 0x02	; 2
 75a:	60 e0       	ldi	r22, 0x00	; 0
 75c:	8f e7       	ldi	r24, 0x7F	; 127
 75e:	90 e0       	ldi	r25, 0x00	; 0
 760:	09 d3       	rcall	.+1554   	; 0xd74 <addTimerAction>

  /***************************************/
  //  set state and start interrupts
  /***************************************/

  sei();
 762:	78 94       	sei

  if (bThrState < THR_STATE_SELFTEST)
 764:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <bThrState>
 768:	84 36       	cpi	r24, 0x64	; 100
 76a:	88 f5       	brcc	.+98     	; 0x7ce <main+0x19e>
  {
    // if a address for a loco is available, show blinking state
    if ((slotArray[0].adr != 0) || (slotArray[0].adr2 != 0))
 76c:	80 91 4b 01 	lds	r24, 0x014B	; 0x80014b <slotArray+0x4>
 770:	81 11       	cpse	r24, r1
 772:	04 c0       	rjmp	.+8      	; 0x77c <main+0x14c>
 774:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <slotArray+0x9>
 778:	88 23       	and	r24, r24
 77a:	29 f0       	breq	.+10     	; 0x786 <main+0x156>
    {
      vSetState(THR_STATE_RECONNECT_GET_SLOT, &slotArray[0]);
 77c:	67 e4       	ldi	r22, 0x47	; 71
 77e:	71 e0       	ldi	r23, 0x01	; 1
 780:	84 e1       	ldi	r24, 0x14	; 20
 782:	01 de       	rcall	.-1022   	; 0x386 <vSetState>
 784:	04 c0       	rjmp	.+8      	; 0x78e <main+0x15e>
    }
    else
    {
      vSetState(THR_STATE_UNCONNECTED, &slotArray[0]);
 786:	67 e4       	ldi	r22, 0x47	; 71
 788:	71 e0       	ldi	r23, 0x01	; 1
 78a:	80 e2       	ldi	r24, 0x20	; 32
 78c:	fc dd       	rcall	.-1032   	; 0x386 <vSetState>
    }

    while (bit_is_clear(ACSR, ACO))     // wait for start of loconet
 78e:	45 99       	sbic	0x08, 5	; 8
 790:	40 c0       	rjmp	.+128    	; 0x812 <main+0x1e2>
    {
      processTimerActions();
 792:	21 d3       	rcall	.+1602   	; 0xdd6 <processTimerActions>
    else
    {
      vSetState(THR_STATE_UNCONNECTED, &slotArray[0]);
    }

    while (bit_is_clear(ACSR, ACO))     // wait for start of loconet
 794:	45 9b       	sbis	0x08, 5	; 8
 796:	fd cf       	rjmp	.-6      	; 0x792 <main+0x162>
 798:	3c c0       	rjmp	.+120    	; 0x812 <main+0x1e2>
      processTimerActions();
    }
    // loconet is available, now
    for (bCount =0;bCount < 50;bCount++)
    {
      delayTimer( 10 );                 // wait a little bit longer
 79a:	8a e0       	ldi	r24, 0x0A	; 10
 79c:	90 e0       	ldi	r25, 0x00	; 0
 79e:	10 d3       	rcall	.+1568   	; 0xdc0 <delayTimer>
      processTimerActions();
 7a0:	1a d3       	rcall	.+1588   	; 0xdd6 <processTimerActions>
 7a2:	11 50       	subi	r17, 0x01	; 1
    while (bit_is_clear(ACSR, ACO))     // wait for start of loconet
    {
      processTimerActions();
    }
    // loconet is available, now
    for (bCount =0;bCount < 50;bCount++)
 7a4:	d1 f7       	brne	.-12     	; 0x79a <main+0x16a>
    {
      delayTimer( 10 );                 // wait a little bit longer
      processTimerActions();
    }

    if (slotArray[0].adr)                      // wait for a pseudo random time
 7a6:	80 91 4b 01 	lds	r24, 0x014B	; 0x80014b <slotArray+0x4>
 7aa:	88 23       	and	r24, r24
 7ac:	11 f0       	breq	.+4      	; 0x7b2 <main+0x182>
    {
      delayTimer(slotArray[0].adr);
 7ae:	90 e0       	ldi	r25, 0x00	; 0
 7b0:	07 d3       	rcall	.+1550   	; 0xdc0 <delayTimer>
    }

    if (slotArray[0].adr2)
 7b2:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <slotArray+0x9>
 7b6:	88 23       	and	r24, r24
 7b8:	11 f0       	breq	.+4      	; 0x7be <main+0x18e>
    {
      delayTimer(slotArray[0].adr2);
 7ba:	90 e0       	ldi	r25, 0x00	; 0
 7bc:	01 d3       	rcall	.+1538   	; 0xdc0 <delayTimer>
    }

    // if a address for a loco is available, try to reconnect
    if (bThrState == THR_STATE_RECONNECT_GET_SLOT)
 7be:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <bThrState>
 7c2:	84 31       	cpi	r24, 0x14	; 20
 7c4:	31 f4       	brne	.+12     	; 0x7d2 <main+0x1a2>
    {
      sendLocoNetAdr(&slotArray[0]);
 7c6:	87 e4       	ldi	r24, 0x47	; 71
 7c8:	91 e0       	ldi	r25, 0x01	; 1
 7ca:	1b df       	rcall	.-458    	; 0x602 <sendLocoNetAdr>
 7cc:	02 c0       	rjmp	.+4      	; 0x7d2 <main+0x1a2>
    }
  }
  else
  {
    sendLocoNetFredCd( bCount );
 7ce:	80 e0       	ldi	r24, 0x00	; 0
 7d0:	29 df       	rcall	.-430    	; 0x624 <sendLocoNetFredCd>
  }  

/******************************************************************************/
// main endless loop 
/******************************************************************************/
		  DDRC  |= (1<<PC4); 
 7d2:	a4 9a       	sbi	0x14, 4	; 20
		  DDRC  |= (1<<PC3);
 7d4:	a3 9a       	sbi	0x14, 3	; 20
		  DDRA  |= (1<<PA0); 
 7d6:	d0 9a       	sbi	0x1a, 0	; 26
		  DDRA  |= (1<<PA1);
 7d8:	d1 9a       	sbi	0x1a, 1	; 26
		  
		  
	byte testPort = PORTC;
 7da:	85 b3       	in	r24, 0x15	; 21
 7dc:	89 83       	std	Y+1, r24	; 0x01
	byte shiftedKeyStatus = 0;
 7de:	1a 82       	std	Y+2, r1	; 0x02

  while (1)
  {
		
		ProcessKeyInput(&slotArray[0].funKey, &testPort, &slotArray[0].funKeyStatus, &shiftedKeyStatus, &slotArray[0].dirf);
 7e0:	0d e4       	ldi	r16, 0x4D	; 77
 7e2:	11 e0       	ldi	r17, 0x01	; 1
 7e4:	9e 01       	movw	r18, r28
 7e6:	2e 5f       	subi	r18, 0xFE	; 254
 7e8:	3f 4f       	sbci	r19, 0xFF	; 255
 7ea:	46 e5       	ldi	r20, 0x56	; 86
 7ec:	51 e0       	ldi	r21, 0x01	; 1
 7ee:	be 01       	movw	r22, r28
 7f0:	6f 5f       	subi	r22, 0xFF	; 255
 7f2:	7f 4f       	sbci	r23, 0xFF	; 255
 7f4:	85 e5       	ldi	r24, 0x55	; 85
 7f6:	91 e0       	ldi	r25, 0x01	; 1
 7f8:	df de       	rcall	.-578    	; 0x5b8 <ProcessKeyInput>
		ProcessShiftedKeyInput(&slotArray[0].funKey, &testPort, &shiftedKeyStatus, &slotArray[0].funKeyStatus, &slotArray[0].dirf);
 7fa:	26 e5       	ldi	r18, 0x56	; 86
 7fc:	31 e0       	ldi	r19, 0x01	; 1
 7fe:	ae 01       	movw	r20, r28
 800:	4e 5f       	subi	r20, 0xFE	; 254
 802:	5f 4f       	sbci	r21, 0xFF	; 255
 804:	be 01       	movw	r22, r28
 806:	6f 5f       	subi	r22, 0xFF	; 255
 808:	7f 4f       	sbci	r23, 0xFF	; 255
 80a:	85 e5       	ldi	r24, 0x55	; 85
 80c:	91 e0       	ldi	r25, 0x01	; 1
 80e:	e6 de       	rcall	.-564    	; 0x5dc <ProcessShiftedKeyInput>
			vProcessEncoder(&slotArray[i]);
		}
		vProcessRxLoconetMessage(&slotArray[i]);
		processTimerActions();
	} */ //end of for
  } // end of while(1)
 810:	e7 cf       	rjmp	.-50     	; 0x7e0 <main+0x1b0>
 * ARGUMENTS   : none
 * RETURN VALUE: int, never reached, cause of endless loop
 * NOTES       :   -
 *******************************************************FunctionHeaderEnd******/
int main(void)
{
 812:	12 e3       	ldi	r17, 0x32	; 50
 814:	c2 cf       	rjmp	.-124    	; 0x79a <main+0x16a>

00000816 <potAdcPowerOff>:
}

// functions -------------------------------------------------------------------

void potAdcPowerOff(void) {
  ADCSRA = (0<<ADEN); // disable ADC
 816:	16 b8       	out	0x06, r1	; 6
 818:	08 95       	ret

0000081a <potAdcInit>:
    PRR   &= ~(1<<PRADC); // enable ADC in Power Reduction Register.
    DIDR0 |= (1<<ADC0D);  // disable digital input buffer to reduce
                          // power consumption
  #endif

  ADMUX  = (0<<REFS1) | (1<<REFS0) // AVCC pin as reference
 81a:	86 e4       	ldi	r24, 0x46	; 70
 81c:	87 b9       	out	0x07, r24	; 7
    | defined(__AVR_ATmega48P__) | defined(__AVR_ATmega88__)   \
    | defined(__AVR_ATmega88A__) | defined(__AVR_ATmega88P__)  \
    | defined(__AVR_ATmega168__) | defined(__AVR_ATmega168A__) \
    | defined(__AVR_ATmega168P__)| defined(__AVR_ATmega328__)  \
    | defined(__AVR_ATmega328P__) | defined(__AVR_ATmega16__)
    ADCSRA = (1<<ADEN)  // Enable ADC
 81e:	86 ec       	ldi	r24, 0xC6	; 198
 820:	86 b9       	out	0x06, r24	; 6
           | ADPS;      // ADC precaler selection
  #else
    #error "unknown mcu"
  #endif

  while (bit_is_set(ADCSRA, ADSC)); // wait for measurement
 822:	36 99       	sbic	0x06, 6	; 6
 824:	fe cf       	rjmp	.-4      	; 0x822 <potAdcInit+0x8>
  ADCH;                             // throw away first analog value
 826:	85 b1       	in	r24, 0x05	; 5
  potAdcSpeedValue = 0;             // ignore first analog value
 828:	10 92 73 00 	sts	0x0073, r1	; 0x800073 <potAdcSpeedValue>
  ADCSRA      |= _BV(ADSC);         // start new measurement
 82c:	36 9a       	sbi	0x06, 6	; 6
 82e:	08 95       	ret

00000830 <potAdcTimerAction>:
  #define NB_SAMPLES_LOG2 0 // log to basis 2 of number of samples
                            // 3: take arithmetic mean of 8 samples
                            // 2: four samples
                            // 0: single sample

  if (bit_is_clear(ADCSRA, ADSC)) // measurement done
 830:	36 99       	sbic	0x06, 6	; 6
 832:	46 c0       	rjmp	.+140    	; 0x8c0 <potAdcTimerAction+0x90>
  {
    potAdcRawValue = ADCW;
 834:	84 b1       	in	r24, 0x04	; 4
 836:	95 b1       	in	r25, 0x05	; 5
 838:	90 93 72 00 	sts	0x0072, r25	; 0x800072 <potAdcRawValue+0x1>
 83c:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <potAdcRawValue>
    ADCSRA |= _BV(ADSC);          // start new measurement
 840:	36 9a       	sbi	0x06, 6	; 6

    #if NB_SAMPLES_LOG2 == 0

      potAdcSpeedValue
                = timeFilter( mapSpeedVal( deltaFilter( potAdcRawValue ) ) );
 842:	40 91 71 00 	lds	r20, 0x0071	; 0x800071 <potAdcRawValue>
 846:	50 91 72 00 	lds	r21, 0x0072	; 0x800072 <potAdcRawValue+0x1>
  #define FILTER_DELTA 3    // testing shows that 1 should be ok
                            // 0: disable filter (for testing)

  static uint16_t deltaFilterState = 0;

  int16_t delta = abs( (int16_t)deltaFilterState - (int16_t)adcVal);
 84a:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <deltaFilterState.1667>
 84e:	90 91 70 00 	lds	r25, 0x0070	; 0x800070 <deltaFilterState.1667+0x1>
 852:	84 1b       	sub	r24, r20
 854:	95 0b       	sbc	r25, r21
 856:	9c 01       	movw	r18, r24
 858:	22 f4       	brpl	.+8      	; 0x862 <potAdcTimerAction+0x32>
 85a:	22 27       	eor	r18, r18
 85c:	33 27       	eor	r19, r19
 85e:	28 1b       	sub	r18, r24
 860:	39 0b       	sbc	r19, r25
  if( delta >= FILTER_DELTA ) {
 862:	23 30       	cpi	r18, 0x03	; 3
 864:	31 05       	cpc	r19, r1
 866:	24 f0       	brlt	.+8      	; 0x870 <potAdcTimerAction+0x40>
    deltaFilterState = adcVal;
 868:	50 93 70 00 	sts	0x0070, r21	; 0x800070 <deltaFilterState.1667+0x1>
 86c:	40 93 6f 00 	sts	0x006F, r20	; 0x80006f <deltaFilterState.1667>
 * Map pot values 0..1023 to dcc/loconet speed 0,2..126
 * @param speed
 * @return
 */
static inline uint8_t mapSpeedVal( uint16_t adcValue ) {
  uint8_t speedVal = (uint8_t) (adcValue >> 3);
 870:	20 91 6f 00 	lds	r18, 0x006F	; 0x80006f <deltaFilterState.1667>
 874:	30 91 70 00 	lds	r19, 0x0070	; 0x800070 <deltaFilterState.1667+0x1>
 878:	36 95       	lsr	r19
 87a:	27 95       	ror	r18
 87c:	36 95       	lsr	r19
 87e:	27 95       	ror	r18
 880:	36 95       	lsr	r19
 882:	27 95       	ror	r18
 884:	82 2f       	mov	r24, r18
  if( speedVal > 0 ) {
 886:	22 23       	and	r18, r18
 888:	11 f0       	breq	.+4      	; 0x88e <potAdcTimerAction+0x5e>
    speedVal++; //skip E_STOP
 88a:	81 e0       	ldi	r24, 0x01	; 1
 88c:	82 0f       	add	r24, r18
                         // time. potAdcTimerAction() is called every
                         // KEY_POLL_TIME ms. (-> sysdef.h)

  static uint8_t timeFilterState = 0;
  static uint8_t count = 0;
  if( count > 0 ) {
 88e:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <count.1677>
 892:	99 23       	and	r25, r25
 894:	29 f0       	breq	.+10     	; 0x8a0 <potAdcTimerAction+0x70>
    count--;
 896:	91 50       	subi	r25, 0x01	; 1
 898:	90 93 6e 00 	sts	0x006E, r25	; 0x80006e <count.1677>
  }
  if( count == 0 && speedVal != timeFilterState ) {
 89c:	91 11       	cpse	r25, r1
 89e:	0c c0       	rjmp	.+24     	; 0x8b8 <potAdcTimerAction+0x88>
 8a0:	8f 37       	cpi	r24, 0x7F	; 127
 8a2:	08 f0       	brcs	.+2      	; 0x8a6 <potAdcTimerAction+0x76>
 8a4:	8e e7       	ldi	r24, 0x7E	; 126
 8a6:	90 91 6d 00 	lds	r25, 0x006D	; 0x80006d <timeFilterState.1676>
 8aa:	98 17       	cp	r25, r24
 8ac:	29 f0       	breq	.+10     	; 0x8b8 <potAdcTimerAction+0x88>
    timeFilterState = speedVal;
 8ae:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <timeFilterState.1676>
    count = FILTER_TIME;
 8b2:	8a e0       	ldi	r24, 0x0A	; 10
 8b4:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <count.1677>
  }
  return timeFilterState;
 8b8:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <timeFilterState.1676>
    ADCSRA |= _BV(ADSC);          // start new measurement

    #if NB_SAMPLES_LOG2 == 0

      potAdcSpeedValue
                = timeFilter( mapSpeedVal( deltaFilter( potAdcRawValue ) ) );
 8bc:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <potAdcSpeedValue>
 8c0:	08 95       	ret

000008c2 <__vector_5>:
* incoming data.
*
**************************************************************************/

ISR(LN_SB_SIGNAL)
{
 8c2:	1f 92       	push	r1
 8c4:	0f 92       	push	r0
 8c6:	0f b6       	in	r0, 0x3f	; 63
 8c8:	0f 92       	push	r0
 8ca:	11 24       	eor	r1, r1
 8cc:	8f 93       	push	r24
 8ce:	9f 93       	push	r25
    // Disable the Input Comparator Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT );     
 8d0:	89 b7       	in	r24, 0x39	; 57
 8d2:	8f 7d       	andi	r24, 0xDF	; 223
 8d4:	89 bf       	out	0x39, r24	; 57
#ifdef RX_MONITOR
  cbi(PORTD, PD1);
#endif

    // Get the Current Timer1 Count and Add the offset for the Compare target
  lnCompareTarget = LN_TMR_INP_CAPT_REG + LN_TIMER_RX_START_PERIOD ;
 8d6:	86 b5       	in	r24, 0x26	; 38
 8d8:	97 b5       	in	r25, 0x27	; 39
 8da:	89 56       	subi	r24, 0x69	; 105
 8dc:	9d 4f       	sbci	r25, 0xFD	; 253
 8de:	90 93 a2 01 	sts	0x01A2, r25	; 0x8001a2 <lnCompareTarget+0x1>
 8e2:	80 93 a1 01 	sts	0x01A1, r24	; 0x8001a1 <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 8e6:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <lnCompareTarget>
 8ea:	90 91 a2 01 	lds	r25, 0x01A2	; 0x8001a2 <lnCompareTarget+0x1>
 8ee:	9b bd       	out	0x2b, r25	; 43
 8f0:	8a bd       	out	0x2a, r24	; 42

    // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
 8f2:	88 b7       	in	r24, 0x38	; 56
 8f4:	80 61       	ori	r24, 0x10	; 16
 8f6:	88 bf       	out	0x38, r24	; 56
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
 8f8:	89 b7       	in	r24, 0x39	; 57
 8fa:	80 61       	ori	r24, 0x10	; 16
 8fc:	89 bf       	out	0x39, r24	; 57

    // Set the State to indicate that we have begun to Receive
  lnState = LN_ST_RX ;
 8fe:	84 e0       	ldi	r24, 0x04	; 4
 900:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <lnState>

    // Reset the bit counter so that on first increment it is on 0
  lnBitCount = 0;
 904:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <lnBitCount>
}
 908:	9f 91       	pop	r25
 90a:	8f 91       	pop	r24
 90c:	0f 90       	pop	r0
 90e:	0f be       	out	0x3f, r0	; 63
 910:	0f 90       	pop	r0
 912:	1f 90       	pop	r1
 914:	18 95       	reti

00000916 <__vector_6>:
* it samples the bit and shifts it into the buffer.
*
**************************************************************************/

ISR(LN_TMR_SIGNAL)     /* signal handler for timer0 overflow */
{
 916:	1f 92       	push	r1
 918:	0f 92       	push	r0
 91a:	0f b6       	in	r0, 0x3f	; 63
 91c:	0f 92       	push	r0
 91e:	11 24       	eor	r1, r1
 920:	0f 93       	push	r16
 922:	1f 93       	push	r17
 924:	2f 93       	push	r18
 926:	3f 93       	push	r19
 928:	4f 93       	push	r20
 92a:	5f 93       	push	r21
 92c:	6f 93       	push	r22
 92e:	7f 93       	push	r23
 930:	8f 93       	push	r24
 932:	9f 93       	push	r25
 934:	af 93       	push	r26
 936:	bf 93       	push	r27
 938:	cf 93       	push	r28
 93a:	df 93       	push	r29
 93c:	ef 93       	push	r30
 93e:	ff 93       	push	r31
    // Advance the Compare Target
  lnCompareTarget += LN_TIMER_RX_RELOAD_PERIOD ;
 940:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <lnCompareTarget>
 944:	90 91 a2 01 	lds	r25, 0x01A2	; 0x8001a2 <lnCompareTarget+0x1>
 948:	86 54       	subi	r24, 0x46	; 70
 94a:	9e 4f       	sbci	r25, 0xFE	; 254
 94c:	90 93 a2 01 	sts	0x01A2, r25	; 0x8001a2 <lnCompareTarget+0x1>
 950:	80 93 a1 01 	sts	0x01A1, r24	; 0x8001a1 <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 954:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <lnCompareTarget>
 958:	90 91 a2 01 	lds	r25, 0x01A2	; 0x8001a2 <lnCompareTarget+0x1>
 95c:	9b bd       	out	0x2b, r25	; 43
 95e:	8a bd       	out	0x2a, r24	; 42

  lnBitCount++;                         //Increment bit_counter
 960:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnBitCount>
 964:	8f 5f       	subi	r24, 0xFF	; 255
 966:	80 93 a6 01 	sts	0x01A6, r24	; 0x8001a6 <lnBitCount>

    // Are we in the RX State
  if( lnState == LN_ST_RX )                // Are we in RX mode
 96a:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnState>
 96e:	84 30       	cpi	r24, 0x04	; 4
 970:	09 f0       	breq	.+2      	; 0x974 <__vector_6+0x5e>
 972:	3f c0       	rjmp	.+126    	; 0x9f2 <__vector_6+0xdc>
  {
    if( lnBitCount < 9)               // Are we in the Stop Bits phase
 974:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnBitCount>
 978:	89 30       	cpi	r24, 0x09	; 9
 97a:	68 f4       	brcc	.+26     	; 0x996 <__vector_6+0x80>
    {
      lnCurrentByte >>= 1;
 97c:	80 91 a0 01 	lds	r24, 0x01A0	; 0x8001a0 <lnCurrentByte>
 980:	86 95       	lsr	r24
 982:	80 93 a0 01 	sts	0x01A0, r24	; 0x8001a0 <lnCurrentByte>
#ifdef LN_SW_UART_RX_INVERTED
      if( bit_is_clear(LN_RX_PORT, LN_RX_BIT))
#else
      if( bit_is_set(LN_RX_PORT, LN_RX_BIT))
 986:	45 9b       	sbis	0x08, 5	; 8
 988:	ed c0       	rjmp	.+474    	; 0xb64 <__vector_6+0x24e>
#endif

        lnCurrentByte |= 0x80;
 98a:	80 91 a0 01 	lds	r24, 0x01A0	; 0x8001a0 <lnCurrentByte>
 98e:	80 68       	ori	r24, 0x80	; 128
 990:	80 93 a0 01 	sts	0x01A0, r24	; 0x8001a0 <lnCurrentByte>
 994:	e7 c0       	rjmp	.+462    	; 0xb64 <__vector_6+0x24e>
      return ;
    }

      // Clear the Start Bit Interrupt Status Flag and Enable ready to 
      // detect the next Start Bit
    sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
 996:	88 b7       	in	r24, 0x38	; 56
 998:	80 62       	ori	r24, 0x20	; 32
 99a:	88 bf       	out	0x38, r24	; 56
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 99c:	89 b7       	in	r24, 0x39	; 57
 99e:	80 62       	ori	r24, 0x20	; 32
 9a0:	89 bf       	out	0x39, r24	; 57

      // If the Stop bit is not Set then we have a Framing Error
#ifdef LN_SW_UART_RX_INVERTED
    if( bit_is_set(LN_RX_PORT,LN_RX_BIT) )
#else
    if( bit_is_clear(LN_RX_PORT,LN_RX_BIT) )
 9a2:	45 99       	sbic	0x08, 5	; 8
 9a4:	0a c0       	rjmp	.+20     	; 0x9ba <__vector_6+0xa4>
#endif
      lnRxBuffer->Stats.RxErrors++ ;
 9a6:	e0 91 a3 01 	lds	r30, 0x01A3	; 0x8001a3 <lnRxBuffer>
 9aa:	f0 91 a4 01 	lds	r31, 0x01A4	; 0x8001a4 <lnRxBuffer+0x1>
 9ae:	e9 57       	subi	r30, 0x79	; 121
 9b0:	ff 4f       	sbci	r31, 0xFF	; 255
 9b2:	80 81       	ld	r24, Z
 9b4:	8f 5f       	subi	r24, 0xFF	; 255
 9b6:	80 83       	st	Z, r24
 9b8:	17 c0       	rjmp	.+46     	; 0x9e8 <__vector_6+0xd2>

    else
        // Put the received byte in the buffer
      addByteLnBuf( lnRxBuffer, lnCurrentByte ) ;
 9ba:	40 91 a0 01 	lds	r20, 0x01A0	; 0x8001a0 <lnCurrentByte>
 9be:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <lnRxBuffer>
 9c2:	90 91 a4 01 	lds	r25, 0x01A4	; 0x8001a4 <lnRxBuffer+0x1>
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 9c6:	fc 01       	movw	r30, r24
 9c8:	e0 58       	subi	r30, 0x80	; 128
 9ca:	ff 4f       	sbci	r31, 0xFF	; 255
 9cc:	30 81       	ld	r19, Z
 9ce:	21 e0       	ldi	r18, 0x01	; 1
 9d0:	23 0f       	add	r18, r19
 9d2:	20 83       	st	Z, r18
 9d4:	fc 01       	movw	r30, r24
 9d6:	e3 0f       	add	r30, r19
 9d8:	f1 1d       	adc	r31, r1
 9da:	40 83       	st	Z, r20
	if( Buffer->WriteIndex >= LN_BUF_SIZE )
 9dc:	22 23       	and	r18, r18
 9de:	24 f4       	brge	.+8      	; 0x9e8 <__vector_6+0xd2>
		Buffer->WriteIndex = 0 ;
 9e0:	fc 01       	movw	r30, r24
 9e2:	e0 58       	subi	r30, 0x80	; 128
 9e4:	ff 4f       	sbci	r31, 0xFF	; 255
 9e6:	10 82       	st	Z, r1

    lnBitCount = 0 ;
 9e8:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <lnBitCount>
    lnState = LN_ST_CD_BACKOFF ;
 9ec:	81 e0       	ldi	r24, 0x01	; 1
 9ee:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <lnState>
  }


    // Are we in the TX State
  if( lnState == LN_ST_TX )
 9f2:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnState>
 9f6:	83 30       	cpi	r24, 0x03	; 3
 9f8:	09 f0       	breq	.+2      	; 0x9fc <__vector_6+0xe6>
 9fa:	7f c0       	rjmp	.+254    	; 0xafa <__vector_6+0x1e4>
  #endif
#else  // inverted is the normal case, just a NPN between TX pin and LN:
  #ifdef LN_SW_UART_RX_INVERTED
    if( ( ( LN_TX_PORT >> LN_TX_BIT ) & 0x01 ) != ( ( LN_RX_PORT >> LN_RX_BIT ) & 0x01 ) )
  #else
    if( ( ( LN_TX_PORT >> LN_TX_BIT ) & 0x01 ) == ( ( LN_RX_PORT >> LN_RX_BIT ) & 0x01 ) )
 9fc:	82 b3       	in	r24, 0x12	; 18
 9fe:	98 b1       	in	r25, 0x08	; 8
 a00:	92 95       	swap	r25
 a02:	96 95       	lsr	r25
 a04:	97 70       	andi	r25, 0x07	; 7
 a06:	82 95       	swap	r24
 a08:	8f 70       	andi	r24, 0x0F	; 15
 a0a:	89 27       	eor	r24, r25
 a0c:	80 fd       	sbrc	r24, 0
 a0e:	06 c0       	rjmp	.+12     	; 0xa1c <__vector_6+0x106>
  #endif
#endif
    {
      lnBitCount = 0 ;
 a10:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <lnBitCount>
      lnState = LN_ST_TX_COLLISION ;
 a14:	82 e0       	ldi	r24, 0x02	; 2
 a16:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <lnState>
 a1a:	6f c0       	rjmp	.+222    	; 0xafa <__vector_6+0x1e4>
    }
      // Send each Bit
    else if( lnBitCount < 9)
 a1c:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnBitCount>
 a20:	89 30       	cpi	r24, 0x09	; 9
 a22:	68 f4       	brcc	.+26     	; 0xa3e <__vector_6+0x128>
    {
#ifdef TX_START_MEASUREMENT
			cbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif
			
      if( lnCurrentByte & 0x01 )
 a24:	80 91 a0 01 	lds	r24, 0x01A0	; 0x8001a0 <lnCurrentByte>
 a28:	80 ff       	sbrs	r24, 0
 a2a:	02 c0       	rjmp	.+4      	; 0xa30 <__vector_6+0x11a>
        LN_SW_UART_SET_TX_HIGH
 a2c:	94 98       	cbi	0x12, 4	; 18
 a2e:	01 c0       	rjmp	.+2      	; 0xa32 <__vector_6+0x11c>

      else
        LN_SW_UART_SET_TX_LOW
 a30:	94 9a       	sbi	0x12, 4	; 18

      lnCurrentByte >>= 1;
 a32:	80 91 a0 01 	lds	r24, 0x01A0	; 0x8001a0 <lnCurrentByte>
 a36:	86 95       	lsr	r24
 a38:	80 93 a0 01 	sts	0x01A0, r24	; 0x8001a0 <lnCurrentByte>
 a3c:	5e c0       	rjmp	.+188    	; 0xafa <__vector_6+0x1e4>
    }
      // When the Data Bits are done, generate stop-bit
    else if( lnBitCount ==  9)
 a3e:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnBitCount>
 a42:	89 30       	cpi	r24, 0x09	; 9
 a44:	11 f4       	brne	.+4      	; 0xa4a <__vector_6+0x134>
      LN_SW_UART_SET_TX_HIGH
 a46:	94 98       	cbi	0x12, 4	; 18
 a48:	58 c0       	rjmp	.+176    	; 0xafa <__vector_6+0x1e4>

      // Any more bytes in buffer
    else if( ++lnTxIndex < lnTxLength )
 a4a:	80 91 9e 01 	lds	r24, 0x019E	; 0x80019e <lnTxIndex>
 a4e:	8f 5f       	subi	r24, 0xFF	; 255
 a50:	80 93 9e 01 	sts	0x019E, r24	; 0x80019e <lnTxIndex>
 a54:	90 91 9f 01 	lds	r25, 0x019F	; 0x80019f <lnTxLength>
 a58:	89 17       	cp	r24, r25
 a5a:	e8 f4       	brcc	.+58     	; 0xa96 <__vector_6+0x180>
    {
        // Setup for the next byte
      lnBitCount = 0 ;
 a5c:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <lnBitCount>
      lnCurrentByte = lnTxData->data[ lnTxIndex ] ;
 a60:	e0 91 a7 01 	lds	r30, 0x01A7	; 0x8001a7 <lnTxData>
 a64:	f0 91 a8 01 	lds	r31, 0x01A8	; 0x8001a8 <lnTxData+0x1>
 a68:	80 91 9e 01 	lds	r24, 0x019E	; 0x80019e <lnTxIndex>
 a6c:	e8 0f       	add	r30, r24
 a6e:	f1 1d       	adc	r31, r1
 a70:	80 81       	ld	r24, Z
 a72:	80 93 a0 01 	sts	0x01A0, r24	; 0x8001a0 <lnCurrentByte>

        // Begin the Start Bit
      LN_SW_UART_SET_TX_LOW
 a76:	94 9a       	sbi	0x12, 4	; 18
			sbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif

        // Get the Current Timer1 Count and Add the offset for the Compare target
        // added adjustment value for bugfix (Olaf Funke)
      lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST; 
 a78:	8c b5       	in	r24, 0x2c	; 44
 a7a:	9d b5       	in	r25, 0x2d	; 45
 a7c:	88 5a       	subi	r24, 0xA8	; 168
 a7e:	9e 4f       	sbci	r25, 0xFE	; 254
 a80:	90 93 a2 01 	sts	0x01A2, r25	; 0x8001a2 <lnCompareTarget+0x1>
 a84:	80 93 a1 01 	sts	0x01A1, r24	; 0x8001a1 <lnCompareTarget>
      LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 a88:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <lnCompareTarget>
 a8c:	90 91 a2 01 	lds	r25, 0x01A2	; 0x8001a2 <lnCompareTarget+0x1>
 a90:	9b bd       	out	0x2b, r25	; 43
 a92:	8a bd       	out	0x2a, r24	; 42
 a94:	32 c0       	rjmp	.+100    	; 0xafa <__vector_6+0x1e4>
    }
    else
    {
        // Successfully Sent all bytes in the buffer
        // so set the Packet Status to Done
      lnTxSuccess = 1 ;
 a96:	81 e0       	ldi	r24, 0x01	; 1
 a98:	80 93 9d 01 	sts	0x019D, r24	; 0x80019d <lnTxSuccess>

        // Now copy the TX Packet into the RX Buffer
      addMsgLnBuf( lnRxBuffer, lnTxData );
 a9c:	c0 91 a7 01 	lds	r28, 0x01A7	; 0x8001a7 <lnTxData>
 aa0:	d0 91 a8 01 	lds	r29, 0x01A8	; 0x8001a8 <lnTxData+0x1>
 aa4:	00 91 a3 01 	lds	r16, 0x01A3	; 0x8001a3 <lnRxBuffer>
 aa8:	10 91 a4 01 	lds	r17, 0x01A4	; 0x8001a4 <lnRxBuffer+0x1>
static inline void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg )
{
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
 aac:	ce 01       	movw	r24, r28
 aae:	eb d1       	rcall	.+982    	; 0xe86 <getLnMsgSize>
	for( Index = 0; Index < Length; Index++ )
 ab0:	88 23       	and	r24, r24
 ab2:	f1 f0       	breq	.+60     	; 0xaf0 <__vector_6+0x1da>
 ab4:	81 50       	subi	r24, 0x01	; 1
 ab6:	68 2f       	mov	r22, r24
 ab8:	70 e0       	ldi	r23, 0x00	; 0
 aba:	6f 5f       	subi	r22, 0xFF	; 255
 abc:	7f 4f       	sbci	r23, 0xFF	; 255
 abe:	20 e0       	ldi	r18, 0x00	; 0
 ac0:	30 e0       	ldi	r19, 0x00	; 0
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 ac2:	f8 01       	movw	r30, r16
 ac4:	e0 58       	subi	r30, 0x80	; 128
 ac6:	ff 4f       	sbci	r31, 0xFF	; 255
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
	for( Index = 0; Index < Length; Index++ )
		addByteLnBuf(Buffer, newMsg->data[ Index ] ) ;
 ac8:	de 01       	movw	r26, r28
 aca:	a2 0f       	add	r26, r18
 acc:	b3 1f       	adc	r27, r19
 ace:	8c 91       	ld	r24, X
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 ad0:	40 81       	ld	r20, Z
 ad2:	91 e0       	ldi	r25, 0x01	; 1
 ad4:	94 0f       	add	r25, r20
 ad6:	90 83       	st	Z, r25
 ad8:	d8 01       	movw	r26, r16
 ada:	a4 0f       	add	r26, r20
 adc:	b1 1d       	adc	r27, r1
 ade:	8c 93       	st	X, r24
	if( Buffer->WriteIndex >= LN_BUF_SIZE )
 ae0:	99 23       	and	r25, r25
 ae2:	0c f4       	brge	.+2      	; 0xae6 <__vector_6+0x1d0>
		Buffer->WriteIndex = 0 ;
 ae4:	10 82       	st	Z, r1
 ae6:	2f 5f       	subi	r18, 0xFF	; 255
 ae8:	3f 4f       	sbci	r19, 0xFF	; 255
{
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
	for( Index = 0; Index < Length; Index++ )
 aea:	26 17       	cp	r18, r22
 aec:	37 07       	cpc	r19, r23
 aee:	61 f7       	brne	.-40     	; 0xac8 <__vector_6+0x1b2>

        // Begin CD Backoff state
      lnBitCount = 0 ;
 af0:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;      
 af4:	81 e0       	ldi	r24, 0x01	; 1
 af6:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <lnState>
    }
  }

    // Note we may have got here from a failed TX cycle, if so BitCount will be 0
  if( lnState == LN_ST_TX_COLLISION )
 afa:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnState>
 afe:	82 30       	cpi	r24, 0x02	; 2
 b00:	c9 f4       	brne	.+50     	; 0xb34 <__vector_6+0x21e>
  {
    if( lnBitCount == 0 )
 b02:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnBitCount>
 b06:	81 11       	cpse	r24, r1
 b08:	02 c0       	rjmp	.+4      	; 0xb0e <__vector_6+0x1f8>
    {
        // Pull the TX Line low to indicate Collision
      LN_SW_UART_SET_TX_LOW
 b0a:	94 9a       	sbi	0x12, 4	; 18
 b0c:	13 c0       	rjmp	.+38     	; 0xb34 <__vector_6+0x21e>
#ifdef COLLISION_MONITOR
      cbi( COLLISION_MONITOR_PORT,COLLISION_MONITOR_BIT ) ;
#endif
    }
    else if( lnBitCount >= LN_COLLISION_TICKS )
 b0e:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnBitCount>
 b12:	8f 30       	cpi	r24, 0x0F	; 15
 b14:	78 f0       	brcs	.+30     	; 0xb34 <__vector_6+0x21e>
    {
        // Release the TX Line
      LN_SW_UART_SET_TX_HIGH
 b16:	94 98       	cbi	0x12, 4	; 18
#ifdef COLLISION_MONITOR
      sbi( COLLISION_MONITOR_PORT,COLLISION_MONITOR_BIT ) ;
#endif

      lnBitCount = 0 ;
 b18:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;
 b1c:	81 e0       	ldi	r24, 0x01	; 1
 b1e:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <lnState>

      lnRxBuffer->Stats.Collisions++ ;
 b22:	e0 91 a3 01 	lds	r30, 0x01A3	; 0x8001a3 <lnRxBuffer>
 b26:	f0 91 a4 01 	lds	r31, 0x01A4	; 0x8001a4 <lnRxBuffer+0x1>
 b2a:	e5 57       	subi	r30, 0x75	; 117
 b2c:	ff 4f       	sbci	r31, 0xFF	; 255
 b2e:	80 81       	ld	r24, Z
 b30:	8f 5f       	subi	r24, 0xFF	; 255
 b32:	80 83       	st	Z, r24
    }
  }

  if( lnState == LN_ST_CD_BACKOFF )
 b34:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnState>
 b38:	81 30       	cpi	r24, 0x01	; 1
 b3a:	a1 f4       	brne	.+40     	; 0xb64 <__vector_6+0x24e>
  {
    if( lnBitCount == 0 )
 b3c:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnBitCount>
 b40:	81 11       	cpse	r24, r1
 b42:	07 c0       	rjmp	.+14     	; 0xb52 <__vector_6+0x23c>
    {
        // Even though we are waiting, other nodes may try and transmit early
        // so Clear the Start Bit Interrupt Status Flag and Enable ready to 
        // detect the next Start Bit
      sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
 b44:	88 b7       	in	r24, 0x38	; 56
 b46:	80 62       	ori	r24, 0x20	; 32
 b48:	88 bf       	out	0x38, r24	; 56
      sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 b4a:	89 b7       	in	r24, 0x39	; 57
 b4c:	80 62       	ori	r24, 0x20	; 32
 b4e:	89 bf       	out	0x39, r24	; 57
 b50:	09 c0       	rjmp	.+18     	; 0xb64 <__vector_6+0x24e>
    }
    else if( lnBitCount >= LN_BACKOFF_MAX )
 b52:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnBitCount>
 b56:	88 33       	cpi	r24, 0x38	; 56
 b58:	28 f0       	brcs	.+10     	; 0xb64 <__vector_6+0x24e>
    { // declare network to free after maximum backoff delay
      lnState = LN_ST_IDLE ;
 b5a:	10 92 a5 01 	sts	0x01A5, r1	; 0x8001a5 <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
 b5e:	89 b7       	in	r24, 0x39	; 57
 b60:	8f 7e       	andi	r24, 0xEF	; 239
 b62:	89 bf       	out	0x39, r24	; 57
    }
  }
}
 b64:	ff 91       	pop	r31
 b66:	ef 91       	pop	r30
 b68:	df 91       	pop	r29
 b6a:	cf 91       	pop	r28
 b6c:	bf 91       	pop	r27
 b6e:	af 91       	pop	r26
 b70:	9f 91       	pop	r25
 b72:	8f 91       	pop	r24
 b74:	7f 91       	pop	r23
 b76:	6f 91       	pop	r22
 b78:	5f 91       	pop	r21
 b7a:	4f 91       	pop	r20
 b7c:	3f 91       	pop	r19
 b7e:	2f 91       	pop	r18
 b80:	1f 91       	pop	r17
 b82:	0f 91       	pop	r16
 b84:	0f 90       	pop	r0
 b86:	0f be       	out	0x3f, r0	; 63
 b88:	0f 90       	pop	r0
 b8a:	1f 90       	pop	r1
 b8c:	18 95       	reti

00000b8e <initLocoNetHardware>:
  sbi(TX_MEASUREMENT_DDR, TX_MEASUREMENT_PIN);
  cbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif

	
	lnRxBuffer = RxBuffer ;
 b8e:	90 93 a4 01 	sts	0x01A4, r25	; 0x8001a4 <lnRxBuffer+0x1>
 b92:	80 93 a3 01 	sts	0x01A3, r24	; 0x8001a3 <lnRxBuffer>

    // Set the TX line to Inactive
  LN_SW_UART_SET_TX_HIGH
 b96:	94 98       	cbi	0x12, 4	; 18
  sbi( LN_TX_DDR, LN_TX_BIT ) ;
 b98:	8c 9a       	sbi	0x11, 4	; 17
	ACSR |= (1<<ACBG)|(1<<ACO)|(1<<ACIC);	// turn on comparitor, bandgap, output, input capture
	ADMUX |= (1<<REFS0)|(1<<REFS1)|1;		//choose internal 2.56V source and Chl 1
	TCCR1B = (TCCR1B & 0xF8) | (1<<ICES1) | LN_TMR_PRESCALER ;    		// Set Rising Edge and Timer Clock Source 
#elif (defined wBOARD_FREDI || defined LN_SW_USE_AC_AS_IN_FREDI)
	// Enable Analog Comparator to Trigger the Input Capture unit
	ACSR = (1<<ACI) | (1<<ACIS1) | (1<<ACIS0) | (1<<ACIC) ;
 b9a:	87 e1       	ldi	r24, 0x17	; 23
 b9c:	88 b9       	out	0x08, r24	; 8
    ACSR = 1<<ACD ;
  #endif
//	TCCR1B |= (1<<ICNC1) ;    		// Enable Noise Canceller 
#endif

  lnState = LN_ST_IDLE ;
 b9e:	10 92 a5 01 	sts	0x01A5, r1	; 0x8001a5 <lnState>

    //Clear StartBit Interrupt flag
  sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
 ba2:	88 b7       	in	r24, 0x38	; 56
 ba4:	80 62       	ori	r24, 0x20	; 32
 ba6:	88 bf       	out	0x38, r24	; 56

    //Enable StartBit Interrupt
  sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 ba8:	89 b7       	in	r24, 0x39	; 57
 baa:	80 62       	ori	r24, 0x20	; 32
 bac:	89 bf       	out	0x39, r24	; 57

    // Set Timer Clock Source 
  LN_TMR_CONTROL_REG = (LN_TMR_CONTROL_REG & 0xF8) | LN_TMR_PRESCALER ;
 bae:	8e b5       	in	r24, 0x2e	; 46
 bb0:	88 7f       	andi	r24, 0xF8	; 248
 bb2:	81 60       	ori	r24, 0x01	; 1
 bb4:	8e bd       	out	0x2e, r24	; 46
 bb6:	08 95       	ret

00000bb8 <sendLocoNetPacketTry>:
}


LN_STATUS sendLocoNetPacketTry(lnMsg *TxData, unsigned char ucPrioDelay)
{
 bb8:	1f 93       	push	r17
 bba:	cf 93       	push	r28
 bbc:	df 93       	push	r29
 bbe:	ec 01       	movw	r28, r24
 bc0:	16 2f       	mov	r17, r22
  byte  CheckSum ;
  byte  CheckLength ;

  lnTxLength = getLnMsgSize( TxData ) ;
 bc2:	61 d1       	rcall	.+706    	; 0xe86 <getLnMsgSize>
 bc4:	80 93 9f 01 	sts	0x019F, r24	; 0x80019f <lnTxLength>

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
 bc8:	80 91 9f 01 	lds	r24, 0x019F	; 0x80019f <lnTxLength>
 bcc:	81 50       	subi	r24, 0x01	; 1
  CheckSum = 0xFF ;

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
 bce:	10 92 9e 01 	sts	0x019E, r1	; 0x80019e <lnTxIndex>
 bd2:	90 91 9e 01 	lds	r25, 0x019E	; 0x80019e <lnTxIndex>
 bd6:	98 17       	cp	r25, r24
 bd8:	90 f4       	brcc	.+36     	; 0xbfe <sendLocoNetPacketTry+0x46>
 bda:	2f ef       	ldi	r18, 0xFF	; 255
      CheckSum ^= TxData->data[ lnTxIndex ] ;
 bdc:	90 91 9e 01 	lds	r25, 0x019E	; 0x80019e <lnTxIndex>
 be0:	fe 01       	movw	r30, r28
 be2:	e9 0f       	add	r30, r25
 be4:	f1 1d       	adc	r31, r1
 be6:	90 81       	ld	r25, Z
 be8:	29 27       	eor	r18, r25

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
  CheckSum = 0xFF ;

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
 bea:	90 91 9e 01 	lds	r25, 0x019E	; 0x80019e <lnTxIndex>
 bee:	9f 5f       	subi	r25, 0xFF	; 255
 bf0:	90 93 9e 01 	sts	0x019E, r25	; 0x80019e <lnTxIndex>
 bf4:	90 91 9e 01 	lds	r25, 0x019E	; 0x80019e <lnTxIndex>
 bf8:	98 17       	cp	r25, r24
 bfa:	80 f3       	brcs	.-32     	; 0xbdc <sendLocoNetPacketTry+0x24>
 bfc:	01 c0       	rjmp	.+2      	; 0xc00 <sendLocoNetPacketTry+0x48>

  lnTxLength = getLnMsgSize( TxData ) ;

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
  CheckSum = 0xFF ;
 bfe:	2f ef       	ldi	r18, 0xFF	; 255

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
      CheckSum ^= TxData->data[ lnTxIndex ] ;
  
  TxData->data[ CheckLength ] = CheckSum ; 
 c00:	fe 01       	movw	r30, r28
 c02:	e8 0f       	add	r30, r24
 c04:	f1 1d       	adc	r31, r1
 c06:	20 83       	st	Z, r18
  // clip maximum prio delay
  if (ucPrioDelay > LN_BACKOFF_MAX)
    ucPrioDelay = LN_BACKOFF_MAX;

  // if priority delay was waited now, declare net as free for this try
  cli();  // disabling interrupt to avoid confusion by ISR changing lnState while we want to do it
 c08:	f8 94       	cli
  if (lnState == LN_ST_CD_BACKOFF)
 c0a:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnState>
 c0e:	81 30       	cpi	r24, 0x01	; 1
 c10:	61 f4       	brne	.+24     	; 0xc2a <sendLocoNetPacketTry+0x72>
  {
    if (lnBitCount >= ucPrioDelay)  // Likely we don't want to wait as long as
 c12:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnBitCount>
 c16:	19 33       	cpi	r17, 0x39	; 57
 c18:	08 f0       	brcs	.+2      	; 0xc1c <sendLocoNetPacketTry+0x64>
 c1a:	18 e3       	ldi	r17, 0x38	; 56
 c1c:	81 17       	cp	r24, r17
 c1e:	28 f0       	brcs	.+10     	; 0xc2a <sendLocoNetPacketTry+0x72>
    {                               // the timer ISR waits its maximum delay.
      lnState = LN_ST_IDLE ;
 c20:	10 92 a5 01 	sts	0x01A5, r1	; 0x8001a5 <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
 c24:	89 b7       	in	r24, 0x39	; 57
 c26:	8f 7e       	andi	r24, 0xEF	; 239
 c28:	89 bf       	out	0x39, r24	; 57
    }
  }
  sei();  // a delayed start bit interrupt will happen now,
 c2a:	78 94       	sei
          // a delayed timer interrupt was stalled

  // If the Network is not Idle, don't start the packet
  if (lnState == LN_ST_CD_BACKOFF)
 c2c:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnState>
 c30:	81 30       	cpi	r24, 0x01	; 1
 c32:	39 f4       	brne	.+14     	; 0xc42 <sendLocoNetPacketTry+0x8a>
  {
    if (lnBitCount < LN_CARRIER_TICKS)   // in carrier detect timer?
 c34:	90 91 a6 01 	lds	r25, 0x01A6	; 0x8001a6 <lnBitCount>
 c38:	94 31       	cpi	r25, 0x14	; 20
 c3a:	08 f0       	brcs	.+2      	; 0xc3e <sendLocoNetPacketTry+0x86>
 c3c:	57 c0       	rjmp	.+174    	; 0xcec <sendLocoNetPacketTry+0x134>
 c3e:	80 e0       	ldi	r24, 0x00	; 0
 c40:	55 c0       	rjmp	.+170    	; 0xcec <sendLocoNetPacketTry+0x134>
      return LN_CD_BACKOFF;
    else
      return LN_PRIO_BACKOFF;
  }

  if( lnState != LN_ST_IDLE )
 c42:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnState>
 c46:	81 11       	cpse	r24, r1
 c48:	4e c0       	rjmp	.+156    	; 0xce6 <sendLocoNetPacketTry+0x12e>
    return LN_NETWORK_BUSY;  // neither idle nor backoff -> busy

  // We need to do this with interrupts off.
  // The last time we check for free net until sending our start bit
  // must be as short as possible, not interrupted.
  cli() ;
 c4a:	f8 94       	cli
  // Before we do anything else - Disable StartBit Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 c4c:	89 b7       	in	r24, 0x39	; 57
 c4e:	8f 7d       	andi	r24, 0xDF	; 223
 c50:	89 bf       	out	0x39, r24	; 57
  if (bit_is_set(LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT))
 c52:	08 b6       	in	r0, 0x38	; 56
 c54:	05 fe       	sbrs	r0, 5
 c56:	06 c0       	rjmp	.+12     	; 0xc64 <sendLocoNetPacketTry+0xac>
  {
    // first we disabled it, than before sending the start bit, we found out
    // that somebody was faster by examining the start bit interrupt request flag
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 c58:	89 b7       	in	r24, 0x39	; 57
 c5a:	80 62       	ori	r24, 0x20	; 32
 c5c:	89 bf       	out	0x39, r24	; 57
    sei() ;  // receive now what our rival is sending
 c5e:	78 94       	sei
    return LN_NETWORK_BUSY;
 c60:	82 e0       	ldi	r24, 0x02	; 2
 c62:	44 c0       	rjmp	.+136    	; 0xcec <sendLocoNetPacketTry+0x134>
  }

  LN_SW_UART_SET_TX_LOW        // Begin the Start Bit
 c64:	94 9a       	sbi	0x12, 4	; 18
  // added adjustment value for bugfix (Olaf Funke)
#ifdef TX_START_MEASUREMENT
	sbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif
	
  lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST;
 c66:	8c b5       	in	r24, 0x2c	; 44
 c68:	9d b5       	in	r25, 0x2d	; 45
 c6a:	88 5a       	subi	r24, 0xA8	; 168
 c6c:	9e 4f       	sbci	r25, 0xFE	; 254
 c6e:	90 93 a2 01 	sts	0x01A2, r25	; 0x8001a2 <lnCompareTarget+0x1>
 c72:	80 93 a1 01 	sts	0x01A1, r24	; 0x8001a1 <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 c76:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <lnCompareTarget>
 c7a:	90 91 a2 01 	lds	r25, 0x01A2	; 0x8001a2 <lnCompareTarget+0x1>
 c7e:	9b bd       	out	0x2b, r25	; 43
 c80:	8a bd       	out	0x2a, r24	; 42

  sei() ;
 c82:	78 94       	sei

  lnTxData = TxData ;
 c84:	d0 93 a8 01 	sts	0x01A8, r29	; 0x8001a8 <lnTxData+0x1>
 c88:	c0 93 a7 01 	sts	0x01A7, r28	; 0x8001a7 <lnTxData>
  lnTxIndex = 0 ;
 c8c:	10 92 9e 01 	sts	0x019E, r1	; 0x80019e <lnTxIndex>
  lnTxSuccess = 0 ;
 c90:	10 92 9d 01 	sts	0x019D, r1	; 0x80019d <lnTxSuccess>

    // Load the first Byte
  lnCurrentByte = TxData->data[ 0 ] ;
 c94:	88 81       	ld	r24, Y
 c96:	80 93 a0 01 	sts	0x01A0, r24	; 0x8001a0 <lnCurrentByte>

    // Set the State to Transmit
  lnState = LN_ST_TX ;                      
 c9a:	83 e0       	ldi	r24, 0x03	; 3
 c9c:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <lnState>

    // Reset the bit counter
  lnBitCount = 0 ;                          
 ca0:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <lnBitCount>

    // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
 ca4:	88 b7       	in	r24, 0x38	; 56
 ca6:	80 61       	ori	r24, 0x10	; 16
 ca8:	88 bf       	out	0x38, r24	; 56
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
 caa:	89 b7       	in	r24, 0x39	; 57
 cac:	80 61       	ori	r24, 0x10	; 16
 cae:	89 bf       	out	0x39, r24	; 57

  // now busy waiting until the interrupts did the rest
  while (lnState == LN_ST_TX) {}
 cb0:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnState>
 cb4:	83 30       	cpi	r24, 0x03	; 3
 cb6:	e1 f3       	breq	.-8      	; 0xcb0 <sendLocoNetPacketTry+0xf8>

  if (lnTxSuccess)
 cb8:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <lnTxSuccess>
 cbc:	88 23       	and	r24, r24
 cbe:	69 f0       	breq	.+26     	; 0xcda <sendLocoNetPacketTry+0x122>
  {
    lnRxBuffer->Stats.TxPackets++ ;
 cc0:	e0 91 a3 01 	lds	r30, 0x01A3	; 0x8001a3 <lnRxBuffer>
 cc4:	f0 91 a4 01 	lds	r31, 0x01A4	; 0x8001a4 <lnRxBuffer+0x1>
 cc8:	e8 57       	subi	r30, 0x78	; 120
 cca:	ff 4f       	sbci	r31, 0xFF	; 255
 ccc:	80 81       	ld	r24, Z
 cce:	91 81       	ldd	r25, Z+1	; 0x01
 cd0:	01 96       	adiw	r24, 0x01	; 1
 cd2:	91 83       	std	Z+1, r25	; 0x01
 cd4:	80 83       	st	Z, r24
    return LN_DONE;
 cd6:	83 e0       	ldi	r24, 0x03	; 3
 cd8:	09 c0       	rjmp	.+18     	; 0xcec <sendLocoNetPacketTry+0x134>
  }

  if (lnState == LN_ST_TX_COLLISION)
 cda:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnState>
 cde:	82 30       	cpi	r24, 0x02	; 2
 ce0:	21 f0       	breq	.+8      	; 0xcea <sendLocoNetPacketTry+0x132>
  {
    return LN_COLLISION;
  }

  return LN_UNKNOWN_ERROR; // everything else is an error
 ce2:	85 e0       	ldi	r24, 0x05	; 5
 ce4:	03 c0       	rjmp	.+6      	; 0xcec <sendLocoNetPacketTry+0x134>
    else
      return LN_PRIO_BACKOFF;
  }

  if( lnState != LN_ST_IDLE )
    return LN_NETWORK_BUSY;  // neither idle nor backoff -> busy
 ce6:	82 e0       	ldi	r24, 0x02	; 2
 ce8:	01 c0       	rjmp	.+2      	; 0xcec <sendLocoNetPacketTry+0x134>
    return LN_DONE;
  }

  if (lnState == LN_ST_TX_COLLISION)
  {
    return LN_COLLISION;
 cea:	84 e0       	ldi	r24, 0x04	; 4
  }

  return LN_UNKNOWN_ERROR; // everything else is an error
}
 cec:	df 91       	pop	r29
 cee:	cf 91       	pop	r28
 cf0:	1f 91       	pop	r17
 cf2:	08 95       	ret

00000cf4 <__vector_9>:
volatile byte SlowTimerTicks = 0 ;
volatile byte FastTimerTicks = 0 ;
volatile word DelayTimerTicks = 0 ;

ISR(TIMER0_OVF_vect)
{
 cf4:	1f 92       	push	r1
 cf6:	0f 92       	push	r0
 cf8:	0f b6       	in	r0, 0x3f	; 63
 cfa:	0f 92       	push	r0
 cfc:	11 24       	eor	r1, r1
 cfe:	8f 93       	push	r24
 d00:	9f 93       	push	r25
  TCNT0 = (byte) TICK_RELOAD ;
 d02:	84 ee       	ldi	r24, 0xE4	; 228
 d04:	82 bf       	out	0x32, r24	; 50

  FastTimerTicks++;
 d06:	80 91 76 00 	lds	r24, 0x0076	; 0x800076 <FastTimerTicks>
 d0a:	8f 5f       	subi	r24, 0xFF	; 255
 d0c:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <FastTimerTicks>

  if( ++SlowTimerAccumulator >= 100 )
 d10:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <SlowTimerAccumulator>
 d14:	8f 5f       	subi	r24, 0xFF	; 255
 d16:	84 36       	cpi	r24, 0x64	; 100
 d18:	18 f4       	brcc	.+6      	; 0xd20 <__vector_9+0x2c>
 d1a:	80 93 78 00 	sts	0x0078, r24	; 0x800078 <SlowTimerAccumulator>
 d1e:	07 c0       	rjmp	.+14     	; 0xd2e <__vector_9+0x3a>
  {
    SlowTimerAccumulator = 0 ;
 d20:	10 92 78 00 	sts	0x0078, r1	; 0x800078 <SlowTimerAccumulator>

    SlowTimerTicks++;
 d24:	80 91 77 00 	lds	r24, 0x0077	; 0x800077 <SlowTimerTicks>
 d28:	8f 5f       	subi	r24, 0xFF	; 255
 d2a:	80 93 77 00 	sts	0x0077, r24	; 0x800077 <SlowTimerTicks>
  }
	
	if( DelayTimerTicks )
 d2e:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <DelayTimerTicks>
 d32:	90 91 75 00 	lds	r25, 0x0075	; 0x800075 <DelayTimerTicks+0x1>
 d36:	89 2b       	or	r24, r25
 d38:	49 f0       	breq	.+18     	; 0xd4c <__vector_9+0x58>
		DelayTimerTicks--;
 d3a:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <DelayTimerTicks>
 d3e:	90 91 75 00 	lds	r25, 0x0075	; 0x800075 <DelayTimerTicks+0x1>
 d42:	01 97       	sbiw	r24, 0x01	; 1
 d44:	90 93 75 00 	sts	0x0075, r25	; 0x800075 <DelayTimerTicks+0x1>
 d48:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <DelayTimerTicks>
}
 d4c:	9f 91       	pop	r25
 d4e:	8f 91       	pop	r24
 d50:	0f 90       	pop	r0
 d52:	0f be       	out	0x3f, r0	; 63
 d54:	0f 90       	pop	r0
 d56:	1f 90       	pop	r1
 d58:	18 95       	reti

00000d5a <initTimer>:
void initTimer()
{
	#if defined (__AVR_ATmega16__)
	
	    // Get the Current Timer1 Count and Add the offset for the Compare target
	  TCNT0 = (byte) TICK_RELOAD ;
 d5a:	84 ee       	ldi	r24, 0xE4	; 228
 d5c:	82 bf       	out	0x32, r24	; 50
	
	    // Clear the Overflow interrupt status bit and enable the overflow interrupt
	  sbi(TIFR, TOV0) ;
 d5e:	88 b7       	in	r24, 0x38	; 56
 d60:	81 60       	ori	r24, 0x01	; 1
 d62:	88 bf       	out	0x38, r24	; 56
	  sbi(TIMSK, TOIE0) ; 
 d64:	89 b7       	in	r24, 0x39	; 57
 d66:	81 60       	ori	r24, 0x01	; 1
 d68:	89 bf       	out	0x39, r24	; 57
	
	    // Set Timer Clock Source 
	  TCCR0 = (TCCR0 & 0xF8) | TIMER_PRESCALER_CODE ;
 d6a:	83 b7       	in	r24, 0x33	; 51
 d6c:	88 7f       	andi	r24, 0xF8	; 248
 d6e:	84 60       	ori	r24, 0x04	; 4
 d70:	83 bf       	out	0x33, r24	; 51
 d72:	08 95       	ret

00000d74 <addTimerAction>:
	#endif	  
	  
}

void addTimerAction( TimerAction *pAction, byte Ticks, byte (*TickAction) (void *UserPointer), void *UserPointer, byte Fast )
{
 d74:	0f 93       	push	r16
 d76:	fc 01       	movw	r30, r24
  byte  StatusReg ;

    // This needs to be done with Interrupts off, save Status reg,
    // disable interrupts and then restore the previous Status reg
    // to enable interrupts again if they were off 
  StatusReg = SREG ;
 d78:	8f b7       	in	r24, 0x3f	; 63
  cli() ;
 d7a:	f8 94       	cli

  if(Fast)
 d7c:	00 23       	and	r16, r16
 d7e:	59 f0       	breq	.+22     	; 0xd96 <addTimerAction+0x22>
  {
    pAction->Next = FastTimerActionList ;
 d80:	a0 91 79 00 	lds	r26, 0x0079	; 0x800079 <FastTimerActionList>
 d84:	b0 91 7a 00 	lds	r27, 0x007A	; 0x80007a <FastTimerActionList+0x1>
 d88:	b6 83       	std	Z+6, r27	; 0x06
 d8a:	a5 83       	std	Z+5, r26	; 0x05
    FastTimerActionList = pAction ;
 d8c:	f0 93 7a 00 	sts	0x007A, r31	; 0x80007a <FastTimerActionList+0x1>
 d90:	e0 93 79 00 	sts	0x0079, r30	; 0x800079 <FastTimerActionList>
 d94:	0a c0       	rjmp	.+20     	; 0xdaa <addTimerAction+0x36>
  }
  else
  {
    pAction->Next = SlowTimerActionList ;
 d96:	a0 91 7b 00 	lds	r26, 0x007B	; 0x80007b <SlowTimerActionList>
 d9a:	b0 91 7c 00 	lds	r27, 0x007C	; 0x80007c <SlowTimerActionList+0x1>
 d9e:	b6 83       	std	Z+6, r27	; 0x06
 da0:	a5 83       	std	Z+5, r26	; 0x05
    SlowTimerActionList = pAction ;
 da2:	f0 93 7c 00 	sts	0x007C, r31	; 0x80007c <SlowTimerActionList+0x1>
 da6:	e0 93 7b 00 	sts	0x007B, r30	; 0x80007b <SlowTimerActionList>
  }

  pAction->Ticks = Ticks ;
 daa:	60 83       	st	Z, r22
  pAction->TickAction = TickAction ;
 dac:	54 83       	std	Z+4, r21	; 0x04
 dae:	43 83       	std	Z+3, r20	; 0x03
  pAction->UserPointer = UserPointer ;
 db0:	32 83       	std	Z+2, r19	; 0x02
 db2:	21 83       	std	Z+1, r18	; 0x01
  
    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;
 db4:	8f bf       	out	0x3f, r24	; 63
}
 db6:	0f 91       	pop	r16
 db8:	08 95       	ret

00000dba <resetTimerAction>:



void resetTimerAction( TimerAction *pAction, byte Ticks )
{
  pAction->Ticks = Ticks ;
 dba:	fc 01       	movw	r30, r24
 dbc:	60 83       	st	Z, r22
 dbe:	08 95       	ret

00000dc0 <delayTimer>:
}

void delayTimer( word delayTicks )
{
	DelayTimerTicks = delayTicks ;
 dc0:	90 93 75 00 	sts	0x0075, r25	; 0x800075 <DelayTimerTicks+0x1>
 dc4:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <DelayTimerTicks>
	
	while( DelayTimerTicks )
 dc8:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <DelayTimerTicks>
 dcc:	90 91 75 00 	lds	r25, 0x0075	; 0x800075 <DelayTimerTicks+0x1>
 dd0:	89 2b       	or	r24, r25
 dd2:	d1 f7       	brne	.-12     	; 0xdc8 <delayTimer+0x8>
		; // Sit and wait for the interrupt handler to decrement the ticks to 0
}
 dd4:	08 95       	ret

00000dd6 <processTimerActions>:

void processTimerActions(void)
{
 dd6:	0f 93       	push	r16
 dd8:	1f 93       	push	r17
 dda:	cf 93       	push	r28
 ddc:	df 93       	push	r29
  byte SlowTicks ;
  
    // This needs to be done with Interrupts off, save Status reg,
    // disable interrupts and then restore the previous Status reg
    // to enable interrupts again if they were off 
  StatusReg = SREG ;
 dde:	8f b7       	in	r24, 0x3f	; 63
  cli() ;
 de0:	f8 94       	cli

  FastTicks = FastTimerTicks ;   
 de2:	00 91 76 00 	lds	r16, 0x0076	; 0x800076 <FastTimerTicks>
  FastTimerTicks = 0 ;
 de6:	10 92 76 00 	sts	0x0076, r1	; 0x800076 <FastTimerTicks>

  SlowTicks = SlowTimerTicks ;   
 dea:	10 91 77 00 	lds	r17, 0x0077	; 0x800077 <SlowTimerTicks>
  SlowTimerTicks = 0 ;
 dee:	10 92 77 00 	sts	0x0077, r1	; 0x800077 <SlowTimerTicks>

    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;
 df2:	8f bf       	out	0x3f, r24	; 63

  if( FastTicks && FastTimerActionList )
 df4:	00 23       	and	r16, r16
 df6:	01 f1       	breq	.+64     	; 0xe38 <processTimerActions+0x62>
 df8:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <FastTimerActionList>
 dfc:	90 91 7a 00 	lds	r25, 0x007A	; 0x80007a <FastTimerActionList+0x1>
 e00:	89 2b       	or	r24, r25
 e02:	d1 f0       	breq	.+52     	; 0xe38 <processTimerActions+0x62>
  {
    while( FastTicks-- )
    {
      pAction = FastTimerActionList ;
 e04:	c0 91 79 00 	lds	r28, 0x0079	; 0x800079 <FastTimerActionList>
 e08:	d0 91 7a 00 	lds	r29, 0x007A	; 0x80007a <FastTimerActionList+0x1>

      while( pAction )
 e0c:	20 97       	sbiw	r28, 0x00	; 0
 e0e:	91 f0       	breq	.+36     	; 0xe34 <processTimerActions+0x5e>
      {
        if( pAction->Ticks )
 e10:	88 81       	ld	r24, Y
 e12:	88 23       	and	r24, r24
 e14:	51 f0       	breq	.+20     	; 0xe2a <processTimerActions+0x54>
        {
           pAction->Ticks--;
 e16:	81 50       	subi	r24, 0x01	; 1
 e18:	88 83       	st	Y, r24
          // If we have gone from > 0 to 0 then set done and possibly reload
          if( !pAction->Ticks )
 e1a:	81 11       	cpse	r24, r1
 e1c:	06 c0       	rjmp	.+12     	; 0xe2a <processTimerActions+0x54>
            pAction->Ticks = (*pAction->TickAction) ( pAction->UserPointer ) ;
 e1e:	eb 81       	ldd	r30, Y+3	; 0x03
 e20:	fc 81       	ldd	r31, Y+4	; 0x04
 e22:	89 81       	ldd	r24, Y+1	; 0x01
 e24:	9a 81       	ldd	r25, Y+2	; 0x02
 e26:	09 95       	icall
 e28:	88 83       	st	Y, r24
        }

        pAction = pAction->Next ;
 e2a:	0d 80       	ldd	r0, Y+5	; 0x05
 e2c:	de 81       	ldd	r29, Y+6	; 0x06
 e2e:	c0 2d       	mov	r28, r0
  {
    while( FastTicks-- )
    {
      pAction = FastTimerActionList ;

      while( pAction )
 e30:	20 97       	sbiw	r28, 0x00	; 0
 e32:	71 f7       	brne	.-36     	; 0xe10 <processTimerActions+0x3a>
 e34:	01 50       	subi	r16, 0x01	; 1
    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;

  if( FastTicks && FastTimerActionList )
  {
    while( FastTicks-- )
 e36:	31 f7       	brne	.-52     	; 0xe04 <processTimerActions+0x2e>
        pAction = pAction->Next ;
      }
    }
  }

  if( SlowTicks && SlowTimerActionList )
 e38:	11 23       	and	r17, r17
 e3a:	01 f1       	breq	.+64     	; 0xe7c <processTimerActions+0xa6>
 e3c:	80 91 7b 00 	lds	r24, 0x007B	; 0x80007b <SlowTimerActionList>
 e40:	90 91 7c 00 	lds	r25, 0x007C	; 0x80007c <SlowTimerActionList+0x1>
 e44:	89 2b       	or	r24, r25
 e46:	d1 f0       	breq	.+52     	; 0xe7c <processTimerActions+0xa6>
  {
    while( SlowTicks-- )
    {
      pAction = SlowTimerActionList ;
 e48:	c0 91 7b 00 	lds	r28, 0x007B	; 0x80007b <SlowTimerActionList>
 e4c:	d0 91 7c 00 	lds	r29, 0x007C	; 0x80007c <SlowTimerActionList+0x1>

      while( pAction )
 e50:	20 97       	sbiw	r28, 0x00	; 0
 e52:	91 f0       	breq	.+36     	; 0xe78 <processTimerActions+0xa2>
      {
        if( pAction->Ticks )
 e54:	88 81       	ld	r24, Y
 e56:	88 23       	and	r24, r24
 e58:	51 f0       	breq	.+20     	; 0xe6e <processTimerActions+0x98>
        {
           pAction->Ticks--;
 e5a:	81 50       	subi	r24, 0x01	; 1
 e5c:	88 83       	st	Y, r24
          // If we have gone from > 0 to 0 then set done and possibly reload
          if( !pAction->Ticks )
 e5e:	81 11       	cpse	r24, r1
 e60:	06 c0       	rjmp	.+12     	; 0xe6e <processTimerActions+0x98>
            pAction->Ticks = (*pAction->TickAction) ( pAction->UserPointer ) ;
 e62:	eb 81       	ldd	r30, Y+3	; 0x03
 e64:	fc 81       	ldd	r31, Y+4	; 0x04
 e66:	89 81       	ldd	r24, Y+1	; 0x01
 e68:	9a 81       	ldd	r25, Y+2	; 0x02
 e6a:	09 95       	icall
 e6c:	88 83       	st	Y, r24
        }

        pAction = pAction->Next ;
 e6e:	0d 80       	ldd	r0, Y+5	; 0x05
 e70:	de 81       	ldd	r29, Y+6	; 0x06
 e72:	c0 2d       	mov	r28, r0
  {
    while( SlowTicks-- )
    {
      pAction = SlowTimerActionList ;

      while( pAction )
 e74:	20 97       	sbiw	r28, 0x00	; 0
 e76:	71 f7       	brne	.-36     	; 0xe54 <processTimerActions+0x7e>
 e78:	11 50       	subi	r17, 0x01	; 1
    }
  }

  if( SlowTicks && SlowTimerActionList )
  {
    while( SlowTicks-- )
 e7a:	31 f7       	brne	.-52     	; 0xe48 <processTimerActions+0x72>

        pAction = pAction->Next ;
      }
    }
  }
}                                                                                                                 
 e7c:	df 91       	pop	r29
 e7e:	cf 91       	pop	r28
 e80:	1f 91       	pop	r17
 e82:	0f 91       	pop	r16
 e84:	08 95       	ret

00000e86 <getLnMsgSize>:
{
	return 0 ;
}

byte getLnMsgSize( volatile lnMsg * Msg )
{
 e86:	fc 01       	movw	r30, r24
	return ( ( Msg->sz.command & (byte)0x60 ) == (byte)0x60 ) ? Msg->sz.mesg_size : ( ( Msg->sz.command & (byte)0x60 ) >> (byte)4 ) + 2 ;
 e88:	90 81       	ld	r25, Z
 e8a:	90 76       	andi	r25, 0x60	; 96
 e8c:	90 36       	cpi	r25, 0x60	; 96
 e8e:	11 f4       	brne	.+4      	; 0xe94 <getLnMsgSize+0xe>
 e90:	81 81       	ldd	r24, Z+1	; 0x01
 e92:	08 95       	ret
 e94:	80 81       	ld	r24, Z
 e96:	80 76       	andi	r24, 0x60	; 96
 e98:	82 95       	swap	r24
 e9a:	8f 70       	andi	r24, 0x0F	; 15
 e9c:	8e 5f       	subi	r24, 0xFE	; 254
}
 e9e:	08 95       	ret

00000ea0 <initLocoNet>:


lnMsg * recvLocoNetPacket( void )
{
	return recvLnMsg(pstLnRxBuffer);
}
 ea0:	90 93 7e 00 	sts	0x007E, r25	; 0x80007e <pstLnRxBuffer+0x1>
 ea4:	80 93 7d 00 	sts	0x007D, r24	; 0x80007d <pstLnRxBuffer>
 ea8:	72 ce       	rjmp	.-796    	; 0xb8e <initLocoNetHardware>
 eaa:	08 95       	ret

00000eac <sendLocoNetPacket>:


#define   LN_TX_RETRIES_MAX  25
// this function should be moved to a hardware independant module
LN_STATUS sendLocoNetPacket( lnMsg *punTxData )
{
 eac:	df 92       	push	r13
 eae:	ef 92       	push	r14
 eb0:	ff 92       	push	r15
 eb2:	0f 93       	push	r16
 eb4:	1f 93       	push	r17
 eb6:	cf 93       	push	r28
 eb8:	df 93       	push	r29
 eba:	8c 01       	movw	r16, r24

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
 ebc:	0f 2e       	mov	r0, r31
 ebe:	f9 e1       	ldi	r31, 0x19	; 25
 ec0:	ef 2e       	mov	r14, r31
 ec2:	f0 2d       	mov	r31, r0
#define   LN_TX_RETRIES_MAX  25
// this function should be moved to a hardware independant module
LN_STATUS sendLocoNetPacket( lnMsg *punTxData )
{
  unsigned char ucTry;
  unsigned char ucPrioDelay = LN_BACKOFF_INITIAL;
 ec4:	ce e2       	ldi	r28, 0x2E	; 46

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
 ec6:	dd 24       	eor	r13, r13
 ec8:	d3 94       	inc	r13
 eca:	f1 2c       	mov	r15, r1
 ecc:	13 c0       	rjmp	.+38     	; 0xef4 <sendLocoNetPacket+0x48>
 ece:	df 2d       	mov	r29, r15

    // wait previous traffic and than prio delay and than try tx
    ucWaitForEnterBackoff = 1;  // don't want to abort do/while loop before
    do                          // we did not see the backoff state once
    {
      enReturn = sendLocoNetPacketTry(punTxData, ucPrioDelay);
 ed0:	6c 2f       	mov	r22, r28
 ed2:	c8 01       	movw	r24, r16
 ed4:	71 de       	rcall	.-798    	; 0xbb8 <sendLocoNetPacketTry>

      if (enReturn == LN_DONE)  // success?
 ed6:	83 30       	cpi	r24, 0x03	; 3
 ed8:	d1 f0       	breq	.+52     	; 0xf0e <sendLocoNetPacket+0x62>
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
 eda:	81 30       	cpi	r24, 0x01	; 1
 edc:	c1 f3       	breq	.-16     	; 0xece <sendLocoNetPacket+0x22>
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
    }
    while ((enReturn == LN_CD_BACKOFF) ||                             // waiting CD backoff
           (enReturn == LN_PRIO_BACKOFF) ||                           // waiting master+prio backoff
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
 ede:	c0 f3       	brcs	.-16     	; 0xed0 <sendLocoNetPacket+0x24>

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
    }
    while ((enReturn == LN_CD_BACKOFF) ||                             // waiting CD backoff
           (enReturn == LN_PRIO_BACKOFF) ||                           // waiting master+prio backoff
 ee0:	82 30       	cpi	r24, 0x02	; 2
 ee2:	11 f4       	brne	.+4      	; 0xee8 <sendLocoNetPacket+0x3c>
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
 ee4:	d1 11       	cpse	r29, r1
 ee6:	f4 cf       	rjmp	.-24     	; 0xed0 <sendLocoNetPacket+0x24>
    // failed -> next try going to higher prio = smaller prio delay
    if (ucPrioDelay > LN_BACKOFF_MIN)
 ee8:	cb 31       	cpi	r28, 0x1B	; 27
 eea:	08 f0       	brcs	.+2      	; 0xeee <sendLocoNetPacket+0x42>
      ucPrioDelay--;
 eec:	c1 50       	subi	r28, 0x01	; 1
 eee:	ea 94       	dec	r14
  unsigned char ucTry;
  unsigned char ucPrioDelay = LN_BACKOFF_INITIAL;
  LN_STATUS enReturn;
  unsigned char ucWaitForEnterBackoff;

  for (ucTry = 0; ucTry < LN_TX_RETRIES_MAX; ucTry++)
 ef0:	ee 20       	and	r14, r14
 ef2:	11 f0       	breq	.+4      	; 0xef8 <sendLocoNetPacket+0x4c>

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
 ef4:	dd 2d       	mov	r29, r13
 ef6:	ec cf       	rjmp	.-40     	; 0xed0 <sendLocoNetPacket+0x24>
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
    // failed -> next try going to higher prio = smaller prio delay
    if (ucPrioDelay > LN_BACKOFF_MIN)
      ucPrioDelay--;
  }
  pstLnRxBuffer->Stats.TxError++ ;
 ef8:	e0 91 7d 00 	lds	r30, 0x007D	; 0x80007d <pstLnRxBuffer>
 efc:	f0 91 7e 00 	lds	r31, 0x007E	; 0x80007e <pstLnRxBuffer+0x1>
 f00:	e6 57       	subi	r30, 0x76	; 118
 f02:	ff 4f       	sbci	r31, 0xFF	; 255
 f04:	80 81       	ld	r24, Z
 f06:	8f 5f       	subi	r24, 0xFF	; 255
 f08:	80 83       	st	Z, r24
  return LN_RETRY_ERROR;
 f0a:	86 e0       	ldi	r24, 0x06	; 6
 f0c:	01 c0       	rjmp	.+2      	; 0xf10 <sendLocoNetPacket+0x64>
    do                          // we did not see the backoff state once
    {
      enReturn = sendLocoNetPacketTry(punTxData, ucPrioDelay);

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;
 f0e:	83 e0       	ldi	r24, 0x03	; 3
    if (ucPrioDelay > LN_BACKOFF_MIN)
      ucPrioDelay--;
  }
  pstLnRxBuffer->Stats.TxError++ ;
  return LN_RETRY_ERROR;
}
 f10:	df 91       	pop	r29
 f12:	cf 91       	pop	r28
 f14:	1f 91       	pop	r17
 f16:	0f 91       	pop	r16
 f18:	ff 90       	pop	r15
 f1a:	ef 90       	pop	r14
 f1c:	df 90       	pop	r13
 f1e:	08 95       	ret

00000f20 <sendLocoNet4BytePacket>:


LN_STATUS sendLocoNet4BytePacket( byte OpCode, byte Data1, byte Data2 )
{
 f20:	cf 93       	push	r28
 f22:	df 93       	push	r29
 f24:	cd b7       	in	r28, 0x3d	; 61
 f26:	de b7       	in	r29, 0x3e	; 62
 f28:	65 97       	sbiw	r28, 0x15	; 21
 f2a:	0f b6       	in	r0, 0x3f	; 63
 f2c:	f8 94       	cli
 f2e:	de bf       	out	0x3e, r29	; 62
 f30:	0f be       	out	0x3f, r0	; 63
 f32:	cd bf       	out	0x3d, r28	; 61
  lnMsg SendPacket ;

  SendPacket.data[ 0 ] = OpCode ;
 f34:	89 83       	std	Y+1, r24	; 0x01
  SendPacket.data[ 1 ] = Data1 ;
 f36:	6a 83       	std	Y+2, r22	; 0x02
  SendPacket.data[ 2 ] = Data2 ;
 f38:	4b 83       	std	Y+3, r20	; 0x03

  return sendLocoNetPacket( &SendPacket ) ;
 f3a:	ce 01       	movw	r24, r28
 f3c:	01 96       	adiw	r24, 0x01	; 1
 f3e:	b6 df       	rcall	.-148    	; 0xeac <sendLocoNetPacket>
}
 f40:	65 96       	adiw	r28, 0x15	; 21
 f42:	0f b6       	in	r0, 0x3f	; 63
 f44:	f8 94       	cli
 f46:	de bf       	out	0x3e, r29	; 62
 f48:	0f be       	out	0x3f, r0	; 63
 f4a:	cd bf       	out	0x3d, r28	; 61
 f4c:	df 91       	pop	r29
 f4e:	cf 91       	pop	r28
 f50:	08 95       	ret

00000f52 <__tablejump2__>:
 f52:	ee 0f       	add	r30, r30
 f54:	ff 1f       	adc	r31, r31
 f56:	05 90       	lpm	r0, Z+
 f58:	f4 91       	lpm	r31, Z
 f5a:	e0 2d       	mov	r30, r0
 f5c:	09 94       	ijmp

00000f5e <eeprom_read_byte>:
 f5e:	e1 99       	sbic	0x1c, 1	; 28
 f60:	fe cf       	rjmp	.-4      	; 0xf5e <eeprom_read_byte>
 f62:	9f bb       	out	0x1f, r25	; 31
 f64:	8e bb       	out	0x1e, r24	; 30
 f66:	e0 9a       	sbi	0x1c, 0	; 28
 f68:	99 27       	eor	r25, r25
 f6a:	8d b3       	in	r24, 0x1d	; 29
 f6c:	08 95       	ret

00000f6e <eeprom_write_byte>:
 f6e:	26 2f       	mov	r18, r22

00000f70 <eeprom_write_r18>:
 f70:	e1 99       	sbic	0x1c, 1	; 28
 f72:	fe cf       	rjmp	.-4      	; 0xf70 <eeprom_write_r18>
 f74:	9f bb       	out	0x1f, r25	; 31
 f76:	8e bb       	out	0x1e, r24	; 30
 f78:	2d bb       	out	0x1d, r18	; 29
 f7a:	0f b6       	in	r0, 0x3f	; 63
 f7c:	f8 94       	cli
 f7e:	e2 9a       	sbi	0x1c, 2	; 28
 f80:	e1 9a       	sbi	0x1c, 1	; 28
 f82:	0f be       	out	0x3f, r0	; 63
 f84:	01 96       	adiw	r24, 0x01	; 1
 f86:	08 95       	ret

00000f88 <_exit>:
 f88:	f8 94       	cli

00000f8a <__stop_program>:
 f8a:	ff cf       	rjmp	.-2      	; 0xf8a <__stop_program>
