<profile>

<section name = "Vitis HLS Report for 'conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3'" level="0">
<item name = "Date">Tue Oct 31 13:45:08 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5493, 5493, 54.930 us, 54.930 us, 5493, 5493, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_138_2_VITIS_LOOP_139_3">5491, 5491, 20, 19, 1, 289, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 389, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 264, -</column>
<column name="Register">-, -, 207, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln138_1_fu_257_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln138_fu_266_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln139_fu_458_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln141_1_fu_389_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln141_2_fu_413_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln141_3_fu_407_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln141_4_fu_306_p2">+, 0, 0, 18, 9, 9</column>
<column name="add_ln141_5_fu_368_p2">+, 0, 0, 18, 9, 9</column>
<column name="add_ln141_fu_379_p2">+, 0, 0, 12, 5, 5</column>
<column name="empty_fu_215_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_mid1278_fu_316_p2">+, 0, 0, 15, 8, 8</column>
<column name="sub_ln141_1_fu_346_p2">-, 0, 0, 26, 19, 19</column>
<column name="sub_ln141_fu_245_p2">-, 0, 0, 26, 19, 19</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln138_fu_251_p2">icmp, 0, 0, 16, 9, 9</column>
<column name="icmp_ln139_fu_272_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="select_ln138_1_fu_286_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln138_2_fu_352_p3">select, 0, 0, 18, 1, 19</column>
<column name="select_ln138_fu_278_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">101, 20, 1, 20</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten280_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_tx_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_ty_1">9, 2, 5, 10</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_177_p0">14, 3, 32, 96</column>
<column name="grp_fu_177_p1">14, 3, 32, 96</column>
<column name="indvar_flatten280_fu_108">9, 2, 9, 18</column>
<column name="tx_fu_100">9, 2, 5, 10</column>
<column name="ty_fu_104">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">19, 0, 19, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="gmem_addr_read_reg_520">32, 0, 32, 0</column>
<column name="gmem_addr_reg_508">64, 0, 64, 0</column>
<column name="icmp_ln138_reg_494">1, 0, 1, 0</column>
<column name="indvar_flatten280_fu_108">9, 0, 9, 0</column>
<column name="output_fm_buffer_0_load_reg_515">32, 0, 32, 0</column>
<column name="reg_181">32, 0, 32, 0</column>
<column name="select_ln138_reg_498">5, 0, 5, 0</column>
<column name="tx_fu_100">5, 0, 5, 0</column>
<column name="ty_fu_104">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, return value</column>
<column name="grp_fu_479_p_din0">out, 32, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, return value</column>
<column name="grp_fu_479_p_din1">out, 32, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, return value</column>
<column name="grp_fu_479_p_opcode">out, 2, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, return value</column>
<column name="grp_fu_479_p_dout0">in, 32, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, return value</column>
<column name="grp_fu_479_p_ce">out, 1, ap_ctrl_hs, conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="select_ln31_1">in, 8, ap_none, select_ln31_1, scalar</column>
<column name="conv3_biases_0_0_val">in, 32, ap_none, conv3_biases_0_0_val, scalar</column>
<column name="ti_cast20">in, 4, ap_none, ti_cast20, scalar</column>
<column name="p_shl1">in, 8, ap_none, p_shl1, scalar</column>
<column name="output_ftmap">in, 64, ap_none, output_ftmap, scalar</column>
<column name="output_fm_buffer_0_address0">out, 9, ap_memory, output_fm_buffer_0, array</column>
<column name="output_fm_buffer_0_ce0">out, 1, ap_memory, output_fm_buffer_0, array</column>
<column name="output_fm_buffer_0_q0">in, 32, ap_memory, output_fm_buffer_0, array</column>
</table>
</item>
</section>
</profile>
