                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
              Version K-2015.06-SP2-1 for linux64 - Sep 09, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# module load syn/syn/2013
# run this file with: dc_shell-xg-t -f dcopt.tcl | tee dcopt.out
# evince /usr/local/packages/SAED32_EDK/lib/stdcell_rvt/doc/SAED32.28nm_Digital_Standard_Cell_Library_b100_01312012.pdf
# or http://esc.inu.ac.kr/~chung/SAED_DOC.pdf
set search_path [list .]
.
set edk_home /soc/vlsi/PDK/SAED32_EDK_01132015/
/soc/vlsi/PDK/SAED32_EDK_01132015/
set io_dir $edk_home/lib/io_std
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std
set pll_dir $edk_home/lib/pll
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll
set stdcell_dir $edk_home/lib/stdcell_hvt
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt
## Setup DB
set io_db_dir $io_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm
set pll_db_dir $pll_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm
set stdcell_db_dir $stdcell_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm
set synthetic_library dw_foundation.sldb
dw_foundation.sldb
set link_library "*  $stdcell_db_dir/saed32hvt_ss0p95v125c.db   $pll_db_dir/saed32pll_ss0p95v125c_2p25v.db  $io_db_dir/saed32io_fc_ss0p95v125c_2p25v.db     $synthetic_library"
*  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db   /soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db     dw_foundation.sldb
set target_library "  $stdcell_db_dir/saed32hvt_ss0p95v125c.db  $pll_db_dir/saed32pll_ss0p95v125c_2p25v.db   $io_db_dir/saed32io_fc_ss0p95v125c_2p25v.db  "
  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db   /soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db  
## Setup DB Done
#aet bitwidth 8
#read_file -f verilog ./sa_2D2s.v
#read_file -f verilog ./top.v 
#read_file -f verilog BUFX0_MB.v
read_file -f ddc ./designs/mult.ddc
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'
Loading db file '/usr/local/packages/synopsys/design_compiler/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/packages/synopsys/design_compiler/libraries/syn/gtech.db'
Loading db file '/usr/local/packages/synopsys/design_compiler/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32io_fc_ss0p95v125c_2p25v'
  Loading link library 'gtech'
Reading ddc file '/home/titan/inayatmz/p2r8/SA_p2r8_bu/8bit3s/designs/mult.ddc'.
Loaded 3 designs.
Current design is 'mb8_top'.
mb8_top mb8_td mb8
read_file -f verilog ./PE.v
Loading verilog file '/home/titan/inayatmz/p2r8/SA_p2r8_bu/8bit3s/PE.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/titan/inayatmz/p2r8/SA_p2r8_bu/8bit3s/PE.v

Inferred memory devices in process
	in routine PE_OS_16_R8 line 33 in file
		'/home/titan/inayatmz/p2r8/SA_p2r8_bu/8bit3s/PE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      S_OUT_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      D_OUT_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      T_OUT_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      Q_OUT_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      N_OUT_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|      Y_OUT_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     TMY_OUT_reg     | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PE_OS_16_R8 line 64 in file
		'/home/titan/inayatmz/p2r8/SA_p2r8_bu/8bit3s/PE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     MAC_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PE_OS_16_R8 line 78 in file
		'/home/titan/inayatmz/p2r8/SA_p2r8_bu/8bit3s/PE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   product_reg_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/titan/inayatmz/p2r8/SA_p2r8_bu/8bit3s/PE_OS_16_R8.db:PE_OS_16_R8'
Loaded 1 design.
Current design is 'PE_OS_16_R8'.
PE_OS_16_R8
#read_file -f verilog ./PE_TOP.v
set reports_dir reports
reports
if { ! [ file exists $reports_dir ] } { 
         file mkdir $reports_dir 
} 
if { ! [ file exists designs] } { 
         file mkdir designs
} 
#set max_opcon saed32rvt_ff0p85v125c
#set_operating_conditions -min ff1p16v125c  -max ss0p95v125c
# I don't know why DC cannot support MCMM correctly, so I put only one corner here for now
#set_operating_conditions -max ss0p95v125c
##
# we want our chip to operate 3Ghz 
##
#set_ungroup objectfalse
#set current_design mb32
#set_optimize_registers
# 100 mhz
# set the constraint for flop-to-flop paths
#set_dont_touch [get_designs mb16]
remove_dont_touch [get_designs mb8]
0
#set_dont_touch [get_designs DFFX1_MB]
set current_design PE_OS_16_R8
PE_OS_16_R8
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
#set_dont_touch [get_cells sbuf*/*]
#set current_design PE_OS_16_R8_TOP
#set_dont_touch [get_cells xreg/*]
#set_dont_touch [get_cells yreg/*]
create_clock CLK -period 0.74
1
# set the constraint for paths starting from primary inputs
set_driving_cell -lib_cell DFFX1_HVT [remove_from_collection [remove_from_collection [all_inputs] CLK] RST]  -pin Q
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.20 -clock CLK [all_inputs]
1
remove_input_delay [get_ports "CLK RST"]
1
# set the constraint for paths starting from primary inputs
set_output_delay 0 -clock CLK [all_outputs]
1
#set_dont_use {saed32hvt_ss0p95v125c/DFFX2_HVT saed32hvt_ss0p95v125c/DFFSSRX2_HVT }
#set_dont_use {saed32hvt_ss0p95v125c/DFFX2_HVT saed32hvt_ss0p95v125c/DFFSSRX2_HVT saed32hvt_ss0p95v125c/DFFSSRX1_HVT}
compile_ultra -gate_clock -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.2 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'PE_OS_16_R8'

  Loading target library 'saed32pll_ss0p95v125c_2p25v'
  Loading target library 'saed32io_fc_ss0p95v125c_2p25v'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32pll_ss0p95v125c_2p25v.db.alib' (placeholder)
Loaded alib file './alib-52/saed32io_fc_ss0p95v125c_2p25v.db.alib' (placeholder)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'PE_OS_16_R8'
Information: In design 'PE_OS_16_R8', the register 'b_mult/CLK_r_REG64_S1' is removed because it is merged to 'b_mult/CLK_r_REG65_S1'. (OPT-1215)
Information: In design 'PE_OS_16_R8', the register 'b_mult/CLK_r_REG58_S1' is removed because it is merged to 'b_mult/CLK_r_REG59_S1'. (OPT-1215)
Information: In design 'PE_OS_16_R8', the register 'b_mult/CLK_r_REG17_S2' is removed because it is merged to 'b_mult/CLK_r_REG16_S2'. (OPT-1215)
Information: In design 'PE_OS_16_R8', the register 'b_mult/CLK_r_REG40_S2' is removed because it is merged to 'b_mult/CLK_r_REG41_S2'. (OPT-1215)
 Implement Synthetic for 'PE_OS_16_R8'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design PE_OS_16_R8_DW01_add_J1_0, since there are no registers. (PWR-806)
Information: Performing clock-gating on design PE_OS_16_R8. (PWR-730)
Information: In design 'PE_OS_16_R8', the register 'b_mult/CLK_r_REG83_S1' is removed because it is merged to 'N_OUT_reg[2]'. (OPT-1215)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'PE_OS_16_R8'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    2415.5      0.28       5.0       0.6                           36858312.0000
    0:00:06    2434.7      0.25       4.8       0.6                           37326920.0000
    0:00:06    2434.7      0.25       4.8       0.6                           37326920.0000
    0:00:07    2434.8      0.25       4.7       0.6                           37490832.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning WLM Backend Optimization
  --------------------------------------
Information: In design 'PE_OS_16_R8', the register 'b_mult/CLK_r_REG26_S2' is removed because it is merged to 'b_mult/CLK_r_REG27_S2'. (OPT-1215)
    0:00:07    2418.3      0.30       5.1       0.6                           36944512.0000
    0:00:07    2419.3      0.30       5.1       0.6                           36880948.0000
    0:00:07    2419.3      0.30       5.1       0.6                           36880948.0000
    0:00:09    2447.4      0.26       4.5       0.6                           37280796.0000
    0:00:09    2447.4      0.26       4.5       0.6                           37280796.0000
    0:00:09    2447.4      0.26       4.5       0.6                           37280796.0000
    0:00:09    2447.4      0.26       4.5       0.6                           37280796.0000
    0:00:10    2447.4      0.26       4.5       0.6                           37280796.0000
    0:00:10    2447.4      0.26       4.5       0.6                           37280796.0000
    0:00:11    2454.0      0.25       4.7       0.6                           37540356.0000
    0:00:11    2454.0      0.25       4.7       0.6                           37540356.0000
    0:00:12    2453.0      0.25       4.7       0.6                           37538688.0000
    0:00:12    2453.0      0.25       4.7       0.6                           37538688.0000
    0:00:12    2453.0      0.25       4.7       0.6                           37538688.0000
    0:00:12    2453.0      0.25       4.7       0.6                           37538688.0000
    0:00:13    2453.0      0.25       4.7       0.6                           37538688.0000
    0:00:13    2453.0      0.25       4.7       0.6                           37538688.0000
    0:00:13    2453.0      0.25       4.7       0.6                           37538688.0000
    0:00:13    2453.0      0.25       4.7       0.6                           37538688.0000
    0:00:14    2453.0      0.25       4.7       0.6                           37538688.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14    2453.0      0.25       4.7       0.6                           37538688.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:14    2458.2      0.25       4.7       0.0                           37673516.0000
    0:00:15    2458.2      0.25       4.7       0.0                           37673516.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15    2458.2      0.25       4.7       0.0                           37673516.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:16    2456.4      0.23       4.5       0.0                           36274532.0000
    0:00:18    2456.4      0.23       4.5       0.0                           36274532.0000
    0:00:18    2456.4      0.23       4.5       0.0                           36274532.0000
    0:00:18    2457.6      0.23       4.4       0.0                           36502764.0000
    0:00:18    2457.6      0.23       4.4       0.0                           36502764.0000
    0:00:19    2457.6      0.23       4.4       0.0                           36502764.0000
    0:00:19    2457.6      0.23       4.4       0.0                           36502764.0000
    0:00:19    2457.6      0.23       4.4       0.0                           36502764.0000
    0:00:19    2457.6      0.23       4.4       0.0                           36502764.0000
    0:00:21    2457.6      0.23       4.4       0.0                           36502764.0000
    0:00:21    2457.6      0.23       4.4       0.0                           36502764.0000
    0:00:22    2458.7      0.23       4.4       0.0                           36552992.0000
    0:00:22    2458.7      0.23       4.4       0.0                           36552992.0000
    0:00:24    2458.7      0.23       4.4       0.0                           36552992.0000
    0:00:24    2458.7      0.23       4.4       0.0                           36552992.0000
    0:00:25    2458.7      0.23       4.4       0.0                           36552992.0000
    0:00:25    2458.7      0.23       4.4       0.0                           36552992.0000
    0:00:26    2458.7      0.23       4.4       0.0                           36552992.0000
    0:00:26    2458.7      0.23       4.4       0.0                           36552992.0000
    0:00:28    2458.7      0.23       4.4       0.0                           36552992.0000
    0:00:28    2458.7      0.23       4.4       0.0                           36552992.0000
    0:00:29    2458.7      0.23       4.4       0.0                           36552992.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:29    2458.7      0.23       4.4       0.0                           36552992.0000
    0:00:29    2453.1      0.23       4.5       0.0                           35867568.0000
    0:00:29    2453.6      0.23       4.5       0.0                           35897408.0000
    0:00:29    2453.6      0.23       4.5       0.0                           35897408.0000
    0:00:29    2454.6      0.23       4.5       0.0                           36012708.0000
    0:00:29    2450.6      0.23       4.4       0.0                           35798360.0000
    0:00:29    2458.4      0.23       4.4       0.0                           35906556.0000
    0:00:29    2458.9      0.23       4.3       0.0                           35971340.0000
    0:00:29    2458.9      0.23       4.3       0.0                           35971340.0000
    0:00:29    2458.1      0.23       4.3       0.0                           35855912.0000
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'saed32pll_ss0p95v125c_2p25v'
  Loading target library 'saed32io_fc_ss0p95v125c_2p25v'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : PE_OS_16_R8
Version: K-2015.06-SP2-1
Date   : Tue Nov 19 14:32:59 2019
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: MAC_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: MAC_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PE_OS_16_R8        8000                  saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  MAC_OUT_reg[1]/CLK (DFFARX1_HVT)         0.00       0.00 r
  MAC_OUT_reg[1]/Q (DFFARX1_HVT)           0.24       0.24 r
  U349/Y (OR2X1_HVT)                       0.08       0.32 r
  U395/Y (NAND4X0_HVT)                     0.07       0.39 f
  U434/Y (AO21X1_HVT)                      0.14       0.53 f
  U337/Y (NAND2X0_HVT)                     0.07       0.60 r
  U378/Y (AO21X1_HVT)                      0.14       0.74 r
  U377/Y (XNOR2X2_HVT)                     0.13       0.87 r
  MAC_OUT_reg[11]/D (DFFARX1_HVT)          0.00       0.87 r
  data arrival time                                   0.87

  clock CLK (rise edge)                    0.74       0.74
  clock network delay (ideal)              0.00       0.74
  MAC_OUT_reg[11]/CLK (DFFARX1_HVT)        0.00       0.74 r
  library setup time                      -0.10       0.64
  data required time                                  0.64
  -----------------------------------------------------------
  data required time                                  0.64
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.23


1
report_area
 
****************************************
Report : area
Design : PE_OS_16_R8
Version: K-2015.06-SP2-1
Date   : Tue Nov 19 14:32:59 2019
****************************************

Library(s) Used:

    saed32hvt_ss0p95v125c (File: /soc/vlsi/PDK/SAED32_EDK_01132015/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)

Number of ports:                           84
Number of nets:                           705
Number of cells:                          630
Number of combinational cells:            472
Number of sequential cells:               158
Number of macros/black boxes:               0
Number of buf/inv:                         56
Number of references:                      39

Combinational area:               1129.161798
Buf/Inv area:                       74.210048
Noncombinational area:             976.675420
Macro/Black Box area:                0.000000
Net Interconnect area:             352.289758

Total cell area:                  2105.837218
Total area:                       2458.126976
1
write_file -f ddc -hier -output designs/PE.ddc
Writing ddc file 'designs/PE.ddc'.
1
write_file -f verilog -hier -output designs/PE.v
Writing verilog file '/home/titan/inayatmz/p2r8/SA_p2r8_bu/8bit3s/designs/PE.v'.
1
# this is another way to set the constraint for primary input-to-output paths. Use this for combinational logic circuits.
# set_max_delay 0.33 -from [all_inputs] -to [all_outputs]
# first compile
#remove_design
dc_shell> quit

Thank you...
