# system info unsaved on 2019.02.05.20:17:32
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1549394193
#
#
# Files generated for unsaved on 2019.02.05.20:17:32
files:
filepath,kind,attributes,module,is_top
simulation/unsaved.vhd,VHDL,,unsaved,true
simulation/submodules/unsaved_hps_0.v,VERILOG,,unsaved_hps_0,false
simulation/submodules/unsaved_mm_interconnect_0.v,VERILOG,,unsaved_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/hps_sdram.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv,SYSTEM_VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/altera_mem_if_hhp_qseq_top.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_AC_ROM.hex,HEX,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_inst_ROM.hex,HEX,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0.sv,SYSTEM_VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_acv_hard_io_pads.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_acv_hard_memphy.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_acv_ldc.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_altdqdqs.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_clock_pair_generator.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_generic_ddio.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_iss_probe.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_phy_csr.sv,SYSTEM_VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_reset.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_p0_reset_sync.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_sdram_pll.sv,SYSTEM_VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_software/sequencer.c,OTHER,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_software/sequencer.h,OTHER,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/hps_software/sequencer_defines.h,OTHER,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_addr_router.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_addr_router_001.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_addr_router_001_default_decode.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_addr_router_default_decode.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_dc_fifo.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_mm_bridge.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_mm_clock_crossing_bridge.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_sc_fifo.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_avalon_st_pipeline_base.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_hhp_apb2avalon_bridge.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_mem_if_simple_avalon_mm_bridge.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_arbitrator.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_arb_adder.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_burst_uncompressor.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_master_agent.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_master_translator.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_slave_agent.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_slave_translator.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_altera_merlin_traffic_limiter.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_cmd_xbar_demux.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_cmd_xbar_demux_001.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_cmd_xbar_mux.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_hhp_decompress_avl_mm_bridge.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_id_router.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_id_router_default_decode.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_reg_file.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_rsp_xbar_demux.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_rsp_xbar_mux.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_scc_hhp_phase_decode.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_scc_hhp_wrapper.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_scc_mgr.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_scc_reg_file.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq/seq_trk_mgr.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq_lib/alt_mem_ddrx_buffer.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq_lib/alt_mem_ddrx_fifo.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/seq_lib/hmctl_synchronizer.v,VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/unsaved_hps_0_fpga_interfaces_h2f_mpu_events.sv,SYSTEM_VERILOG,,unsaved_hps_0_fpga_interfaces,false
simulation/submodules/unsaved_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,unsaved_hps_0_fpga_interfaces,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
unsaved.hps_0,unsaved_hps_0
unsaved.hps_0.fpga_interfaces,unsaved_hps_0_fpga_interfaces
unsaved.hps_0.hps_io,unsaved_hps_0_hps_io
unsaved.mm_interconnect_0,unsaved_mm_interconnect_0
unsaved.mm_interconnect_0.LedControl_0_avalon_slave_translator,altera_merlin_slave_translator
unsaved.mm_interconnect_0.hps_0_h2f_axi_master_agent,altera_merlin_axi_master_ni
unsaved.mm_interconnect_0.LedControl_0_avalon_slave_agent,altera_merlin_slave_agent
unsaved.mm_interconnect_0.LedControl_0_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
unsaved.mm_interconnect_0.LedControl_0_avalon_slave_agent_rdata_fifo,altera_avalon_sc_fifo
unsaved.mm_interconnect_0.router,unsaved_mm_interconnect_0_router
unsaved.mm_interconnect_0.router_001,unsaved_mm_interconnect_0_router
unsaved.mm_interconnect_0.router_002,unsaved_mm_interconnect_0_router_002
unsaved.mm_interconnect_0.LedControl_0_avalon_slave_burst_adapter,altera_merlin_burst_adapter
unsaved.mm_interconnect_0.cmd_demux,unsaved_mm_interconnect_0_cmd_demux
unsaved.mm_interconnect_0.cmd_demux_001,unsaved_mm_interconnect_0_cmd_demux
unsaved.mm_interconnect_0.cmd_mux,unsaved_mm_interconnect_0_cmd_mux
unsaved.mm_interconnect_0.rsp_demux,unsaved_mm_interconnect_0_rsp_demux
unsaved.mm_interconnect_0.rsp_mux,unsaved_mm_interconnect_0_rsp_mux
unsaved.mm_interconnect_0.rsp_mux_001,unsaved_mm_interconnect_0_rsp_mux
unsaved.mm_interconnect_0.LedControl_0_avalon_slave_rsp_width_adapter,altera_merlin_width_adapter
unsaved.mm_interconnect_0.LedControl_0_avalon_slave_cmd_width_adapter,altera_merlin_width_adapter
unsaved.mm_interconnect_0.avalon_st_adapter,unsaved_mm_interconnect_0_avalon_st_adapter
unsaved.rst_controller,altera_reset_controller
unsaved.rst_controller_001,altera_reset_controller
