// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "mt7621_xiaomi_nand_128m.dtsi"

/* override EEPROM size to 0x4da8 for MT7615 */
&eeprom_factory_8000 {
	reg = <0x8000 0x4da8>;
};

&pcie {
	status = "okay";
};

&pcie0 {
	wifi@0,0 {
		compatible = "mediatek,mt76";
		reg = <0x0000 0 0 0 0>;
		nvmem-cells = <&eeprom_factory_8000>;
		nvmem-cell-names = "eeprom";
		ieee80211-freq-limit = <5000000 6000000>;
	};
};

&pcie1 {
	wifi@0,0 {
		compatible = "mediatek,mt76";
		reg = <0x0000 0 0 0 0>;
		nvmem-cells = <&eeprom_factory_0>;
		nvmem-cell-names = "eeprom";
		ieee80211-freq-limit = <2400000 2500000>;
	};
};

&gmac0 {
	nvmem-cells = <&macaddr_factory_e000>;
	nvmem-cell-names = "mac-address";
	phy-mode = "trgmii";
};

&gmac1 {
	status = "okay";
	phy-handle = <&ethphy0>;
	phy-mode = "rgmii";

	nvmem-cells = <&macaddr_factory_e006>;
	nvmem-cell-names = "mac-address";
};

&ethphy0 {
	/delete-property/ interrupts;
};

&switch0 {
	/* must delete compatible property */
	/delete-property/ compatible;
};

&gsw {
	compatible = "mediatek,mt753x";
	status = "okay";

	mediatek,mdio = <&mdio>;
	mediatek,portmap = "wllll";
	mt7530,direct-phy-access;
	resets = <&sysc MT7621_RST_MCM>;
	reset-names = "mcm";
	mediatek,mcm;

	#address-cells = <1>;
	#size-cells = <0>;

	port5: port@5 {
		compatible = "mediatek,mt753x-port";
		reg = <5>;
		phy-mode = "rgmii";
		phy-address = <0x0>;
	};

	port6: port@6 {
		compatible = "mediatek,mt753x-port";
		reg = <6>;
		phy-mode = "trgmii";
		fixed-link {
			speed = <1000>;
			full-duplex;
		};
	};
};

&state_default {
	gpio {
		groups = "uart2", "uart3", "wdt";
		function = "gpio";
	};
};
