Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_2_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_2_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at pd_block_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at vga_output.sv(9): object "VGA_VSYNC" differs only in case from object "vga_vsync" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv Line: 9
Info (10281): Verilog HDL Declaration information at vga_output.sv(5): object "VGA_HSYNC" differs only in case from object "vga_hsync" in the same scope File: D:/QuartusProjects/Development_Kits/DE10_LITE/ML_Inference/pd_block/synthesis/submodules/vga_output.sv Line: 5
