
*** Running vivado
    with args -log AXIS_Data_RAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AXIS_Data_RAM.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source AXIS_Data_RAM.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/FPGA/summerschool/xiangmu/Camera_Demo/Camera_Demo/IP_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP AXIS_Data_RAM, cache-ID = 9856cf28f49c9bb8.
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 17:58:30 2020...
