VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml rams_sp_reg_addr_1024x32_post_synth.blif --sdc_file rams_sp_reg_addr_1024x32_openfpga.sdc --route_chan_width 200 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report rams_sp_reg_addr_1024x32_post_place_timing.rpt --device 104x75 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --place --fix_clusters rams_sp_reg_addr_1024x32_pin_loc.place


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: rams_sp_reg_addr_1024x32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
mode 'dsp[physical]' is defined by user to be disabled in packing
mode 'bram[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.03 seconds (max_rss 10.4 MiB, delta_rss +1.5 MiB)

Timing analysis: ON
Circuit netlist file: rams_sp_reg_addr_1024x32_post_synth.net
Circuit placement file: rams_sp_reg_addr_1024x32_post_synth.place
Circuit routing file: rams_sp_reg_addr_1024x32_post_synth.route
Circuit SDC file: rams_sp_reg_addr_1024x32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'rams_sp_reg_addr_1024x32_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: rams_sp_reg_addr_1024x32_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: clb[0].O[8] unconnected pin in architecture.
Warning 132: clb[0].O[9] unconnected pin in architecture.
Warning 133: clb[0].O[18] unconnected pin in architecture.
Warning 134: clb[0].O[19] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 141: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 142: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.10 seconds (max_rss 17.8 MiB, delta_rss +7.4 MiB)
Circuit file: rams_sp_reg_addr_1024x32_post_synth.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.4 MiB, delta_rss +0.6 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 72
Swept block(s)      : 32
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 145
    .input :      44
    .output:      32
    0-LUT  :       3
    6-LUT  :      32
    TDP36K :       1
    dffsre :      33
  Nets  : 144
    Avg Fanout:     3.1
    Max Fanout:   142.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 590
  Timing Graph Edges: 888
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 37 pins (6.3%), 34 blocks (23.4%)
# Load Timing Constraints

SDC file 'rams_sp_reg_addr_1024x32_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'rams_sp_reg_addr_1024x32_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Warning 143: Netlist connects net $true to both global and non-global pins.
Warning 144: Netlist connects net $true to both global and non-global pins.
Warning 145: Netlist connects net $true to both global and non-global pins.
Warning 146: Netlist connects net $true to both global and non-global pins.
Warning 147: Netlist connects net $true to both global and non-global pins.
Warning 148: Netlist connects net $true to both global and non-global pins.
Warning 149: Netlist connects net $true to both global and non-global pins.
Warning 150: Netlist connects net $true to both global and non-global pins.
Warning 151: Netlist connects net $true to both global and non-global pins.
Warning 152: Netlist connects net $true to both global and non-global pins.
Warning 153: Netlist connects net $true to both global and non-global pins.
Warning 154: Netlist connects net $true to both global and non-global pins.
Warning 155: Netlist connects net $true to both global and non-global pins.
Warning 156: Netlist connects net $true to both global and non-global pins.
Warning 157: Netlist connects net $true to both global and non-global pins.
Warning 158: Netlist connects net $true to both global and non-global pins.
Warning 159: Netlist connects net $true to both global and non-global pins.
Warning 160: Netlist connects net $true to both global and non-global pins.
Warning 161: Netlist connects net $true to both global and non-global pins.
Warning 162: Netlist connects net $true to both global and non-global pins.
Warning 163: Netlist connects net $true to both global and non-global pins.
Warning 164: Netlist connects net $true to both global and non-global pins.
Warning 165: Netlist connects net $true to both global and non-global pins.
Warning 166: Netlist connects net $true to both global and non-global pins.
Warning 167: Netlist connects net $true to both global and non-global pins.
Warning 168: Netlist connects net $true to both global and non-global pins.
Warning 169: Netlist connects net $true to both global and non-global pins.
Warning 170: Netlist connects net $true to both global and non-global pins.
Warning 171: Netlist connects net $true to both global and non-global pins.
Warning 172: Netlist connects net $true to both global and non-global pins.
Warning 173: Netlist connects net $true to both global and non-global pins.
Warning 174: Netlist connects net $true to both global and non-global pins.
Warning 175: Netlist connects net $true to both global and non-global pins.
Warning 176: Netlist connects net $true to both global and non-global pins.
Warning 177: Netlist connects net $true to both global and non-global pins.
Warning 178: Netlist connects net $true to both global and non-global pins.
Warning 179: Netlist connects net $true to both global and non-global pins.
Warning 180: Netlist connects net $true to both global and non-global pins.
Warning 181: Netlist connects net $true to both global and non-global pins.
Warning 182: Netlist connects net $true to both global and non-global pins.
Warning 183: Netlist connects net $true to both global and non-global pins.
Warning 184: Netlist connects net $true to both global and non-global pins.
Warning 185: Netlist connects net $true to both global and non-global pins.
Warning 186: Netlist connects net $true to both global and non-global pins.
Warning 187: Netlist connects net $true to both global and non-global pins.
Warning 188: Netlist connects net $true to both global and non-global pins.
Warning 189: Netlist connects net $true to both global and non-global pins.
Warning 190: Netlist connects net $true to both global and non-global pins.
Warning 191: Netlist connects net $true to both global and non-global pins.
Warning 192: Netlist connects net $true to both global and non-global pins.
Warning 193: Netlist connects net $true to both global and non-global pins.
Warning 194: Netlist connects net $true to both global and non-global pins.
Warning 195: Netlist connects net $true to both global and non-global pins.
Warning 196: Netlist connects net $true to both global and non-global pins.
Warning 197: Netlist connects net $true to both global and non-global pins.
Warning 198: Netlist connects net $true to both global and non-global pins.
Warning 199: Netlist connects net $true to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.06 seconds (max_rss 57.9 MiB, delta_rss +39.2 MiB)
Warning 200: Netlist contains 58 global net to non-global architecture pin connections

Pb types usage...
  io              : 76
   io_output      : 32
    outpad        : 32
   io_input       : 44
    inpad         : 44
  clb             : 5
   fle            : 34
    lut5inter     : 34
     ble5         : 68
      flut5       : 68
       lut5       : 35
        lut       : 35
       ff         : 33
        DFFSRE    : 33
  bram            : 1
   mem_36K        : 1

# Create Device
## Build Device Grid
FPGA sized to 106 x 77: 8162 grid tiles (104x75)

Resource usage...
	Netlist
		76	blocks of type: io
	Architecture
		2080	blocks of type: io_top
		1500	blocks of type: io_right
		2080	blocks of type: io_bottom
		1500	blocks of type: io_left
	Netlist
		5	blocks of type: clb
	Architecture
		5352	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		408	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		204	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.0 MiB, delta_rss +0.0 MiB)
Warning 201: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 200
Y-direction routing channel width is 200
Warning 202: Sized nonsensical R=0 transistor to minimum width
Warning 203: Sized nonsensical R=0 transistor to minimum width
Warning 204: Sized nonsensical R=0 transistor to minimum width
Warning 205: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 20.97 seconds (max_rss 1107.7 MiB, delta_rss +1049.7 MiB)
  RR Graph Nodes: 2343656
  RR Graph Edges: 17276490
# Create Device took 22.51 seconds (max_rss 1107.7 MiB, delta_rss +1049.7 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 103.21 seconds (max_rss 1107.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 206: Found no more sample locations for SOURCE in io_top
Warning 207: Found no more sample locations for OPIN in io_top
Warning 208: Found no more sample locations for SOURCE in io_right
Warning 209: Found no more sample locations for OPIN in io_right
Warning 210: Found no more sample locations for SOURCE in io_bottom
Warning 211: Found no more sample locations for OPIN in io_bottom
Warning 212: Found no more sample locations for SOURCE in io_left
Warning 213: Found no more sample locations for OPIN in io_left
Warning 214: Found no more sample locations for SOURCE in clb
Warning 215: Found no more sample locations for OPIN in clb
Warning 216: Found no more sample locations for SOURCE in dsp
Warning 217: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.22 seconds (max_rss 1107.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 103.43 seconds (max_rss 1107.7 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 12.02 seconds (max_rss 1107.7 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 12.11 seconds (max_rss 1107.7 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Reading rams_sp_reg_addr_1024x32_pin_loc.place.

Successfully read constraints file rams_sp_reg_addr_1024x32_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1107.7 MiB, delta_rss +0.0 MiB)

There are 207 point to point connections in this circuit.


Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 36.3453 td_cost: 2.36172e-07
Initial placement estimated Critical Path Delay (CPD): 10.8847 ns
Initial placement estimated setup Total Negative Slack (sTNS): -574.703 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -10.8847 ns

Initial placement estimated setup slack histogram:
[ -1.1e-08: -9.7e-09)  8 (  5.7%) |*****
[ -9.7e-09: -8.6e-09)  8 (  5.7%) |*****
[ -8.6e-09: -7.4e-09) 16 ( 11.3%) |**********
[ -7.4e-09: -6.2e-09)  0 (  0.0%) |
[ -6.2e-09:   -5e-09)  0 (  0.0%) |
[   -5e-09: -3.9e-09)  0 (  0.0%) |
[ -3.9e-09: -2.7e-09) 78 ( 55.3%) |************************************************
[ -2.7e-09: -1.5e-09) 15 ( 10.6%) |*********
[ -1.5e-09: -3.8e-10)  8 (  5.7%) |*****
[ -3.8e-10:  7.9e-10)  8 (  5.7%) |*****
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 178

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.9e+00   1.482      20.45 1.4998e-07   5.089       -290   -5.089   0.989  0.5427  105.0     1.00       178  0.200
   2    0.0 2.0e+00   2.048      22.36 1.4105e-07   5.761       -261   -5.761   0.927  0.7018  105.0     1.00       356  0.500
   3    0.0 1.8e+00   0.952      25.50 1.5313e-07   8.665       -406   -8.665   0.961  0.2633  105.0     1.00       534  0.900
   4    0.0 8.8e-01   0.598      27.32 1.3309e-07  14.161       -558  -14.161   0.983  0.1887  105.0     1.00       712  0.500
   5    0.0 4.4e-01   0.642      22.57 1.342e-07    9.763       -471   -9.763   0.921  0.2283  105.0     1.00       890  0.500
   6    0.0 4.0e-01   1.291      13.80 6.9435e-08   8.095       -246   -8.095   0.815  0.2681  105.0     1.00      1068  0.900
   7    0.0 3.6e-01   1.086      18.25 1.2454e-07   5.893       -319   -5.893   0.792  0.3351  105.0     1.00      1246  0.900
   8    0.0 3.4e-01   0.773      15.44 7.7122e-08   9.565       -331   -9.565   0.792  0.2806  105.0     1.00      1424  0.950
   9    0.0 3.2e-01   1.488      16.90 1.1375e-07   5.557       -257   -5.557   0.848  0.4959  105.0     1.00      1602  0.950
  10    0.0 2.9e-01   0.856      17.04 1.3332e-07   5.329       -340   -5.329   0.865  0.2524  105.0     1.00      1780  0.900
  11    0.0 2.6e-01   0.624      15.44 8.6846e-08   9.715       -368   -9.715   0.893  0.1709  105.0     1.00      1958  0.900
  12    0.0 2.3e-01   0.860      11.76 8.3866e-08   6.361       -300   -6.361   0.691  0.2610  105.0     1.00      2136  0.900
  13    0.0 2.2e-01   0.975       9.76 5.4623e-08   7.939       -250   -7.939   0.697  0.1446  105.0     1.00      2314  0.950
  14    0.0 2.1e-01   1.087      11.49 8.1047e-08   5.437       -254   -5.437   0.652  0.2398  105.0     1.00      2492  0.950
  15    0.0 2.0e-01   1.140      13.91 9.6237e-08   6.013       -285   -6.013   0.702  0.2392  105.0     1.00      2670  0.950
  16    0.0 1.9e-01   0.926      11.62 8.1029e-08   6.271       -291   -6.271   0.697  0.2676  105.0     1.00      2848  0.950
  17    0.0 1.8e-01   1.202      12.47 9.9614e-08   4.849       -268   -4.849   0.725  0.1216  105.0     1.00      3026  0.950
  18    0.0 1.7e-01   0.888      10.48 8.3655e-08   5.077       -286   -5.077   0.764  0.2045  105.0     1.00      3204  0.950
  19    0.0 1.6e-01   0.752      13.22 1.0064e-07   5.683       -325   -5.683   0.713  0.2079  105.0     1.00      3382  0.950
  20    0.0 1.6e-01   1.043      12.15 9.4891e-08   4.969       -284   -4.969   0.663  0.2618  105.0     1.00      3560  0.950
  21    0.0 1.5e-01   0.991       9.21 5.5263e-08   6.883       -245   -6.883   0.629  0.0966  105.0     1.00      3738  0.950
  22    0.0 1.4e-01   1.009       8.86 6.8923e-08   4.969       -249   -4.969   0.674  0.0815  105.0     1.00      3916  0.950
  23    0.0 1.3e-01   1.085       9.37 7.0934e-08   5.197       -246   -5.197   0.584  0.1538  105.0     1.00      4094  0.950
  24    0.0 1.3e-01   0.907       7.97 6.4547e-08   4.957       -250   -4.957   0.646  0.0190  105.0     1.00      4272  0.950
  25    0.0 1.2e-01   1.260      10.44 8.0076e-08   5.077       -241   -5.077   0.663  0.1562  105.0     1.00      4450  0.950
  26    0.0 1.1e-01   1.134      12.34 9.1892e-08   5.335       -267   -5.335   0.624  0.2294  105.0     1.00      4628  0.950
  27    0.0 1.1e-01   0.918      10.97 8.9585e-08   5.197       -289   -5.197   0.697  0.1307  105.0     1.00      4806  0.950
  28    0.0 1.0e-01   0.743       8.91 7.4781e-08   5.077       -286   -5.077   0.629  0.1287  105.0     1.00      4984  0.950
  29    0.0 9.8e-02   1.124       8.84 6.9757e-08   4.945       -237   -4.945   0.657  0.1156  105.0     1.00      5162  0.950
  30    0.0 9.3e-02   0.818       9.13 7.6573e-08   5.197       -276   -5.197   0.652  0.0883  105.0     1.00      5340  0.950
  31    0.0 8.9e-02   0.880       8.60 6.5675e-08   5.329       -255   -5.329   0.590  0.0998  105.0     1.00      5518  0.950
  32    0.0 8.4e-02   0.722       8.60 7.3454e-08   4.981       -288   -4.981   0.590  0.0633  105.0     1.00      5696  0.950
  33    0.0 8.0e-02   1.002       8.34 6.7939e-08   4.861       -246   -4.861   0.624  0.0219  105.0     1.00      5874  0.950
  34    0.0 7.6e-02   1.027       8.87 6.7e-08      5.185       -247   -5.185   0.612  0.1011  105.0     1.00      6052  0.950
  35    0.0 7.2e-02   0.729       8.87 5.9347e-08   6.889       -274   -6.889   0.596  0.0938  105.0     1.00      6230  0.950
  36    0.0 6.9e-02   1.066       8.16 6.6031e-08   4.975       -238   -4.975   0.539  0.0440  105.0     1.00      6408  0.950
  37    0.0 6.5e-02   1.019       8.09 6.3988e-08   4.969       -238   -4.969   0.590  0.0524  105.0     1.00      6586  0.950
  38    0.0 6.2e-02   1.012       8.04 6.229e-08    5.077       -238   -5.077   0.607  0.0322  105.0     1.00      6764  0.950
  39    0.0 5.9e-02   1.010       7.88 6.2274e-08   4.957       -236   -4.957   0.635  0.0258  105.0     1.00      6942  0.950
  40    0.0 5.6e-02   1.013       7.91 6.193e-08    5.089       -240   -5.089   0.607  0.0223  105.0     1.00      7120  0.950
  41    0.0 5.3e-02   1.011       8.25 6.0845e-08   5.197       -235   -5.197   0.590  0.0461  105.0     1.00      7298  0.950
  42    0.0 5.0e-02   0.979       7.82 6.2477e-08   4.969       -237   -4.969   0.607  0.0199  105.0     1.00      7476  0.950
  43    0.0 4.8e-02   0.989       7.85 6.3365e-08   4.867       -234   -4.867   0.567  0.0160  105.0     1.00      7654  0.950
  44    0.0 4.5e-02   1.000       7.85 6.0796e-08   5.089       -237   -5.089   0.635  0.0192  105.0     1.00      7832  0.950
  45    0.0 4.3e-02   1.004       7.83 6.3825e-08   4.759       -233   -4.759   0.573  0.0196  105.0     1.00      8010  0.950
  46    0.0 4.1e-02   1.005       7.81 6.3228e-08   4.859       -237   -4.859   0.579  0.0131  105.0     1.00      8188  0.950
  47    0.0 3.9e-02   0.982       7.89 6.1614e-08   5.077       -241   -5.077   0.596  0.0181  105.0     1.00      8366  0.950
  48    0.0 3.7e-02   1.001       7.93 6.2013e-08   4.981       -235   -4.981   0.612  0.0285  105.0     1.00      8544  0.950
  49    0.0 3.5e-02   0.975       7.84 5.9445e-08   5.335       -242   -5.335   0.534  0.0174  105.0     1.00      8722  0.950
  50    0.0 3.3e-02   1.023       7.93 5.9753e-08   5.185       -233   -5.185   0.528  0.0205  105.0     1.00      8900  0.950
  51    0.0 3.2e-02   1.003       7.86 6.0209e-08   5.185       -235   -5.185   0.635  0.0177  105.0     1.00      9078  0.950
  52    0.0 3.0e-02   1.081       8.25 6.8633e-08   5.077       -238   -5.077   0.601  0.0220  105.0     1.00      9256  0.950
  53    0.0 2.9e-02   0.973       8.17 6.5236e-08   5.533       -249   -5.533   0.691  0.0112  105.0     1.00      9434  0.950
  54    0.0 2.7e-02   0.980       8.29 6.7973e-08   5.227       -249   -5.227   0.736  0.0183  105.0     1.00      9612  0.950
  55    0.0 2.6e-02   0.955       7.87 6.1866e-08   5.119       -243   -5.119   0.708  0.0148  105.0     1.00      9790  0.950
  56    0.0 2.5e-02   0.980       7.89 6.2226e-08   4.969       -238   -4.969   0.691  0.0227  105.0     1.00      9968  0.950
  57    0.0 2.3e-02   0.924       7.86 5.4224e-08   6.139       -242   -6.139   0.725  0.0149  105.0     1.00     10146  0.950
  58    0.0 2.2e-02   1.015       7.83 6.1223e-08   5.089       -236   -5.089   0.697  0.0137  105.0     1.00     10324  0.950
  59    0.0 2.1e-02   0.993       7.76 6.183e-08    4.945       -234   -4.945   0.669  0.0157  105.0     1.00     10502  0.950
  60    0.0 2.0e-02   0.987       7.82 6.0499e-08   5.089       -238   -5.089   0.579  0.0140  105.0     1.00     10680  0.950
  61    0.0 1.9e-02   0.998       7.84 5.9651e-08   5.305       -240   -5.305   0.607  0.0183  105.0     1.00     10858  0.950
  62    0.0 1.8e-02   1.013       7.83 6.0503e-08   5.185       -237   -5.185   0.657  0.0143  105.0     1.00     11036  0.950
  63    0.0 1.7e-02   1.006       7.78 6.2062e-08   4.945       -238   -4.945   0.573  0.0152  105.0     1.00     11214  0.950
  64    0.0 1.6e-02   1.009       7.75 6.2053e-08   4.969       -239   -4.969   0.551  0.0140  105.0     1.00     11392  0.950
  65    0.0 1.5e-02   0.991       7.78 5.9315e-08   5.197       -238   -5.197   0.590  0.0135  105.0     1.00     11570  0.950
  66    0.0 1.5e-02   1.002       7.79 6.1272e-08   4.987       -238   -4.987   0.551  0.0115  105.0     1.00     11748  0.950
  67    0.0 1.4e-02   1.010       7.78 6.1187e-08   4.975       -235   -4.975   0.629  0.0136  105.0     1.00     11926  0.950
  68    0.0 1.3e-02   1.001       7.74 6.2682e-08   4.837       -236   -4.837   0.556  0.0097  105.0     1.00     12104  0.950
  69    0.0 1.3e-02   1.005       7.76 6.1695e-08   4.969       -237   -4.969   0.545  0.0119  105.0     1.00     12282  0.950
  70    0.0 1.2e-02   1.001       7.69 6.2702e-08   4.837       -236   -4.837   0.483  0.0098  105.0     1.00     12460  0.950
  71    0.0 1.1e-02   1.008       7.83 6.0999e-08   4.969       -234   -4.969   0.562  0.0137  105.0     1.00     12638  0.950
  72    0.0 1.1e-02   1.006       7.75 6.0842e-08   5.077       -237   -5.077   0.596  0.0108  105.0     1.00     12816  0.950
  73    0.0 1.0e-02   0.971       7.75 6.3729e-08   4.747       -235   -4.747   0.584  0.0114  105.0     1.00     12994  0.950
  74    0.0 9.8e-03   1.005       7.83 6.1273e-08   4.969       -236   -4.969   0.528  0.0112  105.0     1.00     13172  0.950
  75    0.0 9.3e-03   0.992       7.69 6.1324e-08   5.089       -239   -5.089   0.522  0.0141  105.0     1.00     13350  0.950
  76    0.0 8.8e-03   1.011       7.69 6.134e-08    4.969       -236   -4.969   0.506  0.0091  105.0     1.00     13528  0.950
  77    0.0 8.4e-03   1.015       7.72 6.2274e-08   4.855       -237   -4.855   0.455  0.0089  105.0     1.00     13706  0.950
  78    0.0 8.0e-03   0.985       7.66 6.1204e-08   4.957       -239   -4.957   0.506  0.0117  105.0     1.00     13884  0.950
  79    0.0 7.6e-03   0.993       7.65 6.1058e-08   4.969       -238   -4.969   0.371  0.0099  105.0     1.00     14062  0.950
  80    0.0 7.2e-03   1.003       7.74 4.9942e-08   4.859       -237   -4.859   0.444  0.0172   97.7     1.49     14240  0.950
  81    0.0 6.8e-03   1.005       7.72 4.9354e-08   4.837       -234   -4.837   0.438  0.0090   98.1     1.46     14418  0.950
  82    0.0 6.5e-03   1.005       7.74 4.974e-08    4.837       -236   -4.837   0.416  0.0106   97.9     1.48     14596  0.950
  83    0.0 6.2e-03   1.007       7.73 4.7263e-08   4.747       -236   -4.747   0.393  0.0066   95.6     1.64     14774  0.950
  84    0.0 5.8e-03   1.003       7.80 4.0467e-08   4.849       -233   -4.849   0.331  0.0162   91.1     1.94     14952  0.950
  85    0.0 5.6e-03   0.954       7.79 2.8564e-08   5.305       -237   -5.305   0.292  0.0121   81.2     2.60     15130  0.950
  86    0.0 5.3e-03   1.019       7.68 2.762e-08    4.705       -231   -4.705   0.258  0.0100   69.2     3.41     15308  0.950
  87    0.0 5.0e-03   0.976       7.70 2.1708e-08   4.867       -234   -4.867   0.264  0.0109   56.6     4.26     15486  0.950
  88    0.0 4.8e-03   1.010       7.66 2.0667e-08   4.747       -231   -4.747   0.180  0.0042   46.7     4.93     15664  0.950
  89    0.0 4.5e-03   0.990       7.72 1.8874e-08   4.741       -232   -4.741   0.197  0.0072   34.5     5.74     15842  0.950
  90    0.0 4.3e-03   0.999       7.72 1.7907e-08   4.741       -233   -4.741   0.185  0.0082   26.1     6.31     16020  0.950
  91    0.0 4.1e-03   1.000       7.77 1.6865e-08   4.705       -231   -4.705   0.118  0.0051   19.5     6.76     16198  0.950
  92    0.0 3.9e-03   0.989       7.67 1.7021e-08   4.741       -233   -4.741   0.174  0.0046   13.2     7.18     16376  0.950
  93    0.0 3.7e-03   1.001       7.59 1.7446e-08   4.705       -232   -4.705   0.225  0.0027    9.7     7.42     16554  0.950
  94    0.0 3.5e-03   0.989       7.68 1.5573e-08   4.741       -231   -4.741   0.157  0.0052    7.6     7.56     16732  0.950
  95    0.0 3.3e-03   0.989       7.83 1.5906e-08   4.705       -232   -4.705   0.169  0.0096    5.5     7.70     16910  0.950
  96    0.0 3.2e-03   1.002       7.94 1.405e-08    4.729       -230   -4.729   0.157  0.0063    4.0     7.80     17088  0.950
  97    0.0 3.0e-03   1.011       7.78 1.546e-08    4.705       -230   -4.705   0.236  0.0058    2.9     7.88     17266  0.950
  98    0.0 2.9e-03   0.997       7.83 1.5384e-08   4.705       -231   -4.705   0.275  0.0030    2.3     7.91     17444  0.950
  99    0.0 2.7e-03   0.999       7.76 1.494e-08    4.729       -231   -4.729   0.365  0.0046    1.9     7.94     17622  0.950
 100    0.0 2.6e-03   1.004       7.74 1.6577e-08   4.621       -230   -4.621   0.292  0.0057    1.8     7.95     17800  0.950
 101    0.0 2.4e-03   1.002       7.59 1.6364e-08   4.705       -232   -4.705   0.275  0.0029    1.5     7.97     17978  0.950
 102    0.0 2.3e-03   1.001       7.58 1.6739e-08   4.705       -232   -4.705   0.270  0.0068    1.2     7.98     18156  0.950
 103    0.0 2.2e-03   1.006       7.67 1.5765e-08   4.705       -231   -4.705   0.309  0.0043    1.0     8.00     18334  0.950
 104    0.0 2.1e-03   0.992       7.81 1.5041e-08   4.705       -231   -4.705   0.315  0.0041    1.0     8.00     18512  0.950
 105    0.0 2.0e-03   0.995       7.77 1.5112e-08   4.705       -231   -4.705   0.270  0.0058    1.0     8.00     18690  0.950
 106    0.0 1.9e-03   1.009       7.71 1.4662e-08   4.729       -230   -4.729   0.236  0.0082    1.0     8.00     18868  0.950
 107    0.0 1.8e-03   0.998       7.77 1.527e-08    4.705       -231   -4.705   0.281  0.0073    1.0     8.00     19046  0.950
 108    0.0 1.7e-03   0.996       7.86 1.5984e-08   4.619       -230   -4.619   0.303  0.0081    1.0     8.00     19224  0.950
 109    0.0 1.6e-03   0.993       7.90 1.3845e-08   4.729       -230   -4.729   0.247  0.0036    1.0     8.00     19402  0.950
 110    0.0 1.5e-03   0.989       7.92 1.524e-08    4.639       -230   -4.639   0.180  0.0038    1.0     8.00     19580  0.950
 111    0.0 1.5e-03   1.005       7.89 1.3933e-08   4.705       -229   -4.705   0.270  0.0040    1.0     8.00     19758  0.950
 112    0.0 1.4e-03   1.000       7.83 1.6353e-08   4.621       -231   -4.621   0.236  0.0021    1.0     8.00     19936  0.950
 113    0.0 1.3e-03   0.998       7.83 1.6401e-08   4.627       -231   -4.627   0.191  0.0031    1.0     8.00     20114  0.950
 114    0.0 1.3e-03   0.988       7.92 1.3752e-08   4.741       -230   -4.741   0.213  0.0075    1.0     8.00     20292  0.950
 115    0.0 1.2e-03   0.992       7.95 1.524e-08    4.627       -230   -4.627   0.163  0.0034    1.0     8.00     20470  0.950
 116    0.0 1.1e-03   1.002       7.96 1.5155e-08   4.597       -229   -4.597   0.169  0.0035    1.0     8.00     20648  0.950
 117    0.0 1.1e-03   0.988       8.02 1.3091e-08   4.705       -229   -4.705   0.208  0.0093    1.0     8.00     20826  0.950
 118    0.0 1.0e-03   0.970       7.83 1.3203e-08   4.609       -241   -4.609   0.163  0.0085    1.0     8.00     21004  0.950
 119    0.0 9.7e-04   0.994       7.92 1.4264e-08   4.489       -240   -4.489   0.174  0.0043    1.0     8.00     21182  0.950
 120    0.0 9.2e-04   1.000       7.96 1.3185e-08   4.513       -239   -4.513   0.140  0.0007    1.0     8.00     21360  0.950
 121    0.0 7.4e-04   1.000       7.97 1.316e-08    4.513       -239   -4.513   0.146  0.0004    1.0     8.00     21538  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=7.96112, TD costs=1.3448e-08, CPD=  4.489 (ns) 
 122    0.0 5.9e-04   1.000       7.96 1.3453e-08   4.489       -239   -4.489   0.118  0.0004    1.0     8.00     21716  0.800
 123    0.0 4.7e-04   1.000       7.95 1.3468e-08   4.489       -239   -4.489   0.112  0.0005    1.0     8.00     21894  0.800
 124    0.0 3.8e-04   1.000       7.95 1.3199e-08   4.513       -239   -4.513   0.096  0.0003    1.0     8.00     22072  0.800
 125    0.0 3.0e-04   0.998       7.94 1.3178e-08   4.513       -239   -4.513   0.045  0.0003    1.0     8.00     22250  0.800
 126    0.0 2.4e-04   0.999       7.94 1.3464e-08   4.489       -239   -4.489   0.062  0.0003    1.0     8.00     22428  0.800
 127    0.0 1.9e-04   1.000       7.96 1.3155e-08   4.513       -239   -4.513   0.006  0.0000    1.0     8.00     22606  0.800
 128    0.0 1.5e-04   0.999       7.93 1.3479e-08   4.489       -239   -4.489   0.051  0.0002    1.0     8.00     22784  0.800
 129    0.0 1.2e-04   1.000       7.96 1.3155e-08   4.513       -239   -4.513   0.006  0.0000    1.0     8.00     22962  0.800
 130    0.0 9.9e-05   0.999       7.91 1.3509e-08   4.489       -239   -4.489   0.006  0.0000    1.0     8.00     23140  0.800
 131    0.0 7.9e-05   1.000       7.96 1.3155e-08   4.513       -239   -4.513   0.006  0.0000    1.0     8.00     23318  0.800
 132    0.0 6.3e-05   0.999       7.91 1.3509e-08   4.489       -239   -4.489   0.006  0.0000    1.0     8.00     23496  0.800
 133    0.0 5.1e-05   1.000       7.96 1.3155e-08   4.513       -239   -4.513   0.006  0.0000    1.0     8.00     23674  0.800
 134    0.0 0.0e+00   0.999       7.91 1.3509e-08   4.489       -239   -4.489   0.006  0.0000    1.0     8.00     23852  0.800
## Placement Quench took 0.00 seconds (max_rss 1107.7 MiB)
post-quench CPD = 4.51274 (ns) 

Checkpoint restored

Completed placement consistency check successfully.

Swaps called: 23934

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 4.48874 ns, Fmax: 222.78 MHz
Placement estimated setup Worst Negative Slack (sWNS): -4.48874 ns
Placement estimated setup Total Negative Slack (sTNS): -238.757 ns

Placement estimated setup slack histogram:
[ -4.5e-09: -3.9e-09) 32 ( 22.7%) |****************************************
[ -3.9e-09: -3.4e-09)  0 (  0.0%) |
[ -3.4e-09: -2.8e-09)  0 (  0.0%) |
[ -2.8e-09: -2.3e-09)  0 (  0.0%) |
[ -2.3e-09: -1.7e-09) 16 ( 11.3%) |********************
[ -1.7e-09: -1.2e-09) 22 ( 15.6%) |****************************
[ -1.2e-09: -6.2e-10) 38 ( 27.0%) |************************************************
[ -6.2e-10: -6.7e-11)  0 (  0.0%) |
[ -6.7e-11:  4.9e-10) 14 (  9.9%) |******************
[  4.9e-10:    1e-09) 19 ( 13.5%) |************************

Placement estimated geomean non-virtual intra-domain period: 4.48874 ns (222.78 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 4.48874 ns (222.78 MHz)

Placement cost: 1, bb_cost: 7.96112, td_cost: 1.3448e-08, 

Placement resource usage:
  io   implemented as io_left: 76
  clb  implemented as clb    : 5
  bram implemented as bram   : 1

Placement number of temperatures: 134
Placement total # of swap attempts: 23934
	Swaps accepted: 11172 (46.7 %)
	Swaps rejected: 12380 (51.7 %)
	Swaps aborted :   382 ( 1.6 %)


Percentage of different move types:
	Uniform move: 17.79 % (acc=22.33 %, rej=77.67 %, aborted=0.00 %)
	Median move: 27.74 % (acc=56.36 %, rej=42.73 %, aborted=0.90 %)
	W. Centroid move: 29.86 % (acc=45.35 %, rej=50.58 %, aborted=4.07 %)
	Centroid move: 18.91 % (acc=70.07 %, rej=29.84 %, aborted=0.09 %)
	W. Median move: 1.55 % (acc=1.89 %, rej=90.84 %, aborted=7.28 %)
	Crit. Uniform move: 3.47 % (acc=6.99 %, rej=93.01 %, aborted=0.00 %)
	Feasible Region move: 0.68 % (acc=0.62 %, rej=99.38 %, aborted=0.00 %)

Placement Quench timing analysis took 0.000138648 seconds (0.000105347 STA, 3.3301e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.021937 seconds (0.0174092 STA, 0.00452784 slack) (137 full updates: 137 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.21 seconds (max_rss 1107.7 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.021937 seconds (0.0174092 STA, 0.00452784 slack) (137 full updates: 137 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 139.40 seconds (max_rss 1107.7 MiB)
Incr Slack updates 137 in 0.00113023 sec
Full Max Req/Worst Slack updates 81 in 0.000631724 sec
Incr Max Req/Worst Slack updates 56 in 0.000480733 sec
Incr Criticality updates 11 in 0.000119584 sec
Full Criticality updates 126 in 0.00126246 sec
