#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2009.vpi";
S_0x557621878ab0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5576218796c0 .scope module, "eight_bit_alu_tb" "eight_bit_alu_tb" 3 4;
 .timescale -9 -9;
v0x5576218cbd30_0 .var "tb_a8_i", 7 0;
v0x5576218cbdf0_0 .var "tb_b8_i", 7 0;
v0x5576218cbe90_0 .var "tb_f8_i", 3 0;
v0x5576218cbf60_0 .net "tb_y8_o", 7 0, L_0x5576218d2770;  1 drivers
S_0x557621870d50 .scope module, "eight_bit_alu_inst" "eight_bit_alu" 3 13, 4 1 0, S_0x5576218796c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a8_i";
    .port_info 1 /INPUT 8 "b8_i";
    .port_info 2 /INPUT 4 "f8_i";
    .port_info 3 /OUTPUT 8 "y8_o";
P_0x55762182dcd0 .param/l "F0" 0 4 2, C4<00>;
P_0x55762182dd10 .param/l "F1" 0 4 3, C4<01>;
P_0x55762182dd50 .param/l "F2" 0 4 4, C4<10>;
P_0x55762182dd90 .param/l "F3" 0 4 5, C4<11>;
o0x7fe4bb19a4c8 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v0x5576218ca900_0 name=_ivl_59
v0x5576218caa00_0 .net "a8_i", 7 0, v0x5576218cbd30_0;  1 drivers
v0x5576218caae0_0 .net "b8_i", 7 0, v0x5576218cbdf0_0;  1 drivers
v0x5576218caba0_0 .net "carry_bits", 8 0, L_0x5576218d2d30;  1 drivers
v0x5576218cac80_0 .net "f8_i", 3 0, v0x5576218cbe90_0;  1 drivers
v0x5576218caea0_0 .net "y8_o", 7 0, L_0x5576218d2770;  alias, 1 drivers
L_0x5576218cd370 .part v0x5576218cbd30_0, 0, 1;
L_0x5576218cd410 .part v0x5576218cbdf0_0, 0, 1;
L_0x5576218cd500 .part v0x5576218cbe90_0, 3, 1;
L_0x5576218ce050 .part v0x5576218cbd30_0, 1, 1;
L_0x5576218ce0f0 .part v0x5576218cbdf0_0, 1, 1;
L_0x5576218ce190 .part L_0x5576218d2d30, 0, 1;
L_0x5576218ce930 .part v0x5576218cbd30_0, 2, 1;
L_0x5576218ce9d0 .part v0x5576218cbdf0_0, 2, 1;
L_0x5576218ceb50 .part L_0x5576218d2d30, 1, 1;
L_0x5576218cf460 .part v0x5576218cbd30_0, 3, 1;
L_0x5576218cf560 .part v0x5576218cbdf0_0, 3, 1;
L_0x5576218cf600 .part L_0x5576218d2d30, 2, 1;
L_0x5576218cff40 .part v0x5576218cbd30_0, 4, 1;
L_0x5576218cffe0 .part v0x5576218cbdf0_0, 4, 1;
L_0x5576218d0100 .part L_0x5576218d2d30, 3, 1;
L_0x5576218d09a0 .part v0x5576218cbd30_0, 5, 1;
L_0x5576218d0ad0 .part v0x5576218cbdf0_0, 5, 1;
L_0x5576218d0b70 .part L_0x5576218d2d30, 4, 1;
L_0x5576218d1430 .part v0x5576218cbd30_0, 6, 1;
L_0x5576218d15e0 .part v0x5576218cbdf0_0, 6, 1;
L_0x5576218d0c10 .part L_0x5576218d2d30, 5, 1;
L_0x5576218d2400 .part v0x5576218cbd30_0, 7, 1;
L_0x5576218d2560 .part v0x5576218cbdf0_0, 7, 1;
L_0x5576218d2600 .part L_0x5576218d2d30, 6, 1;
LS_0x5576218d2770_0_0 .concat8 [ 1 1 1 1], v0x557621896b80_0, v0x55762189de30_0, v0x5576218a50e0_0, v0x5576218ac390_0;
LS_0x5576218d2770_0_4 .concat8 [ 1 1 1 1], v0x5576218b3640_0, v0x5576218ba910_0, v0x5576218c1ba0_0, v0x5576218c8e30_0;
L_0x5576218d2770 .concat8 [ 4 4 0 0], LS_0x5576218d2770_0_0, LS_0x5576218d2770_0_4;
LS_0x5576218d2d30_0_0 .concat [ 1 1 1 1], v0x557621893580_0, v0x55762189a5b0_0, v0x5576218a1860_0, v0x5576218a8b10_0;
LS_0x5576218d2d30_0_4 .concat [ 1 1 1 1], v0x5576218afdc0_0, v0x5576218b7090_0, v0x5576218be320_0, v0x5576218c55b0_0;
LS_0x5576218d2d30_0_8 .concat [ 1 0 0 0], o0x7fe4bb19a4c8;
L_0x5576218d2d30 .concat [ 4 4 1 0], LS_0x5576218d2d30_0_0, LS_0x5576218d2d30_0_4, LS_0x5576218d2d30_0_8;
S_0x5576218677d0 .scope generate, "genblk1[0]" "genblk1[0]" 4 18, 4 18 0, S_0x557621870d50;
 .timescale 0 0;
P_0x55762185e770 .param/l "i" 1 4 18, +C4<00>;
S_0x5576218683e0 .scope module, "one_bit_alu_inst" "one_bit_alu" 4 19, 5 1 0, S_0x5576218677d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 4 "f_i";
    .port_info 4 /OUTPUT 1 "result_o";
    .port_info 5 /OUTPUT 1 "carry_bit_o";
P_0x557621844820 .param/l "F0" 0 5 2, C4<00>;
P_0x557621844860 .param/l "F1" 0 5 3, C4<01>;
P_0x5576218448a0 .param/l "F2" 0 5 4, C4<10>;
P_0x5576218448e0 .param/l "F3" 0 5 5, C4<11>;
v0x557621897c20_0 .net "a_i", 0 0, L_0x5576218cd370;  1 drivers
v0x557621897cf0_0 .net "adder_o", 0 0, L_0x5576218cd1d0;  1 drivers
v0x557621897de0_0 .net "and_o", 0 0, v0x557621856000_0;  1 drivers
v0x557621897ed0_0 .net "b_i", 0 0, L_0x5576218cd410;  1 drivers
v0x557621897f70_0 .net "carry_bit_o", 0 0, v0x557621893580_0;  1 drivers
v0x5576218980b0_0 .net "carry_in_i", 0 0, L_0x5576218cd500;  1 drivers
v0x557621898150_0 .net "enable_b_o", 0 0, L_0x5576218cce70;  1 drivers
v0x5576218981f0_0 .net "f_i", 3 0, v0x5576218cbe90_0;  alias, 1 drivers
v0x557621898290_0 .net "inverter_a_o", 0 0, L_0x5576218ccb40;  1 drivers
v0x5576218983c0_0 .net "or_o", 0 0, v0x557621897440_0;  1 drivers
v0x557621898460_0 .net "result_o", 0 0, v0x557621896b80_0;  1 drivers
v0x557621898500_0 .net "xor_o", 0 0, v0x557621897b00_0;  1 drivers
L_0x5576218ccd60 .part v0x5576218cbe90_0, 3, 1;
L_0x5576218cd0e0 .part v0x5576218cbe90_0, 2, 1;
L_0x5576218cd2d0 .part v0x5576218cbe90_0, 0, 2;
S_0x55762185ee60 .scope module, "and_gate" "and_gate" 5 31, 6 1 0, S_0x5576218683e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218672e0_0 .net "a_i", 0 0, L_0x5576218ccb40;  alias, 1 drivers
v0x55762185e970_0 .net "b_i", 0 0, L_0x5576218cce70;  alias, 1 drivers
v0x557621856000_0 .var "result_o", 0 0;
E_0x5576217afc00 .event anyedge, v0x5576218672e0_0, v0x55762185e970_0;
S_0x55762185fa70 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x55762185ee60;
 .timescale 0 0;
S_0x557621892a40 .scope module, "enable_gate" "enable_gate" 5 25, 7 3 0, S_0x5576218683e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fe4bb14b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55762184d690_0 .net/2u *"_ivl_0", 0 0, L_0x7fe4bb14b018;  1 drivers
v0x557621844e10_0 .net "enable_i", 0 0, L_0x5576218cd0e0;  1 drivers
v0x55762184d3d0_0 .net "input_i", 0 0, L_0x5576218cd410;  alias, 1 drivers
v0x557621844b00_0 .net "output_o", 0 0, L_0x5576218cce70;  alias, 1 drivers
L_0x5576218cce70 .functor MUXZ 1, L_0x7fe4bb14b018, L_0x5576218cd410, L_0x5576218cd0e0, C4<>;
S_0x557621892d00 .scope module, "full_adder" "full_adder" 5 49, 8 1 0, S_0x5576218683e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x5576218cd1d0 .functor BUFZ 1, v0x557621895170_0, C4<0>, C4<0>, C4<0>;
v0x557621895250_0 .net "a_i", 0 0, L_0x5576218ccb40;  alias, 1 drivers
v0x5576218952f0_0 .net "b_i", 0 0, L_0x5576218cce70;  alias, 1 drivers
v0x557621895440_0 .net "carry_in_i", 0 0, L_0x5576218cd500;  alias, 1 drivers
v0x557621895510_0 .net "carry_out_o", 0 0, v0x557621893580_0;  alias, 1 drivers
v0x5576218955b0_0 .net "first_and_o", 0 0, v0x557621893c90_0;  1 drivers
v0x5576218956f0_0 .net "first_xor_o", 0 0, v0x5576218943a0_0;  1 drivers
v0x557621895790_0 .net "second_and_o", 0 0, v0x557621894a40_0;  1 drivers
v0x557621895880_0 .net "second_xor_o", 0 0, v0x557621895170_0;  1 drivers
v0x557621895920_0 .net "sum_o", 0 0, L_0x5576218cd1d0;  alias, 1 drivers
S_0x557621892fc0 .scope module, "carry_out_or" "or_gate" 8 29, 9 1 0, S_0x557621892d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218933e0_0 .net "a_i", 0 0, v0x557621893c90_0;  alias, 1 drivers
v0x5576218934c0_0 .net "b_i", 0 0, v0x557621894a40_0;  alias, 1 drivers
v0x557621893580_0 .var "result_o", 0 0;
E_0x5576217af820 .event anyedge, v0x5576218933e0_0, v0x5576218934c0_0;
S_0x5576218931e0 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x557621892fc0;
 .timescale 0 0;
S_0x5576218936d0 .scope module, "first_and" "and_gate" 8 22, 6 1 0, S_0x557621892d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x557621893af0_0 .net "a_i", 0 0, L_0x5576218cd500;  alias, 1 drivers
v0x557621893bd0_0 .net "b_i", 0 0, v0x5576218943a0_0;  alias, 1 drivers
v0x557621893c90_0 .var "result_o", 0 0;
E_0x5576217af9f0 .event anyedge, v0x557621893af0_0, v0x557621893bd0_0;
S_0x5576218938f0 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218936d0;
 .timescale 0 0;
S_0x557621893dd0 .scope module, "first_xor" "xor_gate" 8 12, 10 1 0, S_0x557621892d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218941c0_0 .net "a_i", 0 0, L_0x5576218ccb40;  alias, 1 drivers
v0x5576218942b0_0 .net "b_i", 0 0, L_0x5576218cce70;  alias, 1 drivers
v0x5576218943a0_0 .var "result_o", 0 0;
S_0x557621893fe0 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x557621893dd0;
 .timescale 0 0;
S_0x557621894490 .scope module, "second_and" "and_gate" 8 25, 6 1 0, S_0x557621892d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x557621894870_0 .net "a_i", 0 0, L_0x5576218ccb40;  alias, 1 drivers
v0x557621894980_0 .net "b_i", 0 0, L_0x5576218cce70;  alias, 1 drivers
v0x557621894a40_0 .var "result_o", 0 0;
S_0x557621894670 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x557621894490;
 .timescale 0 0;
S_0x557621894b30 .scope module, "second_xor" "xor_gate" 8 15, 10 1 0, S_0x557621892d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x557621894fa0_0 .net "a_i", 0 0, v0x5576218943a0_0;  alias, 1 drivers
v0x5576218950b0_0 .net "b_i", 0 0, L_0x5576218cd500;  alias, 1 drivers
v0x557621895170_0 .var "result_o", 0 0;
E_0x5576217afc40 .event anyedge, v0x557621893bd0_0, v0x557621893af0_0;
S_0x557621894da0 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x557621894b30;
 .timescale 0 0;
S_0x557621895a90 .scope module, "inverter_gate" "inverter_gate" 5 18, 11 3 0, S_0x5576218683e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x5576218ccab0 .functor NOT 1, L_0x5576218cd370, C4<0>, C4<0>, C4<0>;
v0x557621895cb0_0 .net *"_ivl_0", 0 0, L_0x5576218ccab0;  1 drivers
v0x557621895db0_0 .net "input_i", 0 0, L_0x5576218cd370;  alias, 1 drivers
v0x557621895e70_0 .net "invert_i", 0 0, L_0x5576218ccd60;  1 drivers
v0x557621895f10_0 .net "output_o", 0 0, L_0x5576218ccb40;  alias, 1 drivers
L_0x5576218ccb40 .functor MUXZ 1, L_0x5576218cd370, L_0x5576218ccab0, L_0x5576218ccd60, C4<>;
S_0x5576218960c0 .scope module, "multiplexer" "multiplexer" 5 57, 12 1 0, S_0x5576218683e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 2 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
P_0x5576218962a0 .param/l "ADDER_OUTPUT" 0 12 5, C4<11>;
P_0x5576218962e0 .param/l "AND_OUTPUT" 0 12 2, C4<00>;
P_0x557621896320 .param/l "OR_OUTPUT" 0 12 3, C4<01>;
P_0x557621896360 .param/l "XOR_OUTPUT" 0 12 4, C4<10>;
v0x5576218968b0_0 .net "adder_r_i", 0 0, L_0x5576218cd1d0;  alias, 1 drivers
v0x557621896970_0 .net "and_r_i", 0 0, v0x557621856000_0;  alias, 1 drivers
v0x557621896a10_0 .net "f_i", 1 0, L_0x5576218cd2d0;  1 drivers
v0x557621896ae0_0 .net "or_r_i", 0 0, v0x557621897440_0;  alias, 1 drivers
v0x557621896b80_0 .var "result_o", 0 0;
v0x557621896c90_0 .net "xor_r_i", 0 0, v0x557621897b00_0;  alias, 1 drivers
E_0x557621896640/0 .event anyedge, v0x557621896a10_0, v0x557621856000_0, v0x557621896ae0_0, v0x557621896c90_0;
E_0x557621896640/1 .event anyedge, v0x557621895920_0;
E_0x557621896640 .event/or E_0x557621896640/0, E_0x557621896640/1;
S_0x5576218966b0 .scope begin, "multiplexer" "multiplexer" 12 17, 12 17 0, S_0x5576218960c0;
 .timescale 0 0;
S_0x557621896e50 .scope module, "or_gate" "or_gate" 5 37, 9 1 0, S_0x5576218683e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218972c0_0 .net "a_i", 0 0, L_0x5576218ccb40;  alias, 1 drivers
v0x557621897380_0 .net "b_i", 0 0, L_0x5576218cce70;  alias, 1 drivers
v0x557621897440_0 .var "result_o", 0 0;
S_0x5576218970c0 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x557621896e50;
 .timescale 0 0;
S_0x557621897530 .scope module, "xor_gate" "xor_gate" 5 43, 10 1 0, S_0x5576218683e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x557621897980_0 .net "a_i", 0 0, L_0x5576218ccb40;  alias, 1 drivers
v0x557621897a40_0 .net "b_i", 0 0, L_0x5576218cce70;  alias, 1 drivers
v0x557621897b00_0 .var "result_o", 0 0;
S_0x557621897780 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x557621897530;
 .timescale 0 0;
S_0x557621898670 .scope generate, "genblk1[1]" "genblk1[1]" 4 18, 4 18 0, S_0x557621870d50;
 .timescale 0 0;
P_0x557621898890 .param/l "i" 1 4 18, +C4<01>;
S_0x557621898950 .scope module, "one_bit_alu_inst" "one_bit_alu" 4 19, 5 1 0, S_0x557621898670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 4 "f_i";
    .port_info 4 /OUTPUT 1 "result_o";
    .port_info 5 /OUTPUT 1 "carry_bit_o";
P_0x557621898b30 .param/l "F0" 0 5 2, C4<00>;
P_0x557621898b70 .param/l "F1" 0 5 3, C4<01>;
P_0x557621898bb0 .param/l "F2" 0 5 4, C4<10>;
P_0x557621898bf0 .param/l "F3" 0 5 5, C4<11>;
v0x55762189eed0_0 .net "a_i", 0 0, L_0x5576218ce050;  1 drivers
v0x55762189efa0_0 .net "adder_o", 0 0, L_0x5576218cdca0;  1 drivers
v0x55762189f090_0 .net "and_o", 0 0, v0x557621899580_0;  1 drivers
v0x55762189f180_0 .net "b_i", 0 0, L_0x5576218ce0f0;  1 drivers
v0x55762189f220_0 .net "carry_bit_o", 0 0, v0x55762189a5b0_0;  1 drivers
v0x55762189f360_0 .net "carry_in_i", 0 0, L_0x5576218ce190;  1 drivers
v0x55762189f400_0 .net "enable_b_o", 0 0, L_0x5576218cd960;  1 drivers
v0x55762189f4a0_0 .net "f_i", 3 0, v0x5576218cbe90_0;  alias, 1 drivers
v0x55762189f540_0 .net "inverter_a_o", 0 0, L_0x5576218cd630;  1 drivers
v0x55762189f670_0 .net "or_o", 0 0, v0x55762189e6f0_0;  1 drivers
v0x55762189f710_0 .net "result_o", 0 0, v0x55762189de30_0;  1 drivers
v0x55762189f7b0_0 .net "xor_o", 0 0, v0x55762189edb0_0;  1 drivers
L_0x5576218cd850 .part v0x5576218cbe90_0, 3, 1;
L_0x5576218cdbb0 .part v0x5576218cbe90_0, 2, 1;
L_0x5576218cdda0 .part v0x5576218cbe90_0, 0, 2;
S_0x557621898ef0 .scope module, "and_gate" "and_gate" 5 31, 6 1 0, S_0x557621898950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218993e0_0 .net "a_i", 0 0, L_0x5576218cd630;  alias, 1 drivers
v0x5576218994c0_0 .net "b_i", 0 0, L_0x5576218cd960;  alias, 1 drivers
v0x557621899580_0 .var "result_o", 0 0;
E_0x557621899160 .event anyedge, v0x5576218993e0_0, v0x5576218994c0_0;
S_0x5576218991e0 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x557621898ef0;
 .timescale 0 0;
S_0x5576218996a0 .scope module, "enable_gate" "enable_gate" 5 25, 7 3 0, S_0x557621898950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fe4bb14b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5576218998f0_0 .net/2u *"_ivl_0", 0 0, L_0x7fe4bb14b060;  1 drivers
v0x5576218999f0_0 .net "enable_i", 0 0, L_0x5576218cdbb0;  1 drivers
v0x557621899ab0_0 .net "input_i", 0 0, L_0x5576218ce0f0;  alias, 1 drivers
v0x557621899b50_0 .net "output_o", 0 0, L_0x5576218cd960;  alias, 1 drivers
L_0x5576218cd960 .functor MUXZ 1, L_0x7fe4bb14b060, L_0x5576218ce0f0, L_0x5576218cdbb0, C4<>;
S_0x557621899c50 .scope module, "full_adder" "full_adder" 5 49, 8 1 0, S_0x557621898950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x5576218cdca0 .functor BUFZ 1, v0x55762189c3e0_0, C4<0>, C4<0>, C4<0>;
v0x55762189c4c0_0 .net "a_i", 0 0, L_0x5576218cd630;  alias, 1 drivers
v0x55762189c560_0 .net "b_i", 0 0, L_0x5576218cd960;  alias, 1 drivers
v0x55762189c6b0_0 .net "carry_in_i", 0 0, L_0x5576218ce190;  alias, 1 drivers
v0x55762189c780_0 .net "carry_out_o", 0 0, v0x55762189a5b0_0;  alias, 1 drivers
v0x55762189c820_0 .net "first_and_o", 0 0, v0x55762189ad70_0;  1 drivers
v0x55762189c960_0 .net "first_xor_o", 0 0, v0x55762189b4f0_0;  1 drivers
v0x55762189ca00_0 .net "second_and_o", 0 0, v0x55762189bc00_0;  1 drivers
v0x55762189caf0_0 .net "second_xor_o", 0 0, v0x55762189c3e0_0;  1 drivers
v0x55762189cb90_0 .net "sum_o", 0 0, L_0x5576218cdca0;  alias, 1 drivers
S_0x557621899f40 .scope module, "carry_out_or" "or_gate" 8 29, 9 1 0, S_0x557621899c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55762189a410_0 .net "a_i", 0 0, v0x55762189ad70_0;  alias, 1 drivers
v0x55762189a4f0_0 .net "b_i", 0 0, v0x55762189bc00_0;  alias, 1 drivers
v0x55762189a5b0_0 .var "result_o", 0 0;
E_0x55762189a190 .event anyedge, v0x55762189a410_0, v0x55762189a4f0_0;
S_0x55762189a210 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x557621899f40;
 .timescale 0 0;
S_0x55762189a700 .scope module, "first_and" "and_gate" 8 22, 6 1 0, S_0x557621899c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55762189abd0_0 .net "a_i", 0 0, L_0x5576218ce190;  alias, 1 drivers
v0x55762189acb0_0 .net "b_i", 0 0, v0x55762189b4f0_0;  alias, 1 drivers
v0x55762189ad70_0 .var "result_o", 0 0;
E_0x55762189a950 .event anyedge, v0x55762189abd0_0, v0x55762189acb0_0;
S_0x55762189a9d0 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x55762189a700;
 .timescale 0 0;
S_0x55762189aeb0 .scope module, "first_xor" "xor_gate" 8 12, 10 1 0, S_0x557621899c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55762189b310_0 .net "a_i", 0 0, L_0x5576218cd630;  alias, 1 drivers
v0x55762189b400_0 .net "b_i", 0 0, L_0x5576218cd960;  alias, 1 drivers
v0x55762189b4f0_0 .var "result_o", 0 0;
S_0x55762189b130 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x55762189aeb0;
 .timescale 0 0;
S_0x55762189b5e0 .scope module, "second_and" "and_gate" 8 25, 6 1 0, S_0x557621899c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55762189ba30_0 .net "a_i", 0 0, L_0x5576218cd630;  alias, 1 drivers
v0x55762189bb40_0 .net "b_i", 0 0, L_0x5576218cd960;  alias, 1 drivers
v0x55762189bc00_0 .var "result_o", 0 0;
S_0x55762189b830 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x55762189b5e0;
 .timescale 0 0;
S_0x55762189bcf0 .scope module, "second_xor" "xor_gate" 8 15, 10 1 0, S_0x557621899c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55762189c210_0 .net "a_i", 0 0, v0x55762189b4f0_0;  alias, 1 drivers
v0x55762189c320_0 .net "b_i", 0 0, L_0x5576218ce190;  alias, 1 drivers
v0x55762189c3e0_0 .var "result_o", 0 0;
E_0x55762189bf90 .event anyedge, v0x55762189acb0_0, v0x55762189abd0_0;
S_0x55762189c010 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x55762189bcf0;
 .timescale 0 0;
S_0x55762189cd00 .scope module, "inverter_gate" "inverter_gate" 5 18, 11 3 0, S_0x557621898950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x5576218cd5a0 .functor NOT 1, L_0x5576218ce050, C4<0>, C4<0>, C4<0>;
v0x55762189cf20_0 .net *"_ivl_0", 0 0, L_0x5576218cd5a0;  1 drivers
v0x55762189d020_0 .net "input_i", 0 0, L_0x5576218ce050;  alias, 1 drivers
v0x55762189d0e0_0 .net "invert_i", 0 0, L_0x5576218cd850;  1 drivers
v0x55762189d180_0 .net "output_o", 0 0, L_0x5576218cd630;  alias, 1 drivers
L_0x5576218cd630 .functor MUXZ 1, L_0x5576218ce050, L_0x5576218cd5a0, L_0x5576218cd850, C4<>;
S_0x55762189d330 .scope module, "multiplexer" "multiplexer" 5 57, 12 1 0, S_0x557621898950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 2 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
P_0x55762189d510 .param/l "ADDER_OUTPUT" 0 12 5, C4<11>;
P_0x55762189d550 .param/l "AND_OUTPUT" 0 12 2, C4<00>;
P_0x55762189d590 .param/l "OR_OUTPUT" 0 12 3, C4<01>;
P_0x55762189d5d0 .param/l "XOR_OUTPUT" 0 12 4, C4<10>;
v0x55762189db60_0 .net "adder_r_i", 0 0, L_0x5576218cdca0;  alias, 1 drivers
v0x55762189dc20_0 .net "and_r_i", 0 0, v0x557621899580_0;  alias, 1 drivers
v0x55762189dcc0_0 .net "f_i", 1 0, L_0x5576218cdda0;  1 drivers
v0x55762189dd90_0 .net "or_r_i", 0 0, v0x55762189e6f0_0;  alias, 1 drivers
v0x55762189de30_0 .var "result_o", 0 0;
v0x55762189df40_0 .net "xor_r_i", 0 0, v0x55762189edb0_0;  alias, 1 drivers
E_0x55762189d8f0/0 .event anyedge, v0x55762189dcc0_0, v0x557621899580_0, v0x55762189dd90_0, v0x55762189df40_0;
E_0x55762189d8f0/1 .event anyedge, v0x55762189cb90_0;
E_0x55762189d8f0 .event/or E_0x55762189d8f0/0, E_0x55762189d8f0/1;
S_0x55762189d960 .scope begin, "multiplexer" "multiplexer" 12 17, 12 17 0, S_0x55762189d330;
 .timescale 0 0;
S_0x55762189e100 .scope module, "or_gate" "or_gate" 5 37, 9 1 0, S_0x557621898950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55762189e570_0 .net "a_i", 0 0, L_0x5576218cd630;  alias, 1 drivers
v0x55762189e630_0 .net "b_i", 0 0, L_0x5576218cd960;  alias, 1 drivers
v0x55762189e6f0_0 .var "result_o", 0 0;
S_0x55762189e370 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x55762189e100;
 .timescale 0 0;
S_0x55762189e7e0 .scope module, "xor_gate" "xor_gate" 5 43, 10 1 0, S_0x557621898950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x55762189ec30_0 .net "a_i", 0 0, L_0x5576218cd630;  alias, 1 drivers
v0x55762189ecf0_0 .net "b_i", 0 0, L_0x5576218cd960;  alias, 1 drivers
v0x55762189edb0_0 .var "result_o", 0 0;
S_0x55762189ea30 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x55762189e7e0;
 .timescale 0 0;
S_0x55762189f8e0 .scope generate, "genblk1[2]" "genblk1[2]" 4 18, 4 18 0, S_0x557621870d50;
 .timescale 0 0;
P_0x55762189fae0 .param/l "i" 1 4 18, +C4<010>;
S_0x55762189fba0 .scope module, "one_bit_alu_inst" "one_bit_alu" 4 19, 5 1 0, S_0x55762189f8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 4 "f_i";
    .port_info 4 /OUTPUT 1 "result_o";
    .port_info 5 /OUTPUT 1 "carry_bit_o";
P_0x55762189fd80 .param/l "F0" 0 5 2, C4<00>;
P_0x55762189fdc0 .param/l "F1" 0 5 3, C4<01>;
P_0x55762189fe00 .param/l "F2" 0 5 4, C4<10>;
P_0x55762189fe40 .param/l "F3" 0 5 5, C4<11>;
v0x5576218a6180_0 .net "a_i", 0 0, L_0x5576218ce930;  1 drivers
v0x5576218a6250_0 .net "adder_o", 0 0, L_0x5576218ce7b0;  1 drivers
v0x5576218a6340_0 .net "and_o", 0 0, v0x5576218a07d0_0;  1 drivers
v0x5576218a6430_0 .net "b_i", 0 0, L_0x5576218ce9d0;  1 drivers
v0x5576218a64d0_0 .net "carry_bit_o", 0 0, v0x5576218a1860_0;  1 drivers
v0x5576218a6610_0 .net "carry_in_i", 0 0, L_0x5576218ceb50;  1 drivers
v0x5576218a66b0_0 .net "enable_b_o", 0 0, L_0x5576218ce470;  1 drivers
v0x5576218a6750_0 .net "f_i", 3 0, v0x5576218cbe90_0;  alias, 1 drivers
v0x5576218a6840_0 .net "inverter_a_o", 0 0, L_0x5576218ce2e0;  1 drivers
v0x5576218a6970_0 .net "or_o", 0 0, v0x5576218a59a0_0;  1 drivers
v0x5576218a6a10_0 .net "result_o", 0 0, v0x5576218a50e0_0;  1 drivers
v0x5576218a6ab0_0 .net "xor_o", 0 0, v0x5576218a6060_0;  1 drivers
L_0x5576218ce380 .part v0x5576218cbe90_0, 3, 1;
L_0x5576218ce6c0 .part v0x5576218cbe90_0, 2, 1;
L_0x5576218ce890 .part v0x5576218cbe90_0, 0, 2;
S_0x5576218a0140 .scope module, "and_gate" "and_gate" 5 31, 6 1 0, S_0x55762189fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218a0630_0 .net "a_i", 0 0, L_0x5576218ce2e0;  alias, 1 drivers
v0x5576218a0710_0 .net "b_i", 0 0, L_0x5576218ce470;  alias, 1 drivers
v0x5576218a07d0_0 .var "result_o", 0 0;
E_0x5576218a03b0 .event anyedge, v0x5576218a0630_0, v0x5576218a0710_0;
S_0x5576218a0430 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218a0140;
 .timescale 0 0;
S_0x5576218a08f0 .scope module, "enable_gate" "enable_gate" 5 25, 7 3 0, S_0x55762189fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fe4bb14b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5576218a0b40_0 .net/2u *"_ivl_0", 0 0, L_0x7fe4bb14b0a8;  1 drivers
v0x5576218a0c40_0 .net "enable_i", 0 0, L_0x5576218ce6c0;  1 drivers
v0x5576218a0d00_0 .net "input_i", 0 0, L_0x5576218ce9d0;  alias, 1 drivers
v0x5576218a0dd0_0 .net "output_o", 0 0, L_0x5576218ce470;  alias, 1 drivers
L_0x5576218ce470 .functor MUXZ 1, L_0x7fe4bb14b0a8, L_0x5576218ce9d0, L_0x5576218ce6c0, C4<>;
S_0x5576218a0f00 .scope module, "full_adder" "full_adder" 5 49, 8 1 0, S_0x55762189fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x5576218ce7b0 .functor BUFZ 1, v0x5576218a3690_0, C4<0>, C4<0>, C4<0>;
v0x5576218a3770_0 .net "a_i", 0 0, L_0x5576218ce2e0;  alias, 1 drivers
v0x5576218a3810_0 .net "b_i", 0 0, L_0x5576218ce470;  alias, 1 drivers
v0x5576218a3960_0 .net "carry_in_i", 0 0, L_0x5576218ceb50;  alias, 1 drivers
v0x5576218a3a30_0 .net "carry_out_o", 0 0, v0x5576218a1860_0;  alias, 1 drivers
v0x5576218a3ad0_0 .net "first_and_o", 0 0, v0x5576218a2020_0;  1 drivers
v0x5576218a3c10_0 .net "first_xor_o", 0 0, v0x5576218a27a0_0;  1 drivers
v0x5576218a3cb0_0 .net "second_and_o", 0 0, v0x5576218a2eb0_0;  1 drivers
v0x5576218a3da0_0 .net "second_xor_o", 0 0, v0x5576218a3690_0;  1 drivers
v0x5576218a3e40_0 .net "sum_o", 0 0, L_0x5576218ce7b0;  alias, 1 drivers
S_0x5576218a11f0 .scope module, "carry_out_or" "or_gate" 8 29, 9 1 0, S_0x5576218a0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218a16c0_0 .net "a_i", 0 0, v0x5576218a2020_0;  alias, 1 drivers
v0x5576218a17a0_0 .net "b_i", 0 0, v0x5576218a2eb0_0;  alias, 1 drivers
v0x5576218a1860_0 .var "result_o", 0 0;
E_0x5576218a1440 .event anyedge, v0x5576218a16c0_0, v0x5576218a17a0_0;
S_0x5576218a14c0 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x5576218a11f0;
 .timescale 0 0;
S_0x5576218a19b0 .scope module, "first_and" "and_gate" 8 22, 6 1 0, S_0x5576218a0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218a1e80_0 .net "a_i", 0 0, L_0x5576218ceb50;  alias, 1 drivers
v0x5576218a1f60_0 .net "b_i", 0 0, v0x5576218a27a0_0;  alias, 1 drivers
v0x5576218a2020_0 .var "result_o", 0 0;
E_0x5576218a1c00 .event anyedge, v0x5576218a1e80_0, v0x5576218a1f60_0;
S_0x5576218a1c80 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218a19b0;
 .timescale 0 0;
S_0x5576218a2160 .scope module, "first_xor" "xor_gate" 8 12, 10 1 0, S_0x5576218a0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218a25c0_0 .net "a_i", 0 0, L_0x5576218ce2e0;  alias, 1 drivers
v0x5576218a26b0_0 .net "b_i", 0 0, L_0x5576218ce470;  alias, 1 drivers
v0x5576218a27a0_0 .var "result_o", 0 0;
S_0x5576218a23e0 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218a2160;
 .timescale 0 0;
S_0x5576218a2890 .scope module, "second_and" "and_gate" 8 25, 6 1 0, S_0x5576218a0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218a2ce0_0 .net "a_i", 0 0, L_0x5576218ce2e0;  alias, 1 drivers
v0x5576218a2df0_0 .net "b_i", 0 0, L_0x5576218ce470;  alias, 1 drivers
v0x5576218a2eb0_0 .var "result_o", 0 0;
S_0x5576218a2ae0 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218a2890;
 .timescale 0 0;
S_0x5576218a2fa0 .scope module, "second_xor" "xor_gate" 8 15, 10 1 0, S_0x5576218a0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218a34c0_0 .net "a_i", 0 0, v0x5576218a27a0_0;  alias, 1 drivers
v0x5576218a35d0_0 .net "b_i", 0 0, L_0x5576218ceb50;  alias, 1 drivers
v0x5576218a3690_0 .var "result_o", 0 0;
E_0x5576218a3240 .event anyedge, v0x5576218a1f60_0, v0x5576218a1e80_0;
S_0x5576218a32c0 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218a2fa0;
 .timescale 0 0;
S_0x5576218a3fb0 .scope module, "inverter_gate" "inverter_gate" 5 18, 11 3 0, S_0x55762189fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x5576218ce270 .functor NOT 1, L_0x5576218ce930, C4<0>, C4<0>, C4<0>;
v0x5576218a41d0_0 .net *"_ivl_0", 0 0, L_0x5576218ce270;  1 drivers
v0x5576218a42d0_0 .net "input_i", 0 0, L_0x5576218ce930;  alias, 1 drivers
v0x5576218a4390_0 .net "invert_i", 0 0, L_0x5576218ce380;  1 drivers
v0x5576218a4430_0 .net "output_o", 0 0, L_0x5576218ce2e0;  alias, 1 drivers
L_0x5576218ce2e0 .functor MUXZ 1, L_0x5576218ce930, L_0x5576218ce270, L_0x5576218ce380, C4<>;
S_0x5576218a45e0 .scope module, "multiplexer" "multiplexer" 5 57, 12 1 0, S_0x55762189fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 2 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
P_0x5576218a47c0 .param/l "ADDER_OUTPUT" 0 12 5, C4<11>;
P_0x5576218a4800 .param/l "AND_OUTPUT" 0 12 2, C4<00>;
P_0x5576218a4840 .param/l "OR_OUTPUT" 0 12 3, C4<01>;
P_0x5576218a4880 .param/l "XOR_OUTPUT" 0 12 4, C4<10>;
v0x5576218a4e10_0 .net "adder_r_i", 0 0, L_0x5576218ce7b0;  alias, 1 drivers
v0x5576218a4ed0_0 .net "and_r_i", 0 0, v0x5576218a07d0_0;  alias, 1 drivers
v0x5576218a4f70_0 .net "f_i", 1 0, L_0x5576218ce890;  1 drivers
v0x5576218a5040_0 .net "or_r_i", 0 0, v0x5576218a59a0_0;  alias, 1 drivers
v0x5576218a50e0_0 .var "result_o", 0 0;
v0x5576218a51f0_0 .net "xor_r_i", 0 0, v0x5576218a6060_0;  alias, 1 drivers
E_0x5576218a4ba0/0 .event anyedge, v0x5576218a4f70_0, v0x5576218a07d0_0, v0x5576218a5040_0, v0x5576218a51f0_0;
E_0x5576218a4ba0/1 .event anyedge, v0x5576218a3e40_0;
E_0x5576218a4ba0 .event/or E_0x5576218a4ba0/0, E_0x5576218a4ba0/1;
S_0x5576218a4c10 .scope begin, "multiplexer" "multiplexer" 12 17, 12 17 0, S_0x5576218a45e0;
 .timescale 0 0;
S_0x5576218a53b0 .scope module, "or_gate" "or_gate" 5 37, 9 1 0, S_0x55762189fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218a5820_0 .net "a_i", 0 0, L_0x5576218ce2e0;  alias, 1 drivers
v0x5576218a58e0_0 .net "b_i", 0 0, L_0x5576218ce470;  alias, 1 drivers
v0x5576218a59a0_0 .var "result_o", 0 0;
S_0x5576218a5620 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x5576218a53b0;
 .timescale 0 0;
S_0x5576218a5a90 .scope module, "xor_gate" "xor_gate" 5 43, 10 1 0, S_0x55762189fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218a5ee0_0 .net "a_i", 0 0, L_0x5576218ce2e0;  alias, 1 drivers
v0x5576218a5fa0_0 .net "b_i", 0 0, L_0x5576218ce470;  alias, 1 drivers
v0x5576218a6060_0 .var "result_o", 0 0;
S_0x5576218a5ce0 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218a5a90;
 .timescale 0 0;
S_0x5576218a6c00 .scope generate, "genblk1[3]" "genblk1[3]" 4 18, 4 18 0, S_0x557621870d50;
 .timescale 0 0;
P_0x5576218a6e00 .param/l "i" 1 4 18, +C4<011>;
S_0x5576218a6ee0 .scope module, "one_bit_alu_inst" "one_bit_alu" 4 19, 5 1 0, S_0x5576218a6c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 4 "f_i";
    .port_info 4 /OUTPUT 1 "result_o";
    .port_info 5 /OUTPUT 1 "carry_bit_o";
P_0x5576218a70c0 .param/l "F0" 0 5 2, C4<00>;
P_0x5576218a7100 .param/l "F1" 0 5 3, C4<01>;
P_0x5576218a7140 .param/l "F2" 0 5 4, C4<10>;
P_0x5576218a7180 .param/l "F3" 0 5 5, C4<11>;
v0x5576218ad430_0 .net "a_i", 0 0, L_0x5576218cf460;  1 drivers
v0x5576218ad500_0 .net "adder_o", 0 0, L_0x5576218cf2c0;  1 drivers
v0x5576218ad5f0_0 .net "and_o", 0 0, v0x5576218a7b10_0;  1 drivers
v0x5576218ad6e0_0 .net "b_i", 0 0, L_0x5576218cf560;  1 drivers
v0x5576218ad780_0 .net "carry_bit_o", 0 0, v0x5576218a8b10_0;  1 drivers
v0x5576218ad8c0_0 .net "carry_in_i", 0 0, L_0x5576218cf600;  1 drivers
v0x5576218ad960_0 .net "enable_b_o", 0 0, L_0x5576218cef80;  1 drivers
v0x5576218ada00_0 .net "f_i", 3 0, v0x5576218cbe90_0;  alias, 1 drivers
v0x5576218adaa0_0 .net "inverter_a_o", 0 0, L_0x5576218cecf0;  1 drivers
v0x5576218adbd0_0 .net "or_o", 0 0, v0x5576218acc50_0;  1 drivers
v0x5576218adc70_0 .net "result_o", 0 0, v0x5576218ac390_0;  1 drivers
v0x5576218add10_0 .net "xor_o", 0 0, v0x5576218ad310_0;  1 drivers
L_0x5576218ceec0 .part v0x5576218cbe90_0, 3, 1;
L_0x5576218cf1d0 .part v0x5576218cbe90_0, 2, 1;
L_0x5576218cf3c0 .part v0x5576218cbe90_0, 0, 2;
S_0x5576218a7480 .scope module, "and_gate" "and_gate" 5 31, 6 1 0, S_0x5576218a6ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218a7970_0 .net "a_i", 0 0, L_0x5576218cecf0;  alias, 1 drivers
v0x5576218a7a50_0 .net "b_i", 0 0, L_0x5576218cef80;  alias, 1 drivers
v0x5576218a7b10_0 .var "result_o", 0 0;
E_0x5576218a76f0 .event anyedge, v0x5576218a7970_0, v0x5576218a7a50_0;
S_0x5576218a7770 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218a7480;
 .timescale 0 0;
S_0x5576218a7c30 .scope module, "enable_gate" "enable_gate" 5 25, 7 3 0, S_0x5576218a6ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fe4bb14b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5576218a7e80_0 .net/2u *"_ivl_0", 0 0, L_0x7fe4bb14b0f0;  1 drivers
v0x5576218a7f80_0 .net "enable_i", 0 0, L_0x5576218cf1d0;  1 drivers
v0x5576218a8040_0 .net "input_i", 0 0, L_0x5576218cf560;  alias, 1 drivers
v0x5576218a80e0_0 .net "output_o", 0 0, L_0x5576218cef80;  alias, 1 drivers
L_0x5576218cef80 .functor MUXZ 1, L_0x7fe4bb14b0f0, L_0x5576218cf560, L_0x5576218cf1d0, C4<>;
S_0x5576218a81e0 .scope module, "full_adder" "full_adder" 5 49, 8 1 0, S_0x5576218a6ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x5576218cf2c0 .functor BUFZ 1, v0x5576218aa940_0, C4<0>, C4<0>, C4<0>;
v0x5576218aaa20_0 .net "a_i", 0 0, L_0x5576218cecf0;  alias, 1 drivers
v0x5576218aaac0_0 .net "b_i", 0 0, L_0x5576218cef80;  alias, 1 drivers
v0x5576218aac10_0 .net "carry_in_i", 0 0, L_0x5576218cf600;  alias, 1 drivers
v0x5576218aace0_0 .net "carry_out_o", 0 0, v0x5576218a8b10_0;  alias, 1 drivers
v0x5576218aad80_0 .net "first_and_o", 0 0, v0x5576218a92d0_0;  1 drivers
v0x5576218aaec0_0 .net "first_xor_o", 0 0, v0x5576218a9a50_0;  1 drivers
v0x5576218aaf60_0 .net "second_and_o", 0 0, v0x5576218aa160_0;  1 drivers
v0x5576218ab050_0 .net "second_xor_o", 0 0, v0x5576218aa940_0;  1 drivers
v0x5576218ab0f0_0 .net "sum_o", 0 0, L_0x5576218cf2c0;  alias, 1 drivers
S_0x5576218a84a0 .scope module, "carry_out_or" "or_gate" 8 29, 9 1 0, S_0x5576218a81e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218a8970_0 .net "a_i", 0 0, v0x5576218a92d0_0;  alias, 1 drivers
v0x5576218a8a50_0 .net "b_i", 0 0, v0x5576218aa160_0;  alias, 1 drivers
v0x5576218a8b10_0 .var "result_o", 0 0;
E_0x5576218a86f0 .event anyedge, v0x5576218a8970_0, v0x5576218a8a50_0;
S_0x5576218a8770 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x5576218a84a0;
 .timescale 0 0;
S_0x5576218a8c60 .scope module, "first_and" "and_gate" 8 22, 6 1 0, S_0x5576218a81e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218a9130_0 .net "a_i", 0 0, L_0x5576218cf600;  alias, 1 drivers
v0x5576218a9210_0 .net "b_i", 0 0, v0x5576218a9a50_0;  alias, 1 drivers
v0x5576218a92d0_0 .var "result_o", 0 0;
E_0x5576218a8eb0 .event anyedge, v0x5576218a9130_0, v0x5576218a9210_0;
S_0x5576218a8f30 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218a8c60;
 .timescale 0 0;
S_0x5576218a9410 .scope module, "first_xor" "xor_gate" 8 12, 10 1 0, S_0x5576218a81e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218a9870_0 .net "a_i", 0 0, L_0x5576218cecf0;  alias, 1 drivers
v0x5576218a9960_0 .net "b_i", 0 0, L_0x5576218cef80;  alias, 1 drivers
v0x5576218a9a50_0 .var "result_o", 0 0;
S_0x5576218a9690 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218a9410;
 .timescale 0 0;
S_0x5576218a9b40 .scope module, "second_and" "and_gate" 8 25, 6 1 0, S_0x5576218a81e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218a9f90_0 .net "a_i", 0 0, L_0x5576218cecf0;  alias, 1 drivers
v0x5576218aa0a0_0 .net "b_i", 0 0, L_0x5576218cef80;  alias, 1 drivers
v0x5576218aa160_0 .var "result_o", 0 0;
S_0x5576218a9d90 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218a9b40;
 .timescale 0 0;
S_0x5576218aa250 .scope module, "second_xor" "xor_gate" 8 15, 10 1 0, S_0x5576218a81e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218aa770_0 .net "a_i", 0 0, v0x5576218a9a50_0;  alias, 1 drivers
v0x5576218aa880_0 .net "b_i", 0 0, L_0x5576218cf600;  alias, 1 drivers
v0x5576218aa940_0 .var "result_o", 0 0;
E_0x5576218aa4f0 .event anyedge, v0x5576218a9210_0, v0x5576218a9130_0;
S_0x5576218aa570 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218aa250;
 .timescale 0 0;
S_0x5576218ab260 .scope module, "inverter_gate" "inverter_gate" 5 18, 11 3 0, S_0x5576218a6ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x5576218cec80 .functor NOT 1, L_0x5576218cf460, C4<0>, C4<0>, C4<0>;
v0x5576218ab480_0 .net *"_ivl_0", 0 0, L_0x5576218cec80;  1 drivers
v0x5576218ab580_0 .net "input_i", 0 0, L_0x5576218cf460;  alias, 1 drivers
v0x5576218ab640_0 .net "invert_i", 0 0, L_0x5576218ceec0;  1 drivers
v0x5576218ab6e0_0 .net "output_o", 0 0, L_0x5576218cecf0;  alias, 1 drivers
L_0x5576218cecf0 .functor MUXZ 1, L_0x5576218cf460, L_0x5576218cec80, L_0x5576218ceec0, C4<>;
S_0x5576218ab890 .scope module, "multiplexer" "multiplexer" 5 57, 12 1 0, S_0x5576218a6ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 2 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
P_0x5576218aba70 .param/l "ADDER_OUTPUT" 0 12 5, C4<11>;
P_0x5576218abab0 .param/l "AND_OUTPUT" 0 12 2, C4<00>;
P_0x5576218abaf0 .param/l "OR_OUTPUT" 0 12 3, C4<01>;
P_0x5576218abb30 .param/l "XOR_OUTPUT" 0 12 4, C4<10>;
v0x5576218ac0c0_0 .net "adder_r_i", 0 0, L_0x5576218cf2c0;  alias, 1 drivers
v0x5576218ac180_0 .net "and_r_i", 0 0, v0x5576218a7b10_0;  alias, 1 drivers
v0x5576218ac220_0 .net "f_i", 1 0, L_0x5576218cf3c0;  1 drivers
v0x5576218ac2f0_0 .net "or_r_i", 0 0, v0x5576218acc50_0;  alias, 1 drivers
v0x5576218ac390_0 .var "result_o", 0 0;
v0x5576218ac4a0_0 .net "xor_r_i", 0 0, v0x5576218ad310_0;  alias, 1 drivers
E_0x5576218abe50/0 .event anyedge, v0x5576218ac220_0, v0x5576218a7b10_0, v0x5576218ac2f0_0, v0x5576218ac4a0_0;
E_0x5576218abe50/1 .event anyedge, v0x5576218ab0f0_0;
E_0x5576218abe50 .event/or E_0x5576218abe50/0, E_0x5576218abe50/1;
S_0x5576218abec0 .scope begin, "multiplexer" "multiplexer" 12 17, 12 17 0, S_0x5576218ab890;
 .timescale 0 0;
S_0x5576218ac660 .scope module, "or_gate" "or_gate" 5 37, 9 1 0, S_0x5576218a6ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218acad0_0 .net "a_i", 0 0, L_0x5576218cecf0;  alias, 1 drivers
v0x5576218acb90_0 .net "b_i", 0 0, L_0x5576218cef80;  alias, 1 drivers
v0x5576218acc50_0 .var "result_o", 0 0;
S_0x5576218ac8d0 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x5576218ac660;
 .timescale 0 0;
S_0x5576218acd40 .scope module, "xor_gate" "xor_gate" 5 43, 10 1 0, S_0x5576218a6ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218ad190_0 .net "a_i", 0 0, L_0x5576218cecf0;  alias, 1 drivers
v0x5576218ad250_0 .net "b_i", 0 0, L_0x5576218cef80;  alias, 1 drivers
v0x5576218ad310_0 .var "result_o", 0 0;
S_0x5576218acf90 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218acd40;
 .timescale 0 0;
S_0x5576218ade60 .scope generate, "genblk1[4]" "genblk1[4]" 4 18, 4 18 0, S_0x557621870d50;
 .timescale 0 0;
P_0x5576218ae0b0 .param/l "i" 1 4 18, +C4<0100>;
S_0x5576218ae190 .scope module, "one_bit_alu_inst" "one_bit_alu" 4 19, 5 1 0, S_0x5576218ade60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 4 "f_i";
    .port_info 4 /OUTPUT 1 "result_o";
    .port_info 5 /OUTPUT 1 "carry_bit_o";
P_0x5576218ae370 .param/l "F0" 0 5 2, C4<00>;
P_0x5576218ae3b0 .param/l "F1" 0 5 3, C4<01>;
P_0x5576218ae3f0 .param/l "F2" 0 5 4, C4<10>;
P_0x5576218ae430 .param/l "F3" 0 5 5, C4<11>;
v0x5576218b46e0_0 .net "a_i", 0 0, L_0x5576218cff40;  1 drivers
v0x5576218b47b0_0 .net "adder_o", 0 0, L_0x5576218cfda0;  1 drivers
v0x5576218b48a0_0 .net "and_o", 0 0, v0x5576218aedc0_0;  1 drivers
v0x5576218b4990_0 .net "b_i", 0 0, L_0x5576218cffe0;  1 drivers
v0x5576218b4a30_0 .net "carry_bit_o", 0 0, v0x5576218afdc0_0;  1 drivers
v0x5576218b4b70_0 .net "carry_in_i", 0 0, L_0x5576218d0100;  1 drivers
v0x5576218b4c10_0 .net "enable_b_o", 0 0, L_0x5576218cfa60;  1 drivers
v0x5576218b4cb0_0 .net "f_i", 3 0, v0x5576218cbe90_0;  alias, 1 drivers
v0x5576218b4de0_0 .net "inverter_a_o", 0 0, L_0x5576218cf780;  1 drivers
v0x5576218b4f10_0 .net "or_o", 0 0, v0x5576218b3f00_0;  1 drivers
v0x5576218b4fb0_0 .net "result_o", 0 0, v0x5576218b3640_0;  1 drivers
v0x5576218b5050_0 .net "xor_o", 0 0, v0x5576218b45c0_0;  1 drivers
L_0x5576218cf950 .part v0x5576218cbe90_0, 3, 1;
L_0x5576218cfcb0 .part v0x5576218cbe90_0, 2, 1;
L_0x5576218cfea0 .part v0x5576218cbe90_0, 0, 2;
S_0x5576218ae730 .scope module, "and_gate" "and_gate" 5 31, 6 1 0, S_0x5576218ae190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218aec20_0 .net "a_i", 0 0, L_0x5576218cf780;  alias, 1 drivers
v0x5576218aed00_0 .net "b_i", 0 0, L_0x5576218cfa60;  alias, 1 drivers
v0x5576218aedc0_0 .var "result_o", 0 0;
E_0x5576218ae9a0 .event anyedge, v0x5576218aec20_0, v0x5576218aed00_0;
S_0x5576218aea20 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218ae730;
 .timescale 0 0;
S_0x5576218aeee0 .scope module, "enable_gate" "enable_gate" 5 25, 7 3 0, S_0x5576218ae190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fe4bb14b138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5576218af130_0 .net/2u *"_ivl_0", 0 0, L_0x7fe4bb14b138;  1 drivers
v0x5576218af230_0 .net "enable_i", 0 0, L_0x5576218cfcb0;  1 drivers
v0x5576218af2f0_0 .net "input_i", 0 0, L_0x5576218cffe0;  alias, 1 drivers
v0x5576218af390_0 .net "output_o", 0 0, L_0x5576218cfa60;  alias, 1 drivers
L_0x5576218cfa60 .functor MUXZ 1, L_0x7fe4bb14b138, L_0x5576218cffe0, L_0x5576218cfcb0, C4<>;
S_0x5576218af490 .scope module, "full_adder" "full_adder" 5 49, 8 1 0, S_0x5576218ae190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x5576218cfda0 .functor BUFZ 1, v0x5576218b1bf0_0, C4<0>, C4<0>, C4<0>;
v0x5576218b1cd0_0 .net "a_i", 0 0, L_0x5576218cf780;  alias, 1 drivers
v0x5576218b1d70_0 .net "b_i", 0 0, L_0x5576218cfa60;  alias, 1 drivers
v0x5576218b1ec0_0 .net "carry_in_i", 0 0, L_0x5576218d0100;  alias, 1 drivers
v0x5576218b1f90_0 .net "carry_out_o", 0 0, v0x5576218afdc0_0;  alias, 1 drivers
v0x5576218b2030_0 .net "first_and_o", 0 0, v0x5576218b0580_0;  1 drivers
v0x5576218b2170_0 .net "first_xor_o", 0 0, v0x5576218b0d00_0;  1 drivers
v0x5576218b2210_0 .net "second_and_o", 0 0, v0x5576218b1410_0;  1 drivers
v0x5576218b2300_0 .net "second_xor_o", 0 0, v0x5576218b1bf0_0;  1 drivers
v0x5576218b23a0_0 .net "sum_o", 0 0, L_0x5576218cfda0;  alias, 1 drivers
S_0x5576218af750 .scope module, "carry_out_or" "or_gate" 8 29, 9 1 0, S_0x5576218af490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218afc20_0 .net "a_i", 0 0, v0x5576218b0580_0;  alias, 1 drivers
v0x5576218afd00_0 .net "b_i", 0 0, v0x5576218b1410_0;  alias, 1 drivers
v0x5576218afdc0_0 .var "result_o", 0 0;
E_0x5576218af9a0 .event anyedge, v0x5576218afc20_0, v0x5576218afd00_0;
S_0x5576218afa20 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x5576218af750;
 .timescale 0 0;
S_0x5576218aff10 .scope module, "first_and" "and_gate" 8 22, 6 1 0, S_0x5576218af490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218b03e0_0 .net "a_i", 0 0, L_0x5576218d0100;  alias, 1 drivers
v0x5576218b04c0_0 .net "b_i", 0 0, v0x5576218b0d00_0;  alias, 1 drivers
v0x5576218b0580_0 .var "result_o", 0 0;
E_0x5576218b0160 .event anyedge, v0x5576218b03e0_0, v0x5576218b04c0_0;
S_0x5576218b01e0 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218aff10;
 .timescale 0 0;
S_0x5576218b06c0 .scope module, "first_xor" "xor_gate" 8 12, 10 1 0, S_0x5576218af490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218b0b20_0 .net "a_i", 0 0, L_0x5576218cf780;  alias, 1 drivers
v0x5576218b0c10_0 .net "b_i", 0 0, L_0x5576218cfa60;  alias, 1 drivers
v0x5576218b0d00_0 .var "result_o", 0 0;
S_0x5576218b0940 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218b06c0;
 .timescale 0 0;
S_0x5576218b0df0 .scope module, "second_and" "and_gate" 8 25, 6 1 0, S_0x5576218af490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218b1240_0 .net "a_i", 0 0, L_0x5576218cf780;  alias, 1 drivers
v0x5576218b1350_0 .net "b_i", 0 0, L_0x5576218cfa60;  alias, 1 drivers
v0x5576218b1410_0 .var "result_o", 0 0;
S_0x5576218b1040 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218b0df0;
 .timescale 0 0;
S_0x5576218b1500 .scope module, "second_xor" "xor_gate" 8 15, 10 1 0, S_0x5576218af490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218b1a20_0 .net "a_i", 0 0, v0x5576218b0d00_0;  alias, 1 drivers
v0x5576218b1b30_0 .net "b_i", 0 0, L_0x5576218d0100;  alias, 1 drivers
v0x5576218b1bf0_0 .var "result_o", 0 0;
E_0x5576218b17a0 .event anyedge, v0x5576218b04c0_0, v0x5576218b03e0_0;
S_0x5576218b1820 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218b1500;
 .timescale 0 0;
S_0x5576218b2510 .scope module, "inverter_gate" "inverter_gate" 5 18, 11 3 0, S_0x5576218ae190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x5576218cf710 .functor NOT 1, L_0x5576218cff40, C4<0>, C4<0>, C4<0>;
v0x5576218b2730_0 .net *"_ivl_0", 0 0, L_0x5576218cf710;  1 drivers
v0x5576218b2830_0 .net "input_i", 0 0, L_0x5576218cff40;  alias, 1 drivers
v0x5576218b28f0_0 .net "invert_i", 0 0, L_0x5576218cf950;  1 drivers
v0x5576218b2990_0 .net "output_o", 0 0, L_0x5576218cf780;  alias, 1 drivers
L_0x5576218cf780 .functor MUXZ 1, L_0x5576218cff40, L_0x5576218cf710, L_0x5576218cf950, C4<>;
S_0x5576218b2b40 .scope module, "multiplexer" "multiplexer" 5 57, 12 1 0, S_0x5576218ae190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 2 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
P_0x5576218b2d20 .param/l "ADDER_OUTPUT" 0 12 5, C4<11>;
P_0x5576218b2d60 .param/l "AND_OUTPUT" 0 12 2, C4<00>;
P_0x5576218b2da0 .param/l "OR_OUTPUT" 0 12 3, C4<01>;
P_0x5576218b2de0 .param/l "XOR_OUTPUT" 0 12 4, C4<10>;
v0x5576218b3370_0 .net "adder_r_i", 0 0, L_0x5576218cfda0;  alias, 1 drivers
v0x5576218b3430_0 .net "and_r_i", 0 0, v0x5576218aedc0_0;  alias, 1 drivers
v0x5576218b34d0_0 .net "f_i", 1 0, L_0x5576218cfea0;  1 drivers
v0x5576218b35a0_0 .net "or_r_i", 0 0, v0x5576218b3f00_0;  alias, 1 drivers
v0x5576218b3640_0 .var "result_o", 0 0;
v0x5576218b3750_0 .net "xor_r_i", 0 0, v0x5576218b45c0_0;  alias, 1 drivers
E_0x5576218b3100/0 .event anyedge, v0x5576218b34d0_0, v0x5576218aedc0_0, v0x5576218b35a0_0, v0x5576218b3750_0;
E_0x5576218b3100/1 .event anyedge, v0x5576218b23a0_0;
E_0x5576218b3100 .event/or E_0x5576218b3100/0, E_0x5576218b3100/1;
S_0x5576218b3170 .scope begin, "multiplexer" "multiplexer" 12 17, 12 17 0, S_0x5576218b2b40;
 .timescale 0 0;
S_0x5576218b3910 .scope module, "or_gate" "or_gate" 5 37, 9 1 0, S_0x5576218ae190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218b3d80_0 .net "a_i", 0 0, L_0x5576218cf780;  alias, 1 drivers
v0x5576218b3e40_0 .net "b_i", 0 0, L_0x5576218cfa60;  alias, 1 drivers
v0x5576218b3f00_0 .var "result_o", 0 0;
S_0x5576218b3b80 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x5576218b3910;
 .timescale 0 0;
S_0x5576218b3ff0 .scope module, "xor_gate" "xor_gate" 5 43, 10 1 0, S_0x5576218ae190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218b4440_0 .net "a_i", 0 0, L_0x5576218cf780;  alias, 1 drivers
v0x5576218b4500_0 .net "b_i", 0 0, L_0x5576218cfa60;  alias, 1 drivers
v0x5576218b45c0_0 .var "result_o", 0 0;
S_0x5576218b4240 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218b3ff0;
 .timescale 0 0;
S_0x5576218b5150 .scope generate, "genblk1[5]" "genblk1[5]" 4 18, 4 18 0, S_0x557621870d50;
 .timescale 0 0;
P_0x5576218b5350 .param/l "i" 1 4 18, +C4<0101>;
S_0x5576218b5430 .scope module, "one_bit_alu_inst" "one_bit_alu" 4 19, 5 1 0, S_0x5576218b5150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 4 "f_i";
    .port_info 4 /OUTPUT 1 "result_o";
    .port_info 5 /OUTPUT 1 "carry_bit_o";
P_0x5576218b5610 .param/l "F0" 0 5 2, C4<00>;
P_0x5576218b5650 .param/l "F1" 0 5 3, C4<01>;
P_0x5576218b5690 .param/l "F2" 0 5 4, C4<10>;
P_0x5576218b56d0 .param/l "F3" 0 5 5, C4<11>;
v0x5576218bb9b0_0 .net "a_i", 0 0, L_0x5576218d09a0;  1 drivers
v0x5576218bba80_0 .net "adder_o", 0 0, L_0x5576218d0800;  1 drivers
v0x5576218bbb70_0 .net "and_o", 0 0, v0x5576218b6060_0;  1 drivers
v0x5576218bbc60_0 .net "b_i", 0 0, L_0x5576218d0ad0;  1 drivers
v0x5576218bbd00_0 .net "carry_bit_o", 0 0, v0x5576218b7090_0;  1 drivers
v0x5576218bbe40_0 .net "carry_in_i", 0 0, L_0x5576218d0b70;  1 drivers
v0x5576218bbee0_0 .net "enable_b_o", 0 0, L_0x5576218d04c0;  1 drivers
v0x5576218bbf80_0 .net "f_i", 3 0, v0x5576218cbe90_0;  alias, 1 drivers
v0x5576218bc020_0 .net "inverter_a_o", 0 0, L_0x5576218d0230;  1 drivers
v0x5576218bc150_0 .net "or_o", 0 0, v0x5576218bb1d0_0;  1 drivers
v0x5576218bc1f0_0 .net "result_o", 0 0, v0x5576218ba910_0;  1 drivers
v0x5576218bc290_0 .net "xor_o", 0 0, v0x5576218bb890_0;  1 drivers
L_0x5576218d0400 .part v0x5576218cbe90_0, 3, 1;
L_0x5576218d0710 .part v0x5576218cbe90_0, 2, 1;
L_0x5576218d0900 .part v0x5576218cbe90_0, 0, 2;
S_0x5576218b59d0 .scope module, "and_gate" "and_gate" 5 31, 6 1 0, S_0x5576218b5430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218b5ec0_0 .net "a_i", 0 0, L_0x5576218d0230;  alias, 1 drivers
v0x5576218b5fa0_0 .net "b_i", 0 0, L_0x5576218d04c0;  alias, 1 drivers
v0x5576218b6060_0 .var "result_o", 0 0;
E_0x5576218b5c40 .event anyedge, v0x5576218b5ec0_0, v0x5576218b5fa0_0;
S_0x5576218b5cc0 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218b59d0;
 .timescale 0 0;
S_0x5576218b6180 .scope module, "enable_gate" "enable_gate" 5 25, 7 3 0, S_0x5576218b5430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fe4bb14b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5576218b63d0_0 .net/2u *"_ivl_0", 0 0, L_0x7fe4bb14b180;  1 drivers
v0x5576218b64d0_0 .net "enable_i", 0 0, L_0x5576218d0710;  1 drivers
v0x5576218b6590_0 .net "input_i", 0 0, L_0x5576218d0ad0;  alias, 1 drivers
v0x5576218b6630_0 .net "output_o", 0 0, L_0x5576218d04c0;  alias, 1 drivers
L_0x5576218d04c0 .functor MUXZ 1, L_0x7fe4bb14b180, L_0x5576218d0ad0, L_0x5576218d0710, C4<>;
S_0x5576218b6730 .scope module, "full_adder" "full_adder" 5 49, 8 1 0, S_0x5576218b5430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x5576218d0800 .functor BUFZ 1, v0x5576218b8ec0_0, C4<0>, C4<0>, C4<0>;
v0x5576218b8fa0_0 .net "a_i", 0 0, L_0x5576218d0230;  alias, 1 drivers
v0x5576218b9040_0 .net "b_i", 0 0, L_0x5576218d04c0;  alias, 1 drivers
v0x5576218b9190_0 .net "carry_in_i", 0 0, L_0x5576218d0b70;  alias, 1 drivers
v0x5576218b9260_0 .net "carry_out_o", 0 0, v0x5576218b7090_0;  alias, 1 drivers
v0x5576218b9300_0 .net "first_and_o", 0 0, v0x5576218b7850_0;  1 drivers
v0x5576218b9440_0 .net "first_xor_o", 0 0, v0x5576218b7fd0_0;  1 drivers
v0x5576218b94e0_0 .net "second_and_o", 0 0, v0x5576218b86e0_0;  1 drivers
v0x5576218b95d0_0 .net "second_xor_o", 0 0, v0x5576218b8ec0_0;  1 drivers
v0x5576218b9670_0 .net "sum_o", 0 0, L_0x5576218d0800;  alias, 1 drivers
S_0x5576218b6a20 .scope module, "carry_out_or" "or_gate" 8 29, 9 1 0, S_0x5576218b6730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218b6ef0_0 .net "a_i", 0 0, v0x5576218b7850_0;  alias, 1 drivers
v0x5576218b6fd0_0 .net "b_i", 0 0, v0x5576218b86e0_0;  alias, 1 drivers
v0x5576218b7090_0 .var "result_o", 0 0;
E_0x5576218b6c70 .event anyedge, v0x5576218b6ef0_0, v0x5576218b6fd0_0;
S_0x5576218b6cf0 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x5576218b6a20;
 .timescale 0 0;
S_0x5576218b71e0 .scope module, "first_and" "and_gate" 8 22, 6 1 0, S_0x5576218b6730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218b76b0_0 .net "a_i", 0 0, L_0x5576218d0b70;  alias, 1 drivers
v0x5576218b7790_0 .net "b_i", 0 0, v0x5576218b7fd0_0;  alias, 1 drivers
v0x5576218b7850_0 .var "result_o", 0 0;
E_0x5576218b7430 .event anyedge, v0x5576218b76b0_0, v0x5576218b7790_0;
S_0x5576218b74b0 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218b71e0;
 .timescale 0 0;
S_0x5576218b7990 .scope module, "first_xor" "xor_gate" 8 12, 10 1 0, S_0x5576218b6730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218b7df0_0 .net "a_i", 0 0, L_0x5576218d0230;  alias, 1 drivers
v0x5576218b7ee0_0 .net "b_i", 0 0, L_0x5576218d04c0;  alias, 1 drivers
v0x5576218b7fd0_0 .var "result_o", 0 0;
S_0x5576218b7c10 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218b7990;
 .timescale 0 0;
S_0x5576218b80c0 .scope module, "second_and" "and_gate" 8 25, 6 1 0, S_0x5576218b6730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218b8510_0 .net "a_i", 0 0, L_0x5576218d0230;  alias, 1 drivers
v0x5576218b8620_0 .net "b_i", 0 0, L_0x5576218d04c0;  alias, 1 drivers
v0x5576218b86e0_0 .var "result_o", 0 0;
S_0x5576218b8310 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218b80c0;
 .timescale 0 0;
S_0x5576218b87d0 .scope module, "second_xor" "xor_gate" 8 15, 10 1 0, S_0x5576218b6730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218b8cf0_0 .net "a_i", 0 0, v0x5576218b7fd0_0;  alias, 1 drivers
v0x5576218b8e00_0 .net "b_i", 0 0, L_0x5576218d0b70;  alias, 1 drivers
v0x5576218b8ec0_0 .var "result_o", 0 0;
E_0x5576218b8a70 .event anyedge, v0x5576218b7790_0, v0x5576218b76b0_0;
S_0x5576218b8af0 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218b87d0;
 .timescale 0 0;
S_0x5576218b97e0 .scope module, "inverter_gate" "inverter_gate" 5 18, 11 3 0, S_0x5576218b5430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x5576218cf6a0 .functor NOT 1, L_0x5576218d09a0, C4<0>, C4<0>, C4<0>;
v0x5576218b9a00_0 .net *"_ivl_0", 0 0, L_0x5576218cf6a0;  1 drivers
v0x5576218b9b00_0 .net "input_i", 0 0, L_0x5576218d09a0;  alias, 1 drivers
v0x5576218b9bc0_0 .net "invert_i", 0 0, L_0x5576218d0400;  1 drivers
v0x5576218b9c60_0 .net "output_o", 0 0, L_0x5576218d0230;  alias, 1 drivers
L_0x5576218d0230 .functor MUXZ 1, L_0x5576218d09a0, L_0x5576218cf6a0, L_0x5576218d0400, C4<>;
S_0x5576218b9e10 .scope module, "multiplexer" "multiplexer" 5 57, 12 1 0, S_0x5576218b5430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 2 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
P_0x5576218b9ff0 .param/l "ADDER_OUTPUT" 0 12 5, C4<11>;
P_0x5576218ba030 .param/l "AND_OUTPUT" 0 12 2, C4<00>;
P_0x5576218ba070 .param/l "OR_OUTPUT" 0 12 3, C4<01>;
P_0x5576218ba0b0 .param/l "XOR_OUTPUT" 0 12 4, C4<10>;
v0x5576218ba640_0 .net "adder_r_i", 0 0, L_0x5576218d0800;  alias, 1 drivers
v0x5576218ba700_0 .net "and_r_i", 0 0, v0x5576218b6060_0;  alias, 1 drivers
v0x5576218ba7a0_0 .net "f_i", 1 0, L_0x5576218d0900;  1 drivers
v0x5576218ba870_0 .net "or_r_i", 0 0, v0x5576218bb1d0_0;  alias, 1 drivers
v0x5576218ba910_0 .var "result_o", 0 0;
v0x5576218baa20_0 .net "xor_r_i", 0 0, v0x5576218bb890_0;  alias, 1 drivers
E_0x5576218ba3d0/0 .event anyedge, v0x5576218ba7a0_0, v0x5576218b6060_0, v0x5576218ba870_0, v0x5576218baa20_0;
E_0x5576218ba3d0/1 .event anyedge, v0x5576218b9670_0;
E_0x5576218ba3d0 .event/or E_0x5576218ba3d0/0, E_0x5576218ba3d0/1;
S_0x5576218ba440 .scope begin, "multiplexer" "multiplexer" 12 17, 12 17 0, S_0x5576218b9e10;
 .timescale 0 0;
S_0x5576218babe0 .scope module, "or_gate" "or_gate" 5 37, 9 1 0, S_0x5576218b5430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218bb050_0 .net "a_i", 0 0, L_0x5576218d0230;  alias, 1 drivers
v0x5576218bb110_0 .net "b_i", 0 0, L_0x5576218d04c0;  alias, 1 drivers
v0x5576218bb1d0_0 .var "result_o", 0 0;
S_0x5576218bae50 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x5576218babe0;
 .timescale 0 0;
S_0x5576218bb2c0 .scope module, "xor_gate" "xor_gate" 5 43, 10 1 0, S_0x5576218b5430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218bb710_0 .net "a_i", 0 0, L_0x5576218d0230;  alias, 1 drivers
v0x5576218bb7d0_0 .net "b_i", 0 0, L_0x5576218d04c0;  alias, 1 drivers
v0x5576218bb890_0 .var "result_o", 0 0;
S_0x5576218bb510 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218bb2c0;
 .timescale 0 0;
S_0x5576218bc3e0 .scope generate, "genblk1[6]" "genblk1[6]" 4 18, 4 18 0, S_0x557621870d50;
 .timescale 0 0;
P_0x5576218bc5e0 .param/l "i" 1 4 18, +C4<0110>;
S_0x5576218bc6c0 .scope module, "one_bit_alu_inst" "one_bit_alu" 4 19, 5 1 0, S_0x5576218bc3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 4 "f_i";
    .port_info 4 /OUTPUT 1 "result_o";
    .port_info 5 /OUTPUT 1 "carry_bit_o";
P_0x5576218bc8a0 .param/l "F0" 0 5 2, C4<00>;
P_0x5576218bc8e0 .param/l "F1" 0 5 3, C4<01>;
P_0x5576218bc920 .param/l "F2" 0 5 4, C4<10>;
P_0x5576218bc960 .param/l "F3" 0 5 5, C4<11>;
v0x5576218c2c40_0 .net "a_i", 0 0, L_0x5576218d1430;  1 drivers
v0x5576218c2d10_0 .net "adder_o", 0 0, L_0x5576218d12d0;  1 drivers
v0x5576218c2e00_0 .net "and_o", 0 0, v0x5576218bd2f0_0;  1 drivers
v0x5576218c2ef0_0 .net "b_i", 0 0, L_0x5576218d15e0;  1 drivers
v0x5576218c2f90_0 .net "carry_bit_o", 0 0, v0x5576218be320_0;  1 drivers
v0x5576218c30d0_0 .net "carry_in_i", 0 0, L_0x5576218d0c10;  1 drivers
v0x5576218c3170_0 .net "enable_b_o", 0 0, L_0x5576218d0fe0;  1 drivers
v0x5576218c3210_0 .net "f_i", 3 0, v0x5576218cbe90_0;  alias, 1 drivers
v0x5576218c32b0_0 .net "inverter_a_o", 0 0, L_0x5576218d0d20;  1 drivers
v0x5576218c33e0_0 .net "or_o", 0 0, v0x5576218c2460_0;  1 drivers
v0x5576218c3480_0 .net "result_o", 0 0, v0x5576218c1ba0_0;  1 drivers
v0x5576218c3520_0 .net "xor_o", 0 0, v0x5576218c2b20_0;  1 drivers
L_0x5576218d0ef0 .part v0x5576218cbe90_0, 3, 1;
L_0x5576218d11e0 .part v0x5576218cbe90_0, 2, 1;
L_0x5576218d1390 .part v0x5576218cbe90_0, 0, 2;
S_0x5576218bcc60 .scope module, "and_gate" "and_gate" 5 31, 6 1 0, S_0x5576218bc6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218bd150_0 .net "a_i", 0 0, L_0x5576218d0d20;  alias, 1 drivers
v0x5576218bd230_0 .net "b_i", 0 0, L_0x5576218d0fe0;  alias, 1 drivers
v0x5576218bd2f0_0 .var "result_o", 0 0;
E_0x5576218bced0 .event anyedge, v0x5576218bd150_0, v0x5576218bd230_0;
S_0x5576218bcf50 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218bcc60;
 .timescale 0 0;
S_0x5576218bd410 .scope module, "enable_gate" "enable_gate" 5 25, 7 3 0, S_0x5576218bc6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fe4bb14b1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5576218bd660_0 .net/2u *"_ivl_0", 0 0, L_0x7fe4bb14b1c8;  1 drivers
v0x5576218bd760_0 .net "enable_i", 0 0, L_0x5576218d11e0;  1 drivers
v0x5576218bd820_0 .net "input_i", 0 0, L_0x5576218d15e0;  alias, 1 drivers
v0x5576218bd8c0_0 .net "output_o", 0 0, L_0x5576218d0fe0;  alias, 1 drivers
L_0x5576218d0fe0 .functor MUXZ 1, L_0x7fe4bb14b1c8, L_0x5576218d15e0, L_0x5576218d11e0, C4<>;
S_0x5576218bd9c0 .scope module, "full_adder" "full_adder" 5 49, 8 1 0, S_0x5576218bc6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x5576218d12d0 .functor BUFZ 1, v0x5576218c0150_0, C4<0>, C4<0>, C4<0>;
v0x5576218c0230_0 .net "a_i", 0 0, L_0x5576218d0d20;  alias, 1 drivers
v0x5576218c02d0_0 .net "b_i", 0 0, L_0x5576218d0fe0;  alias, 1 drivers
v0x5576218c0420_0 .net "carry_in_i", 0 0, L_0x5576218d0c10;  alias, 1 drivers
v0x5576218c04f0_0 .net "carry_out_o", 0 0, v0x5576218be320_0;  alias, 1 drivers
v0x5576218c0590_0 .net "first_and_o", 0 0, v0x5576218beae0_0;  1 drivers
v0x5576218c06d0_0 .net "first_xor_o", 0 0, v0x5576218bf260_0;  1 drivers
v0x5576218c0770_0 .net "second_and_o", 0 0, v0x5576218bf970_0;  1 drivers
v0x5576218c0860_0 .net "second_xor_o", 0 0, v0x5576218c0150_0;  1 drivers
v0x5576218c0900_0 .net "sum_o", 0 0, L_0x5576218d12d0;  alias, 1 drivers
S_0x5576218bdcb0 .scope module, "carry_out_or" "or_gate" 8 29, 9 1 0, S_0x5576218bd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218be180_0 .net "a_i", 0 0, v0x5576218beae0_0;  alias, 1 drivers
v0x5576218be260_0 .net "b_i", 0 0, v0x5576218bf970_0;  alias, 1 drivers
v0x5576218be320_0 .var "result_o", 0 0;
E_0x5576218bdf00 .event anyedge, v0x5576218be180_0, v0x5576218be260_0;
S_0x5576218bdf80 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x5576218bdcb0;
 .timescale 0 0;
S_0x5576218be470 .scope module, "first_and" "and_gate" 8 22, 6 1 0, S_0x5576218bd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218be940_0 .net "a_i", 0 0, L_0x5576218d0c10;  alias, 1 drivers
v0x5576218bea20_0 .net "b_i", 0 0, v0x5576218bf260_0;  alias, 1 drivers
v0x5576218beae0_0 .var "result_o", 0 0;
E_0x5576218be6c0 .event anyedge, v0x5576218be940_0, v0x5576218bea20_0;
S_0x5576218be740 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218be470;
 .timescale 0 0;
S_0x5576218bec20 .scope module, "first_xor" "xor_gate" 8 12, 10 1 0, S_0x5576218bd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218bf080_0 .net "a_i", 0 0, L_0x5576218d0d20;  alias, 1 drivers
v0x5576218bf170_0 .net "b_i", 0 0, L_0x5576218d0fe0;  alias, 1 drivers
v0x5576218bf260_0 .var "result_o", 0 0;
S_0x5576218beea0 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218bec20;
 .timescale 0 0;
S_0x5576218bf350 .scope module, "second_and" "and_gate" 8 25, 6 1 0, S_0x5576218bd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218bf7a0_0 .net "a_i", 0 0, L_0x5576218d0d20;  alias, 1 drivers
v0x5576218bf8b0_0 .net "b_i", 0 0, L_0x5576218d0fe0;  alias, 1 drivers
v0x5576218bf970_0 .var "result_o", 0 0;
S_0x5576218bf5a0 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218bf350;
 .timescale 0 0;
S_0x5576218bfa60 .scope module, "second_xor" "xor_gate" 8 15, 10 1 0, S_0x5576218bd9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218bff80_0 .net "a_i", 0 0, v0x5576218bf260_0;  alias, 1 drivers
v0x5576218c0090_0 .net "b_i", 0 0, L_0x5576218d0c10;  alias, 1 drivers
v0x5576218c0150_0 .var "result_o", 0 0;
E_0x5576218bfd00 .event anyedge, v0x5576218bea20_0, v0x5576218be940_0;
S_0x5576218bfd80 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218bfa60;
 .timescale 0 0;
S_0x5576218c0a70 .scope module, "inverter_gate" "inverter_gate" 5 18, 11 3 0, S_0x5576218bc6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x5576218d0cb0 .functor NOT 1, L_0x5576218d1430, C4<0>, C4<0>, C4<0>;
v0x5576218c0c90_0 .net *"_ivl_0", 0 0, L_0x5576218d0cb0;  1 drivers
v0x5576218c0d90_0 .net "input_i", 0 0, L_0x5576218d1430;  alias, 1 drivers
v0x5576218c0e50_0 .net "invert_i", 0 0, L_0x5576218d0ef0;  1 drivers
v0x5576218c0ef0_0 .net "output_o", 0 0, L_0x5576218d0d20;  alias, 1 drivers
L_0x5576218d0d20 .functor MUXZ 1, L_0x5576218d1430, L_0x5576218d0cb0, L_0x5576218d0ef0, C4<>;
S_0x5576218c10a0 .scope module, "multiplexer" "multiplexer" 5 57, 12 1 0, S_0x5576218bc6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 2 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
P_0x5576218c1280 .param/l "ADDER_OUTPUT" 0 12 5, C4<11>;
P_0x5576218c12c0 .param/l "AND_OUTPUT" 0 12 2, C4<00>;
P_0x5576218c1300 .param/l "OR_OUTPUT" 0 12 3, C4<01>;
P_0x5576218c1340 .param/l "XOR_OUTPUT" 0 12 4, C4<10>;
v0x5576218c18d0_0 .net "adder_r_i", 0 0, L_0x5576218d12d0;  alias, 1 drivers
v0x5576218c1990_0 .net "and_r_i", 0 0, v0x5576218bd2f0_0;  alias, 1 drivers
v0x5576218c1a30_0 .net "f_i", 1 0, L_0x5576218d1390;  1 drivers
v0x5576218c1b00_0 .net "or_r_i", 0 0, v0x5576218c2460_0;  alias, 1 drivers
v0x5576218c1ba0_0 .var "result_o", 0 0;
v0x5576218c1cb0_0 .net "xor_r_i", 0 0, v0x5576218c2b20_0;  alias, 1 drivers
E_0x5576218c1660/0 .event anyedge, v0x5576218c1a30_0, v0x5576218bd2f0_0, v0x5576218c1b00_0, v0x5576218c1cb0_0;
E_0x5576218c1660/1 .event anyedge, v0x5576218c0900_0;
E_0x5576218c1660 .event/or E_0x5576218c1660/0, E_0x5576218c1660/1;
S_0x5576218c16d0 .scope begin, "multiplexer" "multiplexer" 12 17, 12 17 0, S_0x5576218c10a0;
 .timescale 0 0;
S_0x5576218c1e70 .scope module, "or_gate" "or_gate" 5 37, 9 1 0, S_0x5576218bc6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218c22e0_0 .net "a_i", 0 0, L_0x5576218d0d20;  alias, 1 drivers
v0x5576218c23a0_0 .net "b_i", 0 0, L_0x5576218d0fe0;  alias, 1 drivers
v0x5576218c2460_0 .var "result_o", 0 0;
S_0x5576218c20e0 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x5576218c1e70;
 .timescale 0 0;
S_0x5576218c2550 .scope module, "xor_gate" "xor_gate" 5 43, 10 1 0, S_0x5576218bc6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218c29a0_0 .net "a_i", 0 0, L_0x5576218d0d20;  alias, 1 drivers
v0x5576218c2a60_0 .net "b_i", 0 0, L_0x5576218d0fe0;  alias, 1 drivers
v0x5576218c2b20_0 .var "result_o", 0 0;
S_0x5576218c27a0 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218c2550;
 .timescale 0 0;
S_0x5576218c3670 .scope generate, "genblk1[7]" "genblk1[7]" 4 18, 4 18 0, S_0x557621870d50;
 .timescale 0 0;
P_0x5576218c3870 .param/l "i" 1 4 18, +C4<0111>;
S_0x5576218c3950 .scope module, "one_bit_alu_inst" "one_bit_alu" 4 19, 5 1 0, S_0x5576218c3670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /INPUT 4 "f_i";
    .port_info 4 /OUTPUT 1 "result_o";
    .port_info 5 /OUTPUT 1 "carry_bit_o";
P_0x5576218c3b30 .param/l "F0" 0 5 2, C4<00>;
P_0x5576218c3b70 .param/l "F1" 0 5 3, C4<01>;
P_0x5576218c3bb0 .param/l "F2" 0 5 4, C4<10>;
P_0x5576218c3bf0 .param/l "F3" 0 5 5, C4<11>;
v0x5576218c9ed0_0 .net "a_i", 0 0, L_0x5576218d2400;  1 drivers
v0x5576218c9fa0_0 .net "adder_o", 0 0, L_0x5576218d22a0;  1 drivers
v0x5576218ca090_0 .net "and_o", 0 0, v0x5576218c4580_0;  1 drivers
v0x5576218ca180_0 .net "b_i", 0 0, L_0x5576218d2560;  1 drivers
v0x5576218ca220_0 .net "carry_bit_o", 0 0, v0x5576218c55b0_0;  1 drivers
v0x5576218ca360_0 .net "carry_in_i", 0 0, L_0x5576218d2600;  1 drivers
v0x5576218ca400_0 .net "enable_b_o", 0 0, L_0x5576218d1f60;  1 drivers
v0x5576218ca4a0_0 .net "f_i", 3 0, v0x5576218cbe90_0;  alias, 1 drivers
v0x5576218ca540_0 .net "inverter_a_o", 0 0, L_0x5576218d18b0;  1 drivers
v0x5576218ca670_0 .net "or_o", 0 0, v0x5576218c96f0_0;  1 drivers
v0x5576218ca710_0 .net "result_o", 0 0, v0x5576218c8e30_0;  1 drivers
v0x5576218ca7b0_0 .net "xor_o", 0 0, v0x5576218c9db0_0;  1 drivers
L_0x5576218d1a60 .part v0x5576218cbe90_0, 3, 1;
L_0x5576218d21b0 .part v0x5576218cbe90_0, 2, 1;
L_0x5576218d2360 .part v0x5576218cbe90_0, 0, 2;
S_0x5576218c3ef0 .scope module, "and_gate" "and_gate" 5 31, 6 1 0, S_0x5576218c3950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218c43e0_0 .net "a_i", 0 0, L_0x5576218d18b0;  alias, 1 drivers
v0x5576218c44c0_0 .net "b_i", 0 0, L_0x5576218d1f60;  alias, 1 drivers
v0x5576218c4580_0 .var "result_o", 0 0;
E_0x5576218c4160 .event anyedge, v0x5576218c43e0_0, v0x5576218c44c0_0;
S_0x5576218c41e0 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218c3ef0;
 .timescale 0 0;
S_0x5576218c46a0 .scope module, "enable_gate" "enable_gate" 5 25, 7 3 0, S_0x5576218c3950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7fe4bb14b210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5576218c48f0_0 .net/2u *"_ivl_0", 0 0, L_0x7fe4bb14b210;  1 drivers
v0x5576218c49f0_0 .net "enable_i", 0 0, L_0x5576218d21b0;  1 drivers
v0x5576218c4ab0_0 .net "input_i", 0 0, L_0x5576218d2560;  alias, 1 drivers
v0x5576218c4b50_0 .net "output_o", 0 0, L_0x5576218d1f60;  alias, 1 drivers
L_0x5576218d1f60 .functor MUXZ 1, L_0x7fe4bb14b210, L_0x5576218d2560, L_0x5576218d21b0, C4<>;
S_0x5576218c4c50 .scope module, "full_adder" "full_adder" 5 49, 8 1 0, S_0x5576218c3950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x5576218d22a0 .functor BUFZ 1, v0x5576218c73e0_0, C4<0>, C4<0>, C4<0>;
v0x5576218c74c0_0 .net "a_i", 0 0, L_0x5576218d18b0;  alias, 1 drivers
v0x5576218c7560_0 .net "b_i", 0 0, L_0x5576218d1f60;  alias, 1 drivers
v0x5576218c76b0_0 .net "carry_in_i", 0 0, L_0x5576218d2600;  alias, 1 drivers
v0x5576218c7780_0 .net "carry_out_o", 0 0, v0x5576218c55b0_0;  alias, 1 drivers
v0x5576218c7820_0 .net "first_and_o", 0 0, v0x5576218c5d70_0;  1 drivers
v0x5576218c7960_0 .net "first_xor_o", 0 0, v0x5576218c64f0_0;  1 drivers
v0x5576218c7a00_0 .net "second_and_o", 0 0, v0x5576218c6c00_0;  1 drivers
v0x5576218c7af0_0 .net "second_xor_o", 0 0, v0x5576218c73e0_0;  1 drivers
v0x5576218c7b90_0 .net "sum_o", 0 0, L_0x5576218d22a0;  alias, 1 drivers
S_0x5576218c4f40 .scope module, "carry_out_or" "or_gate" 8 29, 9 1 0, S_0x5576218c4c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218c5410_0 .net "a_i", 0 0, v0x5576218c5d70_0;  alias, 1 drivers
v0x5576218c54f0_0 .net "b_i", 0 0, v0x5576218c6c00_0;  alias, 1 drivers
v0x5576218c55b0_0 .var "result_o", 0 0;
E_0x5576218c5190 .event anyedge, v0x5576218c5410_0, v0x5576218c54f0_0;
S_0x5576218c5210 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x5576218c4f40;
 .timescale 0 0;
S_0x5576218c5700 .scope module, "first_and" "and_gate" 8 22, 6 1 0, S_0x5576218c4c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218c5bd0_0 .net "a_i", 0 0, L_0x5576218d2600;  alias, 1 drivers
v0x5576218c5cb0_0 .net "b_i", 0 0, v0x5576218c64f0_0;  alias, 1 drivers
v0x5576218c5d70_0 .var "result_o", 0 0;
E_0x5576218c5950 .event anyedge, v0x5576218c5bd0_0, v0x5576218c5cb0_0;
S_0x5576218c59d0 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218c5700;
 .timescale 0 0;
S_0x5576218c5eb0 .scope module, "first_xor" "xor_gate" 8 12, 10 1 0, S_0x5576218c4c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218c6310_0 .net "a_i", 0 0, L_0x5576218d18b0;  alias, 1 drivers
v0x5576218c6400_0 .net "b_i", 0 0, L_0x5576218d1f60;  alias, 1 drivers
v0x5576218c64f0_0 .var "result_o", 0 0;
S_0x5576218c6130 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218c5eb0;
 .timescale 0 0;
S_0x5576218c65e0 .scope module, "second_and" "and_gate" 8 25, 6 1 0, S_0x5576218c4c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218c6a30_0 .net "a_i", 0 0, L_0x5576218d18b0;  alias, 1 drivers
v0x5576218c6b40_0 .net "b_i", 0 0, L_0x5576218d1f60;  alias, 1 drivers
v0x5576218c6c00_0 .var "result_o", 0 0;
S_0x5576218c6830 .scope begin, "and_logic" "and_logic" 6 9, 6 9 0, S_0x5576218c65e0;
 .timescale 0 0;
S_0x5576218c6cf0 .scope module, "second_xor" "xor_gate" 8 15, 10 1 0, S_0x5576218c4c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218c7210_0 .net "a_i", 0 0, v0x5576218c64f0_0;  alias, 1 drivers
v0x5576218c7320_0 .net "b_i", 0 0, L_0x5576218d2600;  alias, 1 drivers
v0x5576218c73e0_0 .var "result_o", 0 0;
E_0x5576218c6f90 .event anyedge, v0x5576218c5cb0_0, v0x5576218c5bd0_0;
S_0x5576218c7010 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218c6cf0;
 .timescale 0 0;
S_0x5576218c7d00 .scope module, "inverter_gate" "inverter_gate" 5 18, 11 3 0, S_0x5576218c3950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x5576218d1840 .functor NOT 1, L_0x5576218d2400, C4<0>, C4<0>, C4<0>;
v0x5576218c7f20_0 .net *"_ivl_0", 0 0, L_0x5576218d1840;  1 drivers
v0x5576218c8020_0 .net "input_i", 0 0, L_0x5576218d2400;  alias, 1 drivers
v0x5576218c80e0_0 .net "invert_i", 0 0, L_0x5576218d1a60;  1 drivers
v0x5576218c8180_0 .net "output_o", 0 0, L_0x5576218d18b0;  alias, 1 drivers
L_0x5576218d18b0 .functor MUXZ 1, L_0x5576218d2400, L_0x5576218d1840, L_0x5576218d1a60, C4<>;
S_0x5576218c8330 .scope module, "multiplexer" "multiplexer" 5 57, 12 1 0, S_0x5576218c3950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 2 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
P_0x5576218c8510 .param/l "ADDER_OUTPUT" 0 12 5, C4<11>;
P_0x5576218c8550 .param/l "AND_OUTPUT" 0 12 2, C4<00>;
P_0x5576218c8590 .param/l "OR_OUTPUT" 0 12 3, C4<01>;
P_0x5576218c85d0 .param/l "XOR_OUTPUT" 0 12 4, C4<10>;
v0x5576218c8b60_0 .net "adder_r_i", 0 0, L_0x5576218d22a0;  alias, 1 drivers
v0x5576218c8c20_0 .net "and_r_i", 0 0, v0x5576218c4580_0;  alias, 1 drivers
v0x5576218c8cc0_0 .net "f_i", 1 0, L_0x5576218d2360;  1 drivers
v0x5576218c8d90_0 .net "or_r_i", 0 0, v0x5576218c96f0_0;  alias, 1 drivers
v0x5576218c8e30_0 .var "result_o", 0 0;
v0x5576218c8f40_0 .net "xor_r_i", 0 0, v0x5576218c9db0_0;  alias, 1 drivers
E_0x5576218c88f0/0 .event anyedge, v0x5576218c8cc0_0, v0x5576218c4580_0, v0x5576218c8d90_0, v0x5576218c8f40_0;
E_0x5576218c88f0/1 .event anyedge, v0x5576218c7b90_0;
E_0x5576218c88f0 .event/or E_0x5576218c88f0/0, E_0x5576218c88f0/1;
S_0x5576218c8960 .scope begin, "multiplexer" "multiplexer" 12 17, 12 17 0, S_0x5576218c8330;
 .timescale 0 0;
S_0x5576218c9100 .scope module, "or_gate" "or_gate" 5 37, 9 1 0, S_0x5576218c3950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218c9570_0 .net "a_i", 0 0, L_0x5576218d18b0;  alias, 1 drivers
v0x5576218c9630_0 .net "b_i", 0 0, L_0x5576218d1f60;  alias, 1 drivers
v0x5576218c96f0_0 .var "result_o", 0 0;
S_0x5576218c9370 .scope begin, "or_logic" "or_logic" 9 9, 9 9 0, S_0x5576218c9100;
 .timescale 0 0;
S_0x5576218c97e0 .scope module, "xor_gate" "xor_gate" 5 43, 10 1 0, S_0x5576218c3950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5576218c9c30_0 .net "a_i", 0 0, L_0x5576218d18b0;  alias, 1 drivers
v0x5576218c9cf0_0 .net "b_i", 0 0, L_0x5576218d1f60;  alias, 1 drivers
v0x5576218c9db0_0 .var "result_o", 0 0;
S_0x5576218c9a30 .scope begin, "xor_logic" "xor_logic" 10 9, 10 9 0, S_0x5576218c97e0;
 .timescale 0 0;
S_0x5576218cb000 .scope task, "run_test" "run_test" 3 31, 3 31 0, S_0x5576218796c0;
 .timescale -9 -9;
v0x5576218cb200_0 .var "a", 7 0;
v0x5576218cb2e0_0 .var "b", 7 0;
v0x5576218cb3c0_0 .var "expected", 7 0;
v0x5576218cb480_0 .var "func", 3 0;
TD_eight_bit_alu_tb.run_test ;
    %load/vec4 v0x5576218cb480_0;
    %store/vec4 v0x5576218cbe90_0, 0, 4;
    %load/vec4 v0x5576218cb200_0;
    %store/vec4 v0x5576218cbd30_0, 0, 8;
    %load/vec4 v0x5576218cb2e0_0;
    %store/vec4 v0x5576218cbdf0_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x5576218cbf60_0;
    %load/vec4 v0x5576218cb3c0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 43 "$display", "FAILED: f=%b A=%d B=%d \342\206\222 got=%d expected=%d", v0x5576218cb480_0, v0x5576218cb200_0, v0x5576218cb2e0_0, v0x5576218cbf60_0, v0x5576218cb3c0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 46 "$display", "PASSED: f=%b A=%d B=%d \342\206\222 result=%d", v0x5576218cb480_0, v0x5576218cb200_0, v0x5576218cb2e0_0, v0x5576218cbf60_0 {0 0 0};
T_0.1 ;
    %end;
S_0x5576218cb560 .scope task, "test_addition" "test_addition" 3 89, 3 89 0, S_0x5576218796c0;
 .timescale -9 -9;
TD_eight_bit_alu_tb.test_addition ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 33, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 99, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 150, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 94, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %end;
S_0x5576218cb740 .scope task, "test_and_or_xor" "test_and_or_xor" 3 63, 3 63 0, S_0x5576218796c0;
 .timescale -9 -9;
TD_eight_bit_alu_tb.test_and_or_xor ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 145, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 145, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 145, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 211, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %end;
S_0x5576218cb920 .scope task, "test_output_a_not_a" "test_output_a_not_a" 3 51, 3 51 0, S_0x5576218796c0;
 .timescale -9 -9;
TD_eight_bit_alu_tb.test_output_a_not_a ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %end;
S_0x5576218cbb50 .scope task, "test_subtraction" "test_subtraction" 3 108, 3 108 0, S_0x5576218796c0;
 .timescale -9 -9;
TD_eight_bit_alu_tb.test_subtraction ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 206, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5576218cb480_0, 0, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5576218cb200_0, 0, 8;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x5576218cb2e0_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x5576218cb3c0_0, 0, 8;
    %fork TD_eight_bit_alu_tb.run_test, S_0x5576218cb000;
    %join;
    %end;
S_0x557621870140 .scope module, "tt_um_example" "tt_um_example" 13 8;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_0x7fe4bb14b2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5576218cc030_0 .net/2u *"_ivl_6", 0 0, L_0x7fe4bb14b2e8;  1 drivers
v0x5576218cc110_0 .net *"_ivl_8", 3 0, L_0x5576218d2ba0;  1 drivers
v0x5576218cc1f0_0 .net "_unused", 0 0, L_0x5576218d2c40;  1 drivers
o0x7fe4bb19a7c8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5576218cc2c0_0 .net "clk", 0 0, o0x7fe4bb19a7c8;  0 drivers
o0x7fe4bb19a7f8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5576218cc380_0 .net "ena", 0 0, o0x7fe4bb19a7f8;  0 drivers
o0x7fe4bb19a828 .functor BUFZ 1, c4<z>; HiZ drive
v0x5576218cc490_0 .net "rst_n", 0 0, o0x7fe4bb19a828;  0 drivers
o0x7fe4bb19a858 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x5576218cc550_0 .net "ui_in", 7 0, o0x7fe4bb19a858;  0 drivers
o0x7fe4bb19a888 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x5576218cc630_0 .net "uio_in", 7 0, o0x7fe4bb19a888;  0 drivers
L_0x7fe4bb14b2a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5576218cc710_0 .net "uio_oe", 7 0, L_0x7fe4bb14b2a0;  1 drivers
L_0x7fe4bb14b258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5576218cc7f0_0 .net "uio_out", 7 0, L_0x7fe4bb14b258;  1 drivers
v0x5576218cc8d0_0 .net "uo_out", 7 0, L_0x5576218d2a90;  1 drivers
L_0x5576218d2a90 .arith/sum 8, o0x7fe4bb19a858, o0x7fe4bb19a888;
L_0x5576218d2ba0 .concat [ 1 1 1 1], L_0x7fe4bb14b2e8, o0x7fe4bb19a828, o0x7fe4bb19a7c8, o0x7fe4bb19a7f8;
L_0x5576218d2c40 .reduce/and L_0x5576218d2ba0;
    .scope S_0x55762185ee60;
T_5 ;
    %wait E_0x5576217afc00;
    %fork t_1, S_0x55762185fa70;
    %jmp t_0;
    .scope S_0x55762185fa70;
t_1 ;
    %load/vec4 v0x5576218672e0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.2, 4;
    %load/vec4 v0x55762185e970_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557621856000_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557621856000_0, 0, 1;
T_5.1 ;
    %end;
    .scope S_0x55762185ee60;
t_0 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x557621896e50;
T_6 ;
    %wait E_0x5576217afc00;
    %fork t_3, S_0x5576218970c0;
    %jmp t_2;
    .scope S_0x5576218970c0;
t_3 ;
    %load/vec4 v0x5576218972c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_6.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x557621897380_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_6.2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557621897440_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557621897440_0, 0, 1;
T_6.1 ;
    %end;
    .scope S_0x557621896e50;
t_2 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x557621897530;
T_7 ;
    %wait E_0x5576217afc00;
    %fork t_5, S_0x557621897780;
    %jmp t_4;
    .scope S_0x557621897780;
t_5 ;
    %load/vec4 v0x557621897980_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.3, 4;
    %load/vec4 v0x557621897a40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 8;
    %jmp/1 T_7.2, 8;
    %load/vec4 v0x557621897980_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v0x557621897a40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.2;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557621897b00_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557621897b00_0, 0, 1;
T_7.1 ;
    %end;
    .scope S_0x557621897530;
t_4 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x557621893dd0;
T_8 ;
    %wait E_0x5576217afc00;
    %fork t_7, S_0x557621893fe0;
    %jmp t_6;
    .scope S_0x557621893fe0;
t_7 ;
    %load/vec4 v0x5576218941c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.3, 4;
    %load/vec4 v0x5576218942b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.3;
    %flag_set/vec4 8;
    %jmp/1 T_8.2, 8;
    %load/vec4 v0x5576218941c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_8.4, 4;
    %load/vec4 v0x5576218942b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218943a0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218943a0_0, 0, 1;
T_8.1 ;
    %end;
    .scope S_0x557621893dd0;
t_6 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x557621894b30;
T_9 ;
    %wait E_0x5576217afc40;
    %fork t_9, S_0x557621894da0;
    %jmp t_8;
    .scope S_0x557621894da0;
t_9 ;
    %load/vec4 v0x557621894fa0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.3, 4;
    %load/vec4 v0x5576218950b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.3;
    %flag_set/vec4 8;
    %jmp/1 T_9.2, 8;
    %load/vec4 v0x557621894fa0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.4, 4;
    %load/vec4 v0x5576218950b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.2;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557621895170_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557621895170_0, 0, 1;
T_9.1 ;
    %end;
    .scope S_0x557621894b30;
t_8 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5576218936d0;
T_10 ;
    %wait E_0x5576217af9f0;
    %fork t_11, S_0x5576218938f0;
    %jmp t_10;
    .scope S_0x5576218938f0;
t_11 ;
    %load/vec4 v0x557621893af0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_10.2, 4;
    %load/vec4 v0x557621893bd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557621893c90_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557621893c90_0, 0, 1;
T_10.1 ;
    %end;
    .scope S_0x5576218936d0;
t_10 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x557621894490;
T_11 ;
    %wait E_0x5576217afc00;
    %fork t_13, S_0x557621894670;
    %jmp t_12;
    .scope S_0x557621894670;
t_13 ;
    %load/vec4 v0x557621894870_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_11.2, 4;
    %load/vec4 v0x557621894980_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557621894a40_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557621894a40_0, 0, 1;
T_11.1 ;
    %end;
    .scope S_0x557621894490;
t_12 %join;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x557621892fc0;
T_12 ;
    %wait E_0x5576217af820;
    %fork t_15, S_0x5576218931e0;
    %jmp t_14;
    .scope S_0x5576218931e0;
t_15 ;
    %load/vec4 v0x5576218933e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_12.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5576218934c0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_12.2;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557621893580_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557621893580_0, 0, 1;
T_12.1 ;
    %end;
    .scope S_0x557621892fc0;
t_14 %join;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5576218960c0;
T_13 ;
    %wait E_0x557621896640;
    %fork t_17, S_0x5576218966b0;
    %jmp t_16;
    .scope S_0x5576218966b0;
t_17 ;
    %load/vec4 v0x557621896a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x557621896970_0;
    %store/vec4 v0x557621896b80_0, 0, 1;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x557621896ae0_0;
    %store/vec4 v0x557621896b80_0, 0, 1;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x557621896c90_0;
    %store/vec4 v0x557621896b80_0, 0, 1;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x5576218968b0_0;
    %store/vec4 v0x557621896b80_0, 0, 1;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5576218960c0;
t_16 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x557621898ef0;
T_14 ;
    %wait E_0x557621899160;
    %fork t_19, S_0x5576218991e0;
    %jmp t_18;
    .scope S_0x5576218991e0;
t_19 ;
    %load/vec4 v0x5576218993e0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v0x5576218994c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557621899580_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557621899580_0, 0, 1;
T_14.1 ;
    %end;
    .scope S_0x557621898ef0;
t_18 %join;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55762189e100;
T_15 ;
    %wait E_0x557621899160;
    %fork t_21, S_0x55762189e370;
    %jmp t_20;
    .scope S_0x55762189e370;
t_21 ;
    %load/vec4 v0x55762189e570_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_15.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55762189e630_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_15.2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55762189e6f0_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55762189e6f0_0, 0, 1;
T_15.1 ;
    %end;
    .scope S_0x55762189e100;
t_20 %join;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55762189e7e0;
T_16 ;
    %wait E_0x557621899160;
    %fork t_23, S_0x55762189ea30;
    %jmp t_22;
    .scope S_0x55762189ea30;
t_23 ;
    %load/vec4 v0x55762189ec30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_16.3, 4;
    %load/vec4 v0x55762189ecf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.3;
    %flag_set/vec4 8;
    %jmp/1 T_16.2, 8;
    %load/vec4 v0x55762189ec30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_16.4, 4;
    %load/vec4 v0x55762189ecf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.2;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55762189edb0_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55762189edb0_0, 0, 1;
T_16.1 ;
    %end;
    .scope S_0x55762189e7e0;
t_22 %join;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55762189aeb0;
T_17 ;
    %wait E_0x557621899160;
    %fork t_25, S_0x55762189b130;
    %jmp t_24;
    .scope S_0x55762189b130;
t_25 ;
    %load/vec4 v0x55762189b310_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_17.3, 4;
    %load/vec4 v0x55762189b400_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.3;
    %flag_set/vec4 8;
    %jmp/1 T_17.2, 8;
    %load/vec4 v0x55762189b310_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_17.4, 4;
    %load/vec4 v0x55762189b400_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.2;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55762189b4f0_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55762189b4f0_0, 0, 1;
T_17.1 ;
    %end;
    .scope S_0x55762189aeb0;
t_24 %join;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55762189bcf0;
T_18 ;
    %wait E_0x55762189bf90;
    %fork t_27, S_0x55762189c010;
    %jmp t_26;
    .scope S_0x55762189c010;
t_27 ;
    %load/vec4 v0x55762189c210_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_18.3, 4;
    %load/vec4 v0x55762189c320_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.3;
    %flag_set/vec4 8;
    %jmp/1 T_18.2, 8;
    %load/vec4 v0x55762189c210_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_18.4, 4;
    %load/vec4 v0x55762189c320_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.2;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55762189c3e0_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55762189c3e0_0, 0, 1;
T_18.1 ;
    %end;
    .scope S_0x55762189bcf0;
t_26 %join;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55762189a700;
T_19 ;
    %wait E_0x55762189a950;
    %fork t_29, S_0x55762189a9d0;
    %jmp t_28;
    .scope S_0x55762189a9d0;
t_29 ;
    %load/vec4 v0x55762189abd0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_19.2, 4;
    %load/vec4 v0x55762189acb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55762189ad70_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55762189ad70_0, 0, 1;
T_19.1 ;
    %end;
    .scope S_0x55762189a700;
t_28 %join;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55762189b5e0;
T_20 ;
    %wait E_0x557621899160;
    %fork t_31, S_0x55762189b830;
    %jmp t_30;
    .scope S_0x55762189b830;
t_31 ;
    %load/vec4 v0x55762189ba30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_20.2, 4;
    %load/vec4 v0x55762189bb40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55762189bc00_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55762189bc00_0, 0, 1;
T_20.1 ;
    %end;
    .scope S_0x55762189b5e0;
t_30 %join;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x557621899f40;
T_21 ;
    %wait E_0x55762189a190;
    %fork t_33, S_0x55762189a210;
    %jmp t_32;
    .scope S_0x55762189a210;
t_33 ;
    %load/vec4 v0x55762189a410_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_21.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55762189a4f0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_21.2;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55762189a5b0_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55762189a5b0_0, 0, 1;
T_21.1 ;
    %end;
    .scope S_0x557621899f40;
t_32 %join;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55762189d330;
T_22 ;
    %wait E_0x55762189d8f0;
    %fork t_35, S_0x55762189d960;
    %jmp t_34;
    .scope S_0x55762189d960;
t_35 ;
    %load/vec4 v0x55762189dcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x55762189dc20_0;
    %store/vec4 v0x55762189de30_0, 0, 1;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x55762189dd90_0;
    %store/vec4 v0x55762189de30_0, 0, 1;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x55762189df40_0;
    %store/vec4 v0x55762189de30_0, 0, 1;
    %jmp T_22.4;
T_22.3 ;
    %load/vec4 v0x55762189db60_0;
    %store/vec4 v0x55762189de30_0, 0, 1;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55762189d330;
t_34 %join;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5576218a0140;
T_23 ;
    %wait E_0x5576218a03b0;
    %fork t_37, S_0x5576218a0430;
    %jmp t_36;
    .scope S_0x5576218a0430;
t_37 ;
    %load/vec4 v0x5576218a0630_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_23.2, 4;
    %load/vec4 v0x5576218a0710_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218a07d0_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218a07d0_0, 0, 1;
T_23.1 ;
    %end;
    .scope S_0x5576218a0140;
t_36 %join;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5576218a53b0;
T_24 ;
    %wait E_0x5576218a03b0;
    %fork t_39, S_0x5576218a5620;
    %jmp t_38;
    .scope S_0x5576218a5620;
t_39 ;
    %load/vec4 v0x5576218a5820_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_24.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5576218a58e0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_24.2;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218a59a0_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218a59a0_0, 0, 1;
T_24.1 ;
    %end;
    .scope S_0x5576218a53b0;
t_38 %join;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5576218a5a90;
T_25 ;
    %wait E_0x5576218a03b0;
    %fork t_41, S_0x5576218a5ce0;
    %jmp t_40;
    .scope S_0x5576218a5ce0;
t_41 ;
    %load/vec4 v0x5576218a5ee0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_25.3, 4;
    %load/vec4 v0x5576218a5fa0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.3;
    %flag_set/vec4 8;
    %jmp/1 T_25.2, 8;
    %load/vec4 v0x5576218a5ee0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_25.4, 4;
    %load/vec4 v0x5576218a5fa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_25.2;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218a6060_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218a6060_0, 0, 1;
T_25.1 ;
    %end;
    .scope S_0x5576218a5a90;
t_40 %join;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5576218a2160;
T_26 ;
    %wait E_0x5576218a03b0;
    %fork t_43, S_0x5576218a23e0;
    %jmp t_42;
    .scope S_0x5576218a23e0;
t_43 ;
    %load/vec4 v0x5576218a25c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_26.3, 4;
    %load/vec4 v0x5576218a26b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.3;
    %flag_set/vec4 8;
    %jmp/1 T_26.2, 8;
    %load/vec4 v0x5576218a25c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_26.4, 4;
    %load/vec4 v0x5576218a26b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.2;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218a27a0_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218a27a0_0, 0, 1;
T_26.1 ;
    %end;
    .scope S_0x5576218a2160;
t_42 %join;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5576218a2fa0;
T_27 ;
    %wait E_0x5576218a3240;
    %fork t_45, S_0x5576218a32c0;
    %jmp t_44;
    .scope S_0x5576218a32c0;
t_45 ;
    %load/vec4 v0x5576218a34c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.3, 4;
    %load/vec4 v0x5576218a35d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.3;
    %flag_set/vec4 8;
    %jmp/1 T_27.2, 8;
    %load/vec4 v0x5576218a34c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.4, 4;
    %load/vec4 v0x5576218a35d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_27.2;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218a3690_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218a3690_0, 0, 1;
T_27.1 ;
    %end;
    .scope S_0x5576218a2fa0;
t_44 %join;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5576218a19b0;
T_28 ;
    %wait E_0x5576218a1c00;
    %fork t_47, S_0x5576218a1c80;
    %jmp t_46;
    .scope S_0x5576218a1c80;
t_47 ;
    %load/vec4 v0x5576218a1e80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_28.2, 4;
    %load/vec4 v0x5576218a1f60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218a2020_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218a2020_0, 0, 1;
T_28.1 ;
    %end;
    .scope S_0x5576218a19b0;
t_46 %join;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x5576218a2890;
T_29 ;
    %wait E_0x5576218a03b0;
    %fork t_49, S_0x5576218a2ae0;
    %jmp t_48;
    .scope S_0x5576218a2ae0;
t_49 ;
    %load/vec4 v0x5576218a2ce0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_29.2, 4;
    %load/vec4 v0x5576218a2df0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218a2eb0_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218a2eb0_0, 0, 1;
T_29.1 ;
    %end;
    .scope S_0x5576218a2890;
t_48 %join;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5576218a11f0;
T_30 ;
    %wait E_0x5576218a1440;
    %fork t_51, S_0x5576218a14c0;
    %jmp t_50;
    .scope S_0x5576218a14c0;
t_51 ;
    %load/vec4 v0x5576218a16c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_30.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5576218a17a0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_30.2;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218a1860_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218a1860_0, 0, 1;
T_30.1 ;
    %end;
    .scope S_0x5576218a11f0;
t_50 %join;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5576218a45e0;
T_31 ;
    %wait E_0x5576218a4ba0;
    %fork t_53, S_0x5576218a4c10;
    %jmp t_52;
    .scope S_0x5576218a4c10;
t_53 ;
    %load/vec4 v0x5576218a4f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x5576218a4ed0_0;
    %store/vec4 v0x5576218a50e0_0, 0, 1;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x5576218a5040_0;
    %store/vec4 v0x5576218a50e0_0, 0, 1;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x5576218a51f0_0;
    %store/vec4 v0x5576218a50e0_0, 0, 1;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0x5576218a4e10_0;
    %store/vec4 v0x5576218a50e0_0, 0, 1;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5576218a45e0;
t_52 %join;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5576218a7480;
T_32 ;
    %wait E_0x5576218a76f0;
    %fork t_55, S_0x5576218a7770;
    %jmp t_54;
    .scope S_0x5576218a7770;
t_55 ;
    %load/vec4 v0x5576218a7970_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_32.2, 4;
    %load/vec4 v0x5576218a7a50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218a7b10_0, 0, 1;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218a7b10_0, 0, 1;
T_32.1 ;
    %end;
    .scope S_0x5576218a7480;
t_54 %join;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5576218ac660;
T_33 ;
    %wait E_0x5576218a76f0;
    %fork t_57, S_0x5576218ac8d0;
    %jmp t_56;
    .scope S_0x5576218ac8d0;
t_57 ;
    %load/vec4 v0x5576218acad0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_33.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5576218acb90_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_33.2;
    %jmp/0xz  T_33.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218acc50_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218acc50_0, 0, 1;
T_33.1 ;
    %end;
    .scope S_0x5576218ac660;
t_56 %join;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x5576218acd40;
T_34 ;
    %wait E_0x5576218a76f0;
    %fork t_59, S_0x5576218acf90;
    %jmp t_58;
    .scope S_0x5576218acf90;
t_59 ;
    %load/vec4 v0x5576218ad190_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_34.3, 4;
    %load/vec4 v0x5576218ad250_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_34.3;
    %flag_set/vec4 8;
    %jmp/1 T_34.2, 8;
    %load/vec4 v0x5576218ad190_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_34.4, 4;
    %load/vec4 v0x5576218ad250_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_34.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_34.2;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218ad310_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218ad310_0, 0, 1;
T_34.1 ;
    %end;
    .scope S_0x5576218acd40;
t_58 %join;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x5576218a9410;
T_35 ;
    %wait E_0x5576218a76f0;
    %fork t_61, S_0x5576218a9690;
    %jmp t_60;
    .scope S_0x5576218a9690;
t_61 ;
    %load/vec4 v0x5576218a9870_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_35.3, 4;
    %load/vec4 v0x5576218a9960_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.3;
    %flag_set/vec4 8;
    %jmp/1 T_35.2, 8;
    %load/vec4 v0x5576218a9870_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_35.4, 4;
    %load/vec4 v0x5576218a9960_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.2;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218a9a50_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218a9a50_0, 0, 1;
T_35.1 ;
    %end;
    .scope S_0x5576218a9410;
t_60 %join;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x5576218aa250;
T_36 ;
    %wait E_0x5576218aa4f0;
    %fork t_63, S_0x5576218aa570;
    %jmp t_62;
    .scope S_0x5576218aa570;
t_63 ;
    %load/vec4 v0x5576218aa770_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_36.3, 4;
    %load/vec4 v0x5576218aa880_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.3;
    %flag_set/vec4 8;
    %jmp/1 T_36.2, 8;
    %load/vec4 v0x5576218aa770_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_36.4, 4;
    %load/vec4 v0x5576218aa880_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_36.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_36.2;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218aa940_0, 0, 1;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218aa940_0, 0, 1;
T_36.1 ;
    %end;
    .scope S_0x5576218aa250;
t_62 %join;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x5576218a8c60;
T_37 ;
    %wait E_0x5576218a8eb0;
    %fork t_65, S_0x5576218a8f30;
    %jmp t_64;
    .scope S_0x5576218a8f30;
t_65 ;
    %load/vec4 v0x5576218a9130_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_37.2, 4;
    %load/vec4 v0x5576218a9210_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_37.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218a92d0_0, 0, 1;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218a92d0_0, 0, 1;
T_37.1 ;
    %end;
    .scope S_0x5576218a8c60;
t_64 %join;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x5576218a9b40;
T_38 ;
    %wait E_0x5576218a76f0;
    %fork t_67, S_0x5576218a9d90;
    %jmp t_66;
    .scope S_0x5576218a9d90;
t_67 ;
    %load/vec4 v0x5576218a9f90_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_38.2, 4;
    %load/vec4 v0x5576218aa0a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_38.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218aa160_0, 0, 1;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218aa160_0, 0, 1;
T_38.1 ;
    %end;
    .scope S_0x5576218a9b40;
t_66 %join;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x5576218a84a0;
T_39 ;
    %wait E_0x5576218a86f0;
    %fork t_69, S_0x5576218a8770;
    %jmp t_68;
    .scope S_0x5576218a8770;
t_69 ;
    %load/vec4 v0x5576218a8970_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_39.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5576218a8a50_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_39.2;
    %jmp/0xz  T_39.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218a8b10_0, 0, 1;
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218a8b10_0, 0, 1;
T_39.1 ;
    %end;
    .scope S_0x5576218a84a0;
t_68 %join;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x5576218ab890;
T_40 ;
    %wait E_0x5576218abe50;
    %fork t_71, S_0x5576218abec0;
    %jmp t_70;
    .scope S_0x5576218abec0;
t_71 ;
    %load/vec4 v0x5576218ac220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0x5576218ac180_0;
    %store/vec4 v0x5576218ac390_0, 0, 1;
    %jmp T_40.4;
T_40.1 ;
    %load/vec4 v0x5576218ac2f0_0;
    %store/vec4 v0x5576218ac390_0, 0, 1;
    %jmp T_40.4;
T_40.2 ;
    %load/vec4 v0x5576218ac4a0_0;
    %store/vec4 v0x5576218ac390_0, 0, 1;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0x5576218ac0c0_0;
    %store/vec4 v0x5576218ac390_0, 0, 1;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5576218ab890;
t_70 %join;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x5576218ae730;
T_41 ;
    %wait E_0x5576218ae9a0;
    %fork t_73, S_0x5576218aea20;
    %jmp t_72;
    .scope S_0x5576218aea20;
t_73 ;
    %load/vec4 v0x5576218aec20_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_41.2, 4;
    %load/vec4 v0x5576218aed00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_41.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218aedc0_0, 0, 1;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218aedc0_0, 0, 1;
T_41.1 ;
    %end;
    .scope S_0x5576218ae730;
t_72 %join;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x5576218b3910;
T_42 ;
    %wait E_0x5576218ae9a0;
    %fork t_75, S_0x5576218b3b80;
    %jmp t_74;
    .scope S_0x5576218b3b80;
t_75 ;
    %load/vec4 v0x5576218b3d80_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_42.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5576218b3e40_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_42.2;
    %jmp/0xz  T_42.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218b3f00_0, 0, 1;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218b3f00_0, 0, 1;
T_42.1 ;
    %end;
    .scope S_0x5576218b3910;
t_74 %join;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x5576218b3ff0;
T_43 ;
    %wait E_0x5576218ae9a0;
    %fork t_77, S_0x5576218b4240;
    %jmp t_76;
    .scope S_0x5576218b4240;
t_77 ;
    %load/vec4 v0x5576218b4440_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_43.3, 4;
    %load/vec4 v0x5576218b4500_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_43.3;
    %flag_set/vec4 8;
    %jmp/1 T_43.2, 8;
    %load/vec4 v0x5576218b4440_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_43.4, 4;
    %load/vec4 v0x5576218b4500_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_43.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_43.2;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218b45c0_0, 0, 1;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218b45c0_0, 0, 1;
T_43.1 ;
    %end;
    .scope S_0x5576218b3ff0;
t_76 %join;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x5576218b06c0;
T_44 ;
    %wait E_0x5576218ae9a0;
    %fork t_79, S_0x5576218b0940;
    %jmp t_78;
    .scope S_0x5576218b0940;
t_79 ;
    %load/vec4 v0x5576218b0b20_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_44.3, 4;
    %load/vec4 v0x5576218b0c10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.3;
    %flag_set/vec4 8;
    %jmp/1 T_44.2, 8;
    %load/vec4 v0x5576218b0b20_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_44.4, 4;
    %load/vec4 v0x5576218b0c10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_44.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_44.2;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218b0d00_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218b0d00_0, 0, 1;
T_44.1 ;
    %end;
    .scope S_0x5576218b06c0;
t_78 %join;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x5576218b1500;
T_45 ;
    %wait E_0x5576218b17a0;
    %fork t_81, S_0x5576218b1820;
    %jmp t_80;
    .scope S_0x5576218b1820;
t_81 ;
    %load/vec4 v0x5576218b1a20_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_45.3, 4;
    %load/vec4 v0x5576218b1b30_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.3;
    %flag_set/vec4 8;
    %jmp/1 T_45.2, 8;
    %load/vec4 v0x5576218b1a20_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_45.4, 4;
    %load/vec4 v0x5576218b1b30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_45.2;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218b1bf0_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218b1bf0_0, 0, 1;
T_45.1 ;
    %end;
    .scope S_0x5576218b1500;
t_80 %join;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x5576218aff10;
T_46 ;
    %wait E_0x5576218b0160;
    %fork t_83, S_0x5576218b01e0;
    %jmp t_82;
    .scope S_0x5576218b01e0;
t_83 ;
    %load/vec4 v0x5576218b03e0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_46.2, 4;
    %load/vec4 v0x5576218b04c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_46.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218b0580_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218b0580_0, 0, 1;
T_46.1 ;
    %end;
    .scope S_0x5576218aff10;
t_82 %join;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x5576218b0df0;
T_47 ;
    %wait E_0x5576218ae9a0;
    %fork t_85, S_0x5576218b1040;
    %jmp t_84;
    .scope S_0x5576218b1040;
t_85 ;
    %load/vec4 v0x5576218b1240_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_47.2, 4;
    %load/vec4 v0x5576218b1350_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_47.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218b1410_0, 0, 1;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218b1410_0, 0, 1;
T_47.1 ;
    %end;
    .scope S_0x5576218b0df0;
t_84 %join;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x5576218af750;
T_48 ;
    %wait E_0x5576218af9a0;
    %fork t_87, S_0x5576218afa20;
    %jmp t_86;
    .scope S_0x5576218afa20;
t_87 ;
    %load/vec4 v0x5576218afc20_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_48.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5576218afd00_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_48.2;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218afdc0_0, 0, 1;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218afdc0_0, 0, 1;
T_48.1 ;
    %end;
    .scope S_0x5576218af750;
t_86 %join;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x5576218b2b40;
T_49 ;
    %wait E_0x5576218b3100;
    %fork t_89, S_0x5576218b3170;
    %jmp t_88;
    .scope S_0x5576218b3170;
t_89 ;
    %load/vec4 v0x5576218b34d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %jmp T_49.4;
T_49.0 ;
    %load/vec4 v0x5576218b3430_0;
    %store/vec4 v0x5576218b3640_0, 0, 1;
    %jmp T_49.4;
T_49.1 ;
    %load/vec4 v0x5576218b35a0_0;
    %store/vec4 v0x5576218b3640_0, 0, 1;
    %jmp T_49.4;
T_49.2 ;
    %load/vec4 v0x5576218b3750_0;
    %store/vec4 v0x5576218b3640_0, 0, 1;
    %jmp T_49.4;
T_49.3 ;
    %load/vec4 v0x5576218b3370_0;
    %store/vec4 v0x5576218b3640_0, 0, 1;
    %jmp T_49.4;
T_49.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5576218b2b40;
t_88 %join;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x5576218b59d0;
T_50 ;
    %wait E_0x5576218b5c40;
    %fork t_91, S_0x5576218b5cc0;
    %jmp t_90;
    .scope S_0x5576218b5cc0;
t_91 ;
    %load/vec4 v0x5576218b5ec0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_50.2, 4;
    %load/vec4 v0x5576218b5fa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_50.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218b6060_0, 0, 1;
    %jmp T_50.1;
T_50.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218b6060_0, 0, 1;
T_50.1 ;
    %end;
    .scope S_0x5576218b59d0;
t_90 %join;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x5576218babe0;
T_51 ;
    %wait E_0x5576218b5c40;
    %fork t_93, S_0x5576218bae50;
    %jmp t_92;
    .scope S_0x5576218bae50;
t_93 ;
    %load/vec4 v0x5576218bb050_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_51.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5576218bb110_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_51.2;
    %jmp/0xz  T_51.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218bb1d0_0, 0, 1;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218bb1d0_0, 0, 1;
T_51.1 ;
    %end;
    .scope S_0x5576218babe0;
t_92 %join;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x5576218bb2c0;
T_52 ;
    %wait E_0x5576218b5c40;
    %fork t_95, S_0x5576218bb510;
    %jmp t_94;
    .scope S_0x5576218bb510;
t_95 ;
    %load/vec4 v0x5576218bb710_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_52.3, 4;
    %load/vec4 v0x5576218bb7d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_52.3;
    %flag_set/vec4 8;
    %jmp/1 T_52.2, 8;
    %load/vec4 v0x5576218bb710_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_52.4, 4;
    %load/vec4 v0x5576218bb7d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_52.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_52.2;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218bb890_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218bb890_0, 0, 1;
T_52.1 ;
    %end;
    .scope S_0x5576218bb2c0;
t_94 %join;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x5576218b7990;
T_53 ;
    %wait E_0x5576218b5c40;
    %fork t_97, S_0x5576218b7c10;
    %jmp t_96;
    .scope S_0x5576218b7c10;
t_97 ;
    %load/vec4 v0x5576218b7df0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_53.3, 4;
    %load/vec4 v0x5576218b7ee0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_53.3;
    %flag_set/vec4 8;
    %jmp/1 T_53.2, 8;
    %load/vec4 v0x5576218b7df0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_53.4, 4;
    %load/vec4 v0x5576218b7ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_53.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_53.2;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218b7fd0_0, 0, 1;
    %jmp T_53.1;
T_53.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218b7fd0_0, 0, 1;
T_53.1 ;
    %end;
    .scope S_0x5576218b7990;
t_96 %join;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x5576218b87d0;
T_54 ;
    %wait E_0x5576218b8a70;
    %fork t_99, S_0x5576218b8af0;
    %jmp t_98;
    .scope S_0x5576218b8af0;
t_99 ;
    %load/vec4 v0x5576218b8cf0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_54.3, 4;
    %load/vec4 v0x5576218b8e00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_54.3;
    %flag_set/vec4 8;
    %jmp/1 T_54.2, 8;
    %load/vec4 v0x5576218b8cf0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_54.4, 4;
    %load/vec4 v0x5576218b8e00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_54.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_54.2;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218b8ec0_0, 0, 1;
    %jmp T_54.1;
T_54.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218b8ec0_0, 0, 1;
T_54.1 ;
    %end;
    .scope S_0x5576218b87d0;
t_98 %join;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x5576218b71e0;
T_55 ;
    %wait E_0x5576218b7430;
    %fork t_101, S_0x5576218b74b0;
    %jmp t_100;
    .scope S_0x5576218b74b0;
t_101 ;
    %load/vec4 v0x5576218b76b0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_55.2, 4;
    %load/vec4 v0x5576218b7790_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_55.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218b7850_0, 0, 1;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218b7850_0, 0, 1;
T_55.1 ;
    %end;
    .scope S_0x5576218b71e0;
t_100 %join;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x5576218b80c0;
T_56 ;
    %wait E_0x5576218b5c40;
    %fork t_103, S_0x5576218b8310;
    %jmp t_102;
    .scope S_0x5576218b8310;
t_103 ;
    %load/vec4 v0x5576218b8510_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_56.2, 4;
    %load/vec4 v0x5576218b8620_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_56.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218b86e0_0, 0, 1;
    %jmp T_56.1;
T_56.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218b86e0_0, 0, 1;
T_56.1 ;
    %end;
    .scope S_0x5576218b80c0;
t_102 %join;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x5576218b6a20;
T_57 ;
    %wait E_0x5576218b6c70;
    %fork t_105, S_0x5576218b6cf0;
    %jmp t_104;
    .scope S_0x5576218b6cf0;
t_105 ;
    %load/vec4 v0x5576218b6ef0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_57.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5576218b6fd0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_57.2;
    %jmp/0xz  T_57.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218b7090_0, 0, 1;
    %jmp T_57.1;
T_57.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218b7090_0, 0, 1;
T_57.1 ;
    %end;
    .scope S_0x5576218b6a20;
t_104 %join;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x5576218b9e10;
T_58 ;
    %wait E_0x5576218ba3d0;
    %fork t_107, S_0x5576218ba440;
    %jmp t_106;
    .scope S_0x5576218ba440;
t_107 ;
    %load/vec4 v0x5576218ba7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %jmp T_58.4;
T_58.0 ;
    %load/vec4 v0x5576218ba700_0;
    %store/vec4 v0x5576218ba910_0, 0, 1;
    %jmp T_58.4;
T_58.1 ;
    %load/vec4 v0x5576218ba870_0;
    %store/vec4 v0x5576218ba910_0, 0, 1;
    %jmp T_58.4;
T_58.2 ;
    %load/vec4 v0x5576218baa20_0;
    %store/vec4 v0x5576218ba910_0, 0, 1;
    %jmp T_58.4;
T_58.3 ;
    %load/vec4 v0x5576218ba640_0;
    %store/vec4 v0x5576218ba910_0, 0, 1;
    %jmp T_58.4;
T_58.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5576218b9e10;
t_106 %join;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x5576218bcc60;
T_59 ;
    %wait E_0x5576218bced0;
    %fork t_109, S_0x5576218bcf50;
    %jmp t_108;
    .scope S_0x5576218bcf50;
t_109 ;
    %load/vec4 v0x5576218bd150_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_59.2, 4;
    %load/vec4 v0x5576218bd230_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_59.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218bd2f0_0, 0, 1;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218bd2f0_0, 0, 1;
T_59.1 ;
    %end;
    .scope S_0x5576218bcc60;
t_108 %join;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x5576218c1e70;
T_60 ;
    %wait E_0x5576218bced0;
    %fork t_111, S_0x5576218c20e0;
    %jmp t_110;
    .scope S_0x5576218c20e0;
t_111 ;
    %load/vec4 v0x5576218c22e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_60.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5576218c23a0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_60.2;
    %jmp/0xz  T_60.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218c2460_0, 0, 1;
    %jmp T_60.1;
T_60.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218c2460_0, 0, 1;
T_60.1 ;
    %end;
    .scope S_0x5576218c1e70;
t_110 %join;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x5576218c2550;
T_61 ;
    %wait E_0x5576218bced0;
    %fork t_113, S_0x5576218c27a0;
    %jmp t_112;
    .scope S_0x5576218c27a0;
t_113 ;
    %load/vec4 v0x5576218c29a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_61.3, 4;
    %load/vec4 v0x5576218c2a60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.3;
    %flag_set/vec4 8;
    %jmp/1 T_61.2, 8;
    %load/vec4 v0x5576218c29a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_61.4, 4;
    %load/vec4 v0x5576218c2a60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_61.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_61.2;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218c2b20_0, 0, 1;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218c2b20_0, 0, 1;
T_61.1 ;
    %end;
    .scope S_0x5576218c2550;
t_112 %join;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x5576218bec20;
T_62 ;
    %wait E_0x5576218bced0;
    %fork t_115, S_0x5576218beea0;
    %jmp t_114;
    .scope S_0x5576218beea0;
t_115 ;
    %load/vec4 v0x5576218bf080_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_62.3, 4;
    %load/vec4 v0x5576218bf170_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.3;
    %flag_set/vec4 8;
    %jmp/1 T_62.2, 8;
    %load/vec4 v0x5576218bf080_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_62.4, 4;
    %load/vec4 v0x5576218bf170_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_62.2;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218bf260_0, 0, 1;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218bf260_0, 0, 1;
T_62.1 ;
    %end;
    .scope S_0x5576218bec20;
t_114 %join;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x5576218bfa60;
T_63 ;
    %wait E_0x5576218bfd00;
    %fork t_117, S_0x5576218bfd80;
    %jmp t_116;
    .scope S_0x5576218bfd80;
t_117 ;
    %load/vec4 v0x5576218bff80_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_63.3, 4;
    %load/vec4 v0x5576218c0090_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_63.3;
    %flag_set/vec4 8;
    %jmp/1 T_63.2, 8;
    %load/vec4 v0x5576218bff80_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_63.4, 4;
    %load/vec4 v0x5576218c0090_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_63.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_63.2;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218c0150_0, 0, 1;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218c0150_0, 0, 1;
T_63.1 ;
    %end;
    .scope S_0x5576218bfa60;
t_116 %join;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x5576218be470;
T_64 ;
    %wait E_0x5576218be6c0;
    %fork t_119, S_0x5576218be740;
    %jmp t_118;
    .scope S_0x5576218be740;
t_119 ;
    %load/vec4 v0x5576218be940_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_64.2, 4;
    %load/vec4 v0x5576218bea20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_64.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218beae0_0, 0, 1;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218beae0_0, 0, 1;
T_64.1 ;
    %end;
    .scope S_0x5576218be470;
t_118 %join;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x5576218bf350;
T_65 ;
    %wait E_0x5576218bced0;
    %fork t_121, S_0x5576218bf5a0;
    %jmp t_120;
    .scope S_0x5576218bf5a0;
t_121 ;
    %load/vec4 v0x5576218bf7a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_65.2, 4;
    %load/vec4 v0x5576218bf8b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_65.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218bf970_0, 0, 1;
    %jmp T_65.1;
T_65.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218bf970_0, 0, 1;
T_65.1 ;
    %end;
    .scope S_0x5576218bf350;
t_120 %join;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x5576218bdcb0;
T_66 ;
    %wait E_0x5576218bdf00;
    %fork t_123, S_0x5576218bdf80;
    %jmp t_122;
    .scope S_0x5576218bdf80;
t_123 ;
    %load/vec4 v0x5576218be180_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_66.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5576218be260_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_66.2;
    %jmp/0xz  T_66.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218be320_0, 0, 1;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218be320_0, 0, 1;
T_66.1 ;
    %end;
    .scope S_0x5576218bdcb0;
t_122 %join;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x5576218c10a0;
T_67 ;
    %wait E_0x5576218c1660;
    %fork t_125, S_0x5576218c16d0;
    %jmp t_124;
    .scope S_0x5576218c16d0;
t_125 ;
    %load/vec4 v0x5576218c1a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_67.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_67.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %jmp T_67.4;
T_67.0 ;
    %load/vec4 v0x5576218c1990_0;
    %store/vec4 v0x5576218c1ba0_0, 0, 1;
    %jmp T_67.4;
T_67.1 ;
    %load/vec4 v0x5576218c1b00_0;
    %store/vec4 v0x5576218c1ba0_0, 0, 1;
    %jmp T_67.4;
T_67.2 ;
    %load/vec4 v0x5576218c1cb0_0;
    %store/vec4 v0x5576218c1ba0_0, 0, 1;
    %jmp T_67.4;
T_67.3 ;
    %load/vec4 v0x5576218c18d0_0;
    %store/vec4 v0x5576218c1ba0_0, 0, 1;
    %jmp T_67.4;
T_67.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5576218c10a0;
t_124 %join;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x5576218c3ef0;
T_68 ;
    %wait E_0x5576218c4160;
    %fork t_127, S_0x5576218c41e0;
    %jmp t_126;
    .scope S_0x5576218c41e0;
t_127 ;
    %load/vec4 v0x5576218c43e0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_68.2, 4;
    %load/vec4 v0x5576218c44c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_68.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218c4580_0, 0, 1;
    %jmp T_68.1;
T_68.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218c4580_0, 0, 1;
T_68.1 ;
    %end;
    .scope S_0x5576218c3ef0;
t_126 %join;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x5576218c9100;
T_69 ;
    %wait E_0x5576218c4160;
    %fork t_129, S_0x5576218c9370;
    %jmp t_128;
    .scope S_0x5576218c9370;
t_129 ;
    %load/vec4 v0x5576218c9570_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_69.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5576218c9630_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_69.2;
    %jmp/0xz  T_69.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218c96f0_0, 0, 1;
    %jmp T_69.1;
T_69.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218c96f0_0, 0, 1;
T_69.1 ;
    %end;
    .scope S_0x5576218c9100;
t_128 %join;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x5576218c97e0;
T_70 ;
    %wait E_0x5576218c4160;
    %fork t_131, S_0x5576218c9a30;
    %jmp t_130;
    .scope S_0x5576218c9a30;
t_131 ;
    %load/vec4 v0x5576218c9c30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_70.3, 4;
    %load/vec4 v0x5576218c9cf0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.3;
    %flag_set/vec4 8;
    %jmp/1 T_70.2, 8;
    %load/vec4 v0x5576218c9c30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_70.4, 4;
    %load/vec4 v0x5576218c9cf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_70.2;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218c9db0_0, 0, 1;
    %jmp T_70.1;
T_70.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218c9db0_0, 0, 1;
T_70.1 ;
    %end;
    .scope S_0x5576218c97e0;
t_130 %join;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x5576218c5eb0;
T_71 ;
    %wait E_0x5576218c4160;
    %fork t_133, S_0x5576218c6130;
    %jmp t_132;
    .scope S_0x5576218c6130;
t_133 ;
    %load/vec4 v0x5576218c6310_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_71.3, 4;
    %load/vec4 v0x5576218c6400_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_71.3;
    %flag_set/vec4 8;
    %jmp/1 T_71.2, 8;
    %load/vec4 v0x5576218c6310_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_71.4, 4;
    %load/vec4 v0x5576218c6400_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_71.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_71.2;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218c64f0_0, 0, 1;
    %jmp T_71.1;
T_71.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218c64f0_0, 0, 1;
T_71.1 ;
    %end;
    .scope S_0x5576218c5eb0;
t_132 %join;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x5576218c6cf0;
T_72 ;
    %wait E_0x5576218c6f90;
    %fork t_135, S_0x5576218c7010;
    %jmp t_134;
    .scope S_0x5576218c7010;
t_135 ;
    %load/vec4 v0x5576218c7210_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_72.3, 4;
    %load/vec4 v0x5576218c7320_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %flag_set/vec4 8;
    %jmp/1 T_72.2, 8;
    %load/vec4 v0x5576218c7210_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_72.4, 4;
    %load/vec4 v0x5576218c7320_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.2;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218c73e0_0, 0, 1;
    %jmp T_72.1;
T_72.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218c73e0_0, 0, 1;
T_72.1 ;
    %end;
    .scope S_0x5576218c6cf0;
t_134 %join;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x5576218c5700;
T_73 ;
    %wait E_0x5576218c5950;
    %fork t_137, S_0x5576218c59d0;
    %jmp t_136;
    .scope S_0x5576218c59d0;
t_137 ;
    %load/vec4 v0x5576218c5bd0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_73.2, 4;
    %load/vec4 v0x5576218c5cb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_73.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218c5d70_0, 0, 1;
    %jmp T_73.1;
T_73.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218c5d70_0, 0, 1;
T_73.1 ;
    %end;
    .scope S_0x5576218c5700;
t_136 %join;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x5576218c65e0;
T_74 ;
    %wait E_0x5576218c4160;
    %fork t_139, S_0x5576218c6830;
    %jmp t_138;
    .scope S_0x5576218c6830;
t_139 ;
    %load/vec4 v0x5576218c6a30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_74.2, 4;
    %load/vec4 v0x5576218c6b40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218c6c00_0, 0, 1;
    %jmp T_74.1;
T_74.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218c6c00_0, 0, 1;
T_74.1 ;
    %end;
    .scope S_0x5576218c65e0;
t_138 %join;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x5576218c4f40;
T_75 ;
    %wait E_0x5576218c5190;
    %fork t_141, S_0x5576218c5210;
    %jmp t_140;
    .scope S_0x5576218c5210;
t_141 ;
    %load/vec4 v0x5576218c5410_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_75.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5576218c54f0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_75.2;
    %jmp/0xz  T_75.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5576218c55b0_0, 0, 1;
    %jmp T_75.1;
T_75.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5576218c55b0_0, 0, 1;
T_75.1 ;
    %end;
    .scope S_0x5576218c4f40;
t_140 %join;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x5576218c8330;
T_76 ;
    %wait E_0x5576218c88f0;
    %fork t_143, S_0x5576218c8960;
    %jmp t_142;
    .scope S_0x5576218c8960;
t_143 ;
    %load/vec4 v0x5576218c8cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_76.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_76.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_76.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_76.3, 6;
    %jmp T_76.4;
T_76.0 ;
    %load/vec4 v0x5576218c8c20_0;
    %store/vec4 v0x5576218c8e30_0, 0, 1;
    %jmp T_76.4;
T_76.1 ;
    %load/vec4 v0x5576218c8d90_0;
    %store/vec4 v0x5576218c8e30_0, 0, 1;
    %jmp T_76.4;
T_76.2 ;
    %load/vec4 v0x5576218c8f40_0;
    %store/vec4 v0x5576218c8e30_0, 0, 1;
    %jmp T_76.4;
T_76.3 ;
    %load/vec4 v0x5576218c8b60_0;
    %store/vec4 v0x5576218c8e30_0, 0, 1;
    %jmp T_76.4;
T_76.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5576218c8330;
t_142 %join;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x5576218796c0;
T_77 ;
    %vpi_call/w 3 21 "$dumpfile", "tb/eight_bit_alu_tb.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5576218796c0 {0 0 0};
    %delay 1, 0;
    %fork TD_eight_bit_alu_tb.test_subtraction, S_0x5576218cbb50;
    %join;
    %end;
    .thread T_77;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "tb/eight_bit_alu_tb.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/eight_bit_alu.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/one_bit_alu.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/and_gate.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/enable_gate.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/full_adder.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/or_gate.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/xor_gate.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/inverter_gate.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/multiplexer.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/project.v";
