// Seed: 3480625478
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wire id_4,
    output tri1 id_5,
    output supply0 id_6,
    output wire id_7,
    input uwire id_8
);
  assign id_5 = id_4;
  assign id_5 = id_4 === 1;
  wire id_10;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    input tri1 id_2
    , id_6,
    input supply1 id_3,
    output tri0 id_4
);
  initial id_6[1 : 1] <= 1;
  always id_0 = 1;
  tri1 id_7 = 1;
  initial id_0 <= 1;
  wire id_8;
  wire id_9, id_10;
  module_0(
      id_7, id_2, id_1, id_1, id_1, id_7, id_7, id_4, id_1
  ); id_11(
      id_7, 1'b0, 1, 1, 1, id_2
  );
endmodule
