Unoptimized schedule...
  : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
{
  for (int c3 = 0; c3 <= 29; c3 += 1)
    for (int c5 = 0; c5 <= 29; c5 += 1)
      for (int c7 = 0; c7 <= 3; c7 += 1)
        op_hcompute_hw_input_global_wrapper_stencil(0, c3, c5, c7);
  for (int c3 = 0; c3 <= 2; c3 += 1)
    for (int c5 = 0; c5 <= 2; c5 += 1)
      for (int c7 = 0; c7 <= 2; c7 += 1)
        for (int c9 = 0; c9 <= 3; c9 += 1)
          op_hcompute_hw_kernel_global_wrapper_stencil(0, c3, c5, c7, c9);
  for (int c3 = 0; c3 <= 27; c3 += 1)
    for (int c5 = 0; c5 <= 27; c5 += 1) {
      op_hcompute_conv_stencil(0, c3, c5);
      op_hcompute_conv_stencil_1(0, c3, c5);
      op_hcompute_conv_stencil_2(0, c3, c5);
    }
  for (int c3 = 0; c3 <= 2; c3 += 1)
    for (int c5 = 0; c5 <= 2; c5 += 1)
      for (int c7 = 0; c7 <= 27; c7 += 1)
        for (int c9 = 0; c9 <= 27; c9 += 1) {
          op_hcompute_conv_stencil_3(0, c3, c5, c7, c9);
          op_hcompute_conv_stencil_4(0, c3, c5, c7, c9);
          op_hcompute_conv_stencil_5(0, c3, c5, c7, c9);
        }
  for (int c3 = 0; c3 <= 27; c3 += 1)
    for (int c5 = 0; c5 <= 27; c5 += 1)
      op_hcompute_hw_output_stencil(0, c3, c5);
  for (int c3 = 0; c3 <= 27; c3 += 1)
    for (int c5 = 0; c5 <= 27; c5 += 1)
      op_hcompute_hw_output_stencil_1(0, c3, c5);
  for (int c3 = 0; c3 <= 27; c3 += 1)
    for (int c5 = 0; c5 <= 27; c5 += 1)
      op_hcompute_hw_output_stencil_2(0, c3, c5);
}
Creating ports for op: hw_output_stencil_clkwrk_2
cond = { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> hw_output_stencil_clkwrk_2[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] }
	Adding output port: hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_0
		Consumed: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> hw_output_stencil_clkwrk_2[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
current out port name: 
	hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_0
Creating ports for op: conv_stencil
cond = { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] }
	Adding output port: conv_stencil_op_hcompute_hw_output_stencil_2_1
		Consumed: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil_2
  other_dspace_id = op_hcompute_hw_output_stencil_2
  Schedule domain set: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
  Domain set from prg: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
  ITS: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
ITS      : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
current out port name: 
	conv_stencil_op_hcompute_hw_output_stencil_2_1
Creating ports for op: hw_output_stencil_clkwrk_1
cond = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> hw_output_stencil_clkwrk_1[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] }
	Adding output port: hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_2
		Consumed: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> hw_output_stencil_clkwrk_1[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
current out port name: 
	hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_2
cond = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] }
	Adding output port: conv_stencil_op_hcompute_hw_output_stencil_1_3
		Consumed: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil_1
  other_dspace_id = op_hcompute_hw_output_stencil_1
  Schedule domain set: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
  Domain set from prg: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
  ITS: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
ITS      : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
current out port name: 
	conv_stencil_op_hcompute_hw_output_stencil_1_3	conv_stencil_op_hcompute_hw_output_stencil_2_1
Creating ports for op: hw_output_stencil_clkwrk_0
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_0[0, hw_output_s0_y_yi, hw_output_s0_x_xi] }
	Adding output port: hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_4
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_0[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
current out port name: 
	hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_4
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, hw_output_s0_y_yi, hw_output_s0_x_xi] }
	Adding output port: conv_stencil_op_hcompute_hw_output_stencil_5
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil
  other_dspace_id = op_hcompute_hw_output_stencil
  Schedule domain set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
  Domain set from prg: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
  ITS: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
ITS      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
current out port name: 
	conv_stencil_op_hcompute_hw_output_stencil_1_3	conv_stencil_op_hcompute_hw_output_stencil_2_1	conv_stencil_op_hcompute_hw_output_stencil_5
Creating ports for op: hw_kernel_global_wrapper_stencil
cond = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
		Consumed: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
Creating ports for op: hw_kernel_stencil
cond = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
	Adding output port: hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_7
		Consumed: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_kernel_global_wrapper_stencil
  other_dspace_id = op_hcompute_hw_kernel_global_wrapper_stencil
  Schedule domain set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
  Domain set from prg: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
  ITS: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
ITS      : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
current out port name: 
	hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_7
Creating ports for op: hw_input_global_wrapper_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
Creating ports for op: hw_input_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
	Adding output port: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_9
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_input_global_wrapper_stencil
  other_dspace_id = op_hcompute_hw_input_global_wrapper_stencil
  Schedule domain set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
  Domain set from prg: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
  ITS: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
ITS      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
current out port name: 
	hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_5_10
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_5_10
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_5_11
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_5_11	conv_stencil_op_hcompute_hw_output_stencil_1_3	conv_stencil_op_hcompute_hw_output_stencil_2_1	conv_stencil_op_hcompute_hw_output_stencil_5
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_4_20
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_4_20	conv_stencil_op_hcompute_conv_stencil_5_10
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_4_21
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_4_21	conv_stencil_op_hcompute_conv_stencil_5_11	conv_stencil_op_hcompute_hw_output_stencil_1_3	conv_stencil_op_hcompute_hw_output_stencil_2_1	conv_stencil_op_hcompute_hw_output_stencil_5
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_3_30
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_3_30	conv_stencil_op_hcompute_conv_stencil_4_20	conv_stencil_op_hcompute_conv_stencil_5_10
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_3_31
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_3_31	conv_stencil_op_hcompute_conv_stencil_4_21	conv_stencil_op_hcompute_conv_stencil_5_11	conv_stencil_op_hcompute_hw_output_stencil_1_3	conv_stencil_op_hcompute_hw_output_stencil_2_1	conv_stencil_op_hcompute_hw_output_stencil_5
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 2, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [0, 0, 6, hw_output_s0_y_yi_2, 0, hw_output_s0_x_xi_2, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [0, 0, 0, hw_input_global_wrapper_s0_y, 0, hw_input_global_wrapper_s0_x, 0, hw_input_global_wrapper_s0_z, 0, 0, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [0, 0, 1, hw_kernel_global_wrapper_s0_y, 0, hw_kernel_global_wrapper_s0_x, 0, hw_kernel_global_wrapper_s0_w, 0, hw_kernel_global_wrapper_s0_z, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [0, 0, 5, hw_output_s0_y_yi_1, 0, hw_output_s0_x_xi_1, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 0, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [0, 0, 4, hw_output_s0_y_yi, 0, hw_output_s0_x_xi, 0, 0, 0, 0, 0] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [0, 0, 2, conv_s0_y, 0, conv_s0_x, 1, 0, 0, 0, 0] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [0, 0, 3, conv_s1_r_y, 0, conv_s1_r_x, 0, conv_s1_y, 0, conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_2_40
		Consumed: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_2_40	conv_stencil_op_hcompute_conv_stencil_3_30	conv_stencil_op_hcompute_conv_stencil_4_20	conv_stencil_op_hcompute_conv_stencil_5_10
cond = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_1_41
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_1_41	conv_stencil_op_hcompute_conv_stencil_2_40	conv_stencil_op_hcompute_conv_stencil_3_30	conv_stencil_op_hcompute_conv_stencil_4_20	conv_stencil_op_hcompute_conv_stencil_5_10
cond = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_42
		Consumed: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_1_41	conv_stencil_op_hcompute_conv_stencil_2_40	conv_stencil_op_hcompute_conv_stencil_3_30	conv_stencil_op_hcompute_conv_stencil_42	conv_stencil_op_hcompute_conv_stencil_4_20	conv_stencil_op_hcompute_conv_stencil_5_10
generating banks for buffer: conv_stencil
getting rddom
rddom = { conv_stencil[2, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[1, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Adding bank between conv_stencil_op_hcompute_conv_stencil_1_41 and conv_stencil_op_hcompute_conv_stencil_3_31
Adding bank between conv_stencil_op_hcompute_conv_stencil_1_41 and conv_stencil_op_hcompute_conv_stencil_4_21
Adding bank between conv_stencil_op_hcompute_conv_stencil_1_41 and conv_stencil_op_hcompute_conv_stencil_5_11
Adding bank between conv_stencil_op_hcompute_conv_stencil_1_41 and conv_stencil_op_hcompute_hw_output_stencil_1_3
Adding bank between conv_stencil_op_hcompute_conv_stencil_1_41 and conv_stencil_op_hcompute_hw_output_stencil_2_1
Adding bank between conv_stencil_op_hcompute_conv_stencil_1_41 and conv_stencil_op_hcompute_hw_output_stencil_5
Adding bank between conv_stencil_op_hcompute_conv_stencil_2_40 and conv_stencil_op_hcompute_conv_stencil_3_31
Adding bank between conv_stencil_op_hcompute_conv_stencil_2_40 and conv_stencil_op_hcompute_conv_stencil_4_21
Adding bank between conv_stencil_op_hcompute_conv_stencil_2_40 and conv_stencil_op_hcompute_conv_stencil_5_11
Adding bank between conv_stencil_op_hcompute_conv_stencil_2_40 and conv_stencil_op_hcompute_hw_output_stencil_1_3
Adding bank between conv_stencil_op_hcompute_conv_stencil_2_40 and conv_stencil_op_hcompute_hw_output_stencil_2_1
Adding bank between conv_stencil_op_hcompute_conv_stencil_2_40 and conv_stencil_op_hcompute_hw_output_stencil_5
Adding bank between conv_stencil_op_hcompute_conv_stencil_3_30 and conv_stencil_op_hcompute_conv_stencil_3_31
Adding bank between conv_stencil_op_hcompute_conv_stencil_3_30 and conv_stencil_op_hcompute_conv_stencil_4_21
Adding bank between conv_stencil_op_hcompute_conv_stencil_3_30 and conv_stencil_op_hcompute_conv_stencil_5_11
Adding bank between conv_stencil_op_hcompute_conv_stencil_3_30 and conv_stencil_op_hcompute_hw_output_stencil_1_3
Adding bank between conv_stencil_op_hcompute_conv_stencil_3_30 and conv_stencil_op_hcompute_hw_output_stencil_2_1
Adding bank between conv_stencil_op_hcompute_conv_stencil_3_30 and conv_stencil_op_hcompute_hw_output_stencil_5
Adding bank between conv_stencil_op_hcompute_conv_stencil_42 and conv_stencil_op_hcompute_conv_stencil_3_31
Adding bank between conv_stencil_op_hcompute_conv_stencil_42 and conv_stencil_op_hcompute_conv_stencil_4_21
Adding bank between conv_stencil_op_hcompute_conv_stencil_42 and conv_stencil_op_hcompute_conv_stencil_5_11
Adding bank between conv_stencil_op_hcompute_conv_stencil_42 and conv_stencil_op_hcompute_hw_output_stencil_1_3
Adding bank between conv_stencil_op_hcompute_conv_stencil_42 and conv_stencil_op_hcompute_hw_output_stencil_2_1
Adding bank between conv_stencil_op_hcompute_conv_stencil_42 and conv_stencil_op_hcompute_hw_output_stencil_5
Adding bank between conv_stencil_op_hcompute_conv_stencil_4_20 and conv_stencil_op_hcompute_conv_stencil_3_31
Adding bank between conv_stencil_op_hcompute_conv_stencil_4_20 and conv_stencil_op_hcompute_conv_stencil_4_21
Adding bank between conv_stencil_op_hcompute_conv_stencil_4_20 and conv_stencil_op_hcompute_conv_stencil_5_11
Adding bank between conv_stencil_op_hcompute_conv_stencil_4_20 and conv_stencil_op_hcompute_hw_output_stencil_1_3
Adding bank between conv_stencil_op_hcompute_conv_stencil_4_20 and conv_stencil_op_hcompute_hw_output_stencil_2_1
Adding bank between conv_stencil_op_hcompute_conv_stencil_4_20 and conv_stencil_op_hcompute_hw_output_stencil_5
Adding bank between conv_stencil_op_hcompute_conv_stencil_5_10 and conv_stencil_op_hcompute_conv_stencil_3_31
Adding bank between conv_stencil_op_hcompute_conv_stencil_5_10 and conv_stencil_op_hcompute_conv_stencil_4_21
Adding bank between conv_stencil_op_hcompute_conv_stencil_5_10 and conv_stencil_op_hcompute_conv_stencil_5_11
Adding bank between conv_stencil_op_hcompute_conv_stencil_5_10 and conv_stencil_op_hcompute_hw_output_stencil_1_3
Adding bank between conv_stencil_op_hcompute_conv_stencil_5_10 and conv_stencil_op_hcompute_hw_output_stencil_2_1
Adding bank between conv_stencil_op_hcompute_conv_stencil_5_10 and conv_stencil_op_hcompute_hw_output_stencil_5
Done generating register-file style banks for conv_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: conv_stencil_all_inputs_to_all_outputs
	input: 
    conv_stencil_op_hcompute_conv_stencil_1_41
    conv_stencil_op_hcompute_conv_stencil_2_40
    conv_stencil_op_hcompute_conv_stencil_3_30
    conv_stencil_op_hcompute_conv_stencil_42
    conv_stencil_op_hcompute_conv_stencil_4_20
    conv_stencil_op_hcompute_conv_stencil_5_10
	 output: 
    conv_stencil_op_hcompute_conv_stencil_3_31
    conv_stencil_op_hcompute_conv_stencil_4_21
    conv_stencil_op_hcompute_conv_stencil_5_11
    conv_stencil_op_hcompute_hw_output_stencil_1_3
    conv_stencil_op_hcompute_hw_output_stencil_2_1
    conv_stencil_op_hcompute_hw_output_stencil_5
extracting box from { conv_stencil[2, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[1, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
extracting box from { conv_stencil[2, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[1, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27; conv_stencil[0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [(conv_s0_y)] }
cg = (((1*conv_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [(27 - conv_s0_y)] }
cg = (((27 + -1*conv_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [(conv_s0_x)] }
cg = (((1*conv_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [(27 - conv_s0_x)] }
cg = (((27 + -1*conv_s0_x)) >= 0)
Input port:conv_stencil_op_hcompute_conv_stencil_1_41, Get ram string: (((1)) - 0) * 1 + (((1*conv_s0_y)) - 0) * 3 + (((1*conv_s0_x)) - 0) * 84
Constraint aff with div: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [(conv_s0_y)] }
cg = (((1*conv_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [(27 - conv_s0_y)] }
cg = (((27 + -1*conv_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [(conv_s0_x)] }
cg = (((1*conv_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [(27 - conv_s0_x)] }
cg = (((27 + -1*conv_s0_x)) >= 0)
Input port:conv_stencil_op_hcompute_conv_stencil_2_40, Get ram string: (((2)) - 0) * 1 + (((1*conv_s0_y)) - 0) * 3 + (((1*conv_s0_x)) - 0) * 84
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Input port:conv_stencil_op_hcompute_conv_stencil_3_30, Get ram string: (0 - 0) * 1 + (((1*conv_s1_y)) - 0) * 3 + (((1*conv_s1_x)) - 0) * 84
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(conv_s0_y)] }
cg = (((1*conv_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(27 - conv_s0_y)] }
cg = (((27 + -1*conv_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(conv_s0_x)] }
cg = (((1*conv_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [(27 - conv_s0_x)] }
cg = (((27 + -1*conv_s0_x)) >= 0)
Input port:conv_stencil_op_hcompute_conv_stencil_42, Get ram string: (0 - 0) * 1 + (((1*conv_s0_y)) - 0) * 3 + (((1*conv_s0_x)) - 0) * 84
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Input port:conv_stencil_op_hcompute_conv_stencil_4_20, Get ram string: (((1)) - 0) * 1 + (((1*conv_s1_y)) - 0) * 3 + (((1*conv_s1_x)) - 0) * 84
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Input port:conv_stencil_op_hcompute_conv_stencil_5_10, Get ram string: (((2)) - 0) * 1 + (((1*conv_s1_y)) - 0) * 3 + (((1*conv_s1_x)) - 0) * 84
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [(hw_output_s0_y_yi_1)] }
cg = (((1*hw_output_s0_y_yi_1)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [(27 - hw_output_s0_y_yi_1)] }
cg = (((27 + -1*hw_output_s0_y_yi_1)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [(hw_output_s0_x_xi_1)] }
cg = (((1*hw_output_s0_x_xi_1)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [(27 - hw_output_s0_x_xi_1)] }
cg = (((27 + -1*hw_output_s0_x_xi_1)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [(hw_output_s0_y_yi_2)] }
cg = (((1*hw_output_s0_y_yi_2)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [(27 - hw_output_s0_y_yi_2)] }
cg = (((27 + -1*hw_output_s0_y_yi_2)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [(hw_output_s0_x_xi_2)] }
cg = (((1*hw_output_s0_x_xi_2)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [(27 - hw_output_s0_x_xi_2)] }
cg = (((27 + -1*hw_output_s0_x_xi_2)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
cg = (((1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(27 - hw_output_s0_y_yi)] }
cg = (((27 + -1*hw_output_s0_y_yi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
cg = (((1*hw_output_s0_x_xi)) >= 0)
Constraint aff with div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(27 - hw_output_s0_x_xi)] }
cg = (((27 + -1*hw_output_s0_x_xi)) >= 0)
generating banks for buffer: hw_input_global_wrapper_stencil
getting rddom
rddom = { hw_input_global_wrapper_stencil[i0, i1, i2] : 0 <= i0 <= 29 and 0 <= i1 <= 29 and 0 <= i2 <= 3; hw_input_global_wrapper_stencil[i0, i1, 3] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
Adding bank between hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8 and hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
Done generating register-file style banks for hw_input_global_wrapper_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: hw_input_global_wrapper_stencil_all_inputs_to_all_outputs
	input: 
    hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	 output: 
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
extracting box from { hw_input_global_wrapper_stencil[i0, i1, i2] : 0 <= i0 <= 29 and 0 <= i1 <= 29 and 0 <= i2 <= 3; hw_input_global_wrapper_stencil[i0, i1, 3] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
extracting box from { hw_input_global_wrapper_stencil[i0, i1, i2] : 0 <= i0 <= 29 and 0 <= i1 <= 29 and 0 <= i2 <= 3; hw_input_global_wrapper_stencil[i0, i1, 3] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(hw_input_global_wrapper_s0_y)] }
cg = (((1*hw_input_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(29 - hw_input_global_wrapper_s0_y)] }
cg = (((29 + -1*hw_input_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(hw_input_global_wrapper_s0_x)] }
cg = (((1*hw_input_global_wrapper_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(29 - hw_input_global_wrapper_s0_x)] }
cg = (((29 + -1*hw_input_global_wrapper_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(hw_input_global_wrapper_s0_z)] }
cg = (((1*hw_input_global_wrapper_s0_z)) >= 0)
Constraint aff with div: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(3 - hw_input_global_wrapper_s0_z)] }
cg = (((3 + -1*hw_input_global_wrapper_s0_z)) >= 0)
Input port:hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8, Get ram string: (((1*hw_input_global_wrapper_s0_y)) - 0) * 1 + (((1*hw_input_global_wrapper_s0_x)) - 0) * 30 + (((1*hw_input_global_wrapper_s0_z)) - 0) * 900
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
generating banks for buffer: hw_kernel_global_wrapper_stencil
getting rddom
rddom = { hw_kernel_global_wrapper_stencil[i0, i1, i2, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 3; hw_kernel_global_wrapper_stencil[i0, i1, 2, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
Adding bank between hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 and hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
Done generating register-file style banks for hw_kernel_global_wrapper_stencil, bank list size = 1
  after banking there are 1 banks
  Bank name: hw_kernel_global_wrapper_stencil_all_inputs_to_all_outputs
	input: 
    hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	 output: 
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
extracting box from { hw_kernel_global_wrapper_stencil[i0, i1, i2, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 3; hw_kernel_global_wrapper_stencil[i0, i1, 2, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
extracting box from { hw_kernel_global_wrapper_stencil[i0, i1, i2, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 3; hw_kernel_global_wrapper_stencil[i0, i1, 2, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(hw_kernel_global_wrapper_s0_y)] }
cg = (((1*hw_kernel_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(2 - hw_kernel_global_wrapper_s0_y)] }
cg = (((2 + -1*hw_kernel_global_wrapper_s0_y)) >= 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(hw_kernel_global_wrapper_s0_x)] }
cg = (((1*hw_kernel_global_wrapper_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(2 - hw_kernel_global_wrapper_s0_x)] }
cg = (((2 + -1*hw_kernel_global_wrapper_s0_x)) >= 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(hw_kernel_global_wrapper_s0_w)] }
cg = (((1*hw_kernel_global_wrapper_s0_w)) >= 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(2 - hw_kernel_global_wrapper_s0_w)] }
cg = (((2 + -1*hw_kernel_global_wrapper_s0_w)) >= 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(hw_kernel_global_wrapper_s0_z)] }
cg = (((1*hw_kernel_global_wrapper_s0_z)) >= 0)
Constraint aff with div: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(3 - hw_kernel_global_wrapper_s0_z)] }
cg = (((3 + -1*hw_kernel_global_wrapper_s0_z)) >= 0)
Input port:hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6, Get ram string: (((1*hw_kernel_global_wrapper_s0_y)) - 0) * 1 + (((1*hw_kernel_global_wrapper_s0_x)) - 0) * 3 + (((1*hw_kernel_global_wrapper_s0_w)) - 0) * 9 + (((1*hw_kernel_global_wrapper_s0_z)) - 0) * 27
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(root)] }
cg = (((1*root)) == 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
cg = (((1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_y)] }
cg = (((2 + -1*conv_s1_r_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
cg = (((1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(2 - conv_s1_r_x)] }
cg = (((2 + -1*conv_s1_r_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
cg = (((1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_y)] }
cg = (((27 + -1*conv_s1_y)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
cg = (((1*conv_s1_x)) >= 0)
Constraint aff with div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(27 - conv_s1_x)] }
cg = (((27 + -1*conv_s1_x)) >= 0)
Prog: unoptimized_resnet
Generating compute for: op_hcompute_hw_input_global_wrapper_stencil
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_hw_kernel_global_wrapper_stencil
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil_1
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil_2
Got srcs
Got iteration variables
got in_buffers
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil_3
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_conv_stencil_3
op = op_hcompute_conv_stencil_3
op = op_hcompute_conv_stencil_3
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil_4
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_conv_stencil_4
op = op_hcompute_conv_stencil_4
op = op_hcompute_conv_stencil_4
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_conv_stencil_5
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_conv_stencil_5
op = op_hcompute_conv_stencil_5
op = op_hcompute_conv_stencil_5
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_hw_output_stencil
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_hw_output_stencil
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_hw_output_stencil_1
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_hw_output_stencil_1
created res
finding out buffers
Checking if program is a boundary
Generating compute for: op_hcompute_hw_output_stencil_2
Got srcs
Got iteration variables
got in_buffers
op = op_hcompute_hw_output_stencil_2
created res
finding out buffers
Checking if program is a boundary
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying to find hw_kernel_stencil in buffers
Trying bundle: op_hcompute_hw_kernel_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_kernel_stencil
No bundle for input: hw_kernel_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_0
Trying bundle: op_hcompute_hw_output_stencil_1_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_1
Trying bundle: op_hcompute_hw_output_stencil_2_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_2
Got args
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-2 + i6)] }
cg = (((-2 + 1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-2 + i2)] }
cg = (((-2 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i3)] }
cg = (((27 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i5)] }
cg = (((27 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-6 + i2)] }
cg = (((-6 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i3)] }
cg = (((27 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i5)] }
cg = (((27 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i2)] }
cg = (((1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(29 - i3)] }
cg = (((29 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(29 - i5)] }
cg = (((29 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(3 - i7)] }
cg = (((3 + -1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-1 + i2)] }
cg = (((-1 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i3)] }
cg = (((2 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i5)] }
cg = (((2 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i7)] }
cg = (((2 + -1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(3 - i9)] }
cg = (((3 + -1*i9)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-3 + i2)] }
cg = (((-3 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i3)] }
cg = (((2 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i5)] }
cg = (((2 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i7)] }
cg = (((27 + -1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i9)] }
cg = (((27 + -1*i9)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-1 + i10)] }
cg = (((-1 + 1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-3 + i2)] }
cg = (((-3 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i3)] }
cg = (((2 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i5)] }
cg = (((2 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i7)] }
cg = (((27 + -1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i9)] }
cg = (((27 + -1*i9)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-5 + i2)] }
cg = (((-5 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i3)] }
cg = (((27 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i5)] }
cg = (((27 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-2 + i2)] }
cg = (((-2 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i3)] }
cg = (((27 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i5)] }
cg = (((27 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-4 + i2)] }
cg = (((-4 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i3)] }
cg = (((27 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i5)] }
cg = (((27 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i10)] }
cg = (((1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-1 + i6)] }
cg = (((-1 + 1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-2 + i2)] }
cg = (((-2 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i3)] }
cg = (((27 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i5)] }
cg = (((27 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-2 + i10)] }
cg = (((-2 + 1*i10)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i8)] }
cg = (((1*i8)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i6)] }
cg = (((1*i6)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i4)] }
cg = (((1*i4)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(-3 + i2)] }
cg = (((-3 + 1*i2)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i1)] }
cg = (((1*i1)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i0)] }
cg = (((1*i0)) == 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i3)] }
cg = (((1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i3)] }
cg = (((2 + -1*i3)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i5)] }
cg = (((1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(2 - i5)] }
cg = (((2 + -1*i5)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i7)] }
cg = (((1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i7)] }
cg = (((27 + -1*i7)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(i9)] }
cg = (((1*i9)) >= 0)
Constraint aff with div: { [i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10] -> [(27 - i9)] }
cg = (((27 + -1*i9)) >= 0)
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying to find hw_kernel_stencil in buffers
Trying bundle: op_hcompute_hw_kernel_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_kernel_stencil
No bundle for input: hw_kernel_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_0
Trying bundle: op_hcompute_hw_output_stencil_1_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_1
Trying bundle: op_hcompute_hw_output_stencil_2_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_2
Got args
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying to find hw_kernel_stencil in buffers
Trying bundle: op_hcompute_hw_kernel_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_kernel_stencil
No bundle for input: hw_kernel_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_0
Trying bundle: op_hcompute_hw_output_stencil_1_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_1
Trying bundle: op_hcompute_hw_output_stencil_2_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_2
Got args
Generating accel wrapper
# in bundles: 1
# in bundles: 1
# in bundles: 1
Generating arg list
Generating driver function
buf = hw_input_stencil
buf = hw_kernel_stencil
Generated accel wrapper
Generating accel wrapper
Generating arg list
Generating driver function
Generating bmp harness
Generated channels
Generating inputs
in dim = 0
Trying to find hw_input_stencil in buffers
Trying bundle: op_hcompute_hw_input_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_input_stencil
No bundle for input: hw_input_stencil
Trying to find hw_kernel_stencil in buffers
Trying bundle: op_hcompute_hw_kernel_global_wrapper_stencil_read
done trying bundles
No bundle for input: hw_kernel_stencil
No bundle for input: hw_kernel_stencil
Trying bundle: op_hcompute_hw_output_stencil_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_0
Trying bundle: op_hcompute_hw_output_stencil_1_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_1
Trying bundle: op_hcompute_hw_output_stencil_2_write
done trying bundle
No bundle for input: hw_output_stencil_clkwrk_2
Got args
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
# in bundles: 1
Built unoptimized code
cmd: echo $CLKWRK_PATH
/home/dai-dirk/MetaMapper/MetaMapper/clockwork
cmd: g++ -fstack-protector-all -std=c++11 -I $CLKWRK_PATH regression_tb_unoptimized_resnet.cpp unoptimized_resnet.cpp
Running CGRA flow on resnet
program: resnet
Inputs...
  hw_input_stencil
  hw_kernel_stencil
Outputs...
  hw_output_stencil_clkwrk_0
  hw_output_stencil_clkwrk_1
  hw_output_stencil_clkwrk_2
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 30; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 30; hw_input_global_wrapper_s0_x++) {
      for (int hw_input_global_wrapper_s0_z = 0; hw_input_global_wrapper_s0_z < 4; hw_input_global_wrapper_s0_z++) {
        op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z])
      }
    }
  }
  for (int hw_kernel_global_wrapper_s0_y = 0; hw_kernel_global_wrapper_s0_y < 3; hw_kernel_global_wrapper_s0_y++) {
    for (int hw_kernel_global_wrapper_s0_x = 0; hw_kernel_global_wrapper_s0_x < 3; hw_kernel_global_wrapper_s0_x++) {
      for (int hw_kernel_global_wrapper_s0_w = 0; hw_kernel_global_wrapper_s0_w < 3; hw_kernel_global_wrapper_s0_w++) {
        for (int hw_kernel_global_wrapper_s0_z = 0; hw_kernel_global_wrapper_s0_z < 4; hw_kernel_global_wrapper_s0_z++) {
          op_hcompute_hw_kernel_global_wrapper_stencil: hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] = hcompute_hw_kernel_global_wrapper_stencil(hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z])
        }
      }
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 28; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 28; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil[0, conv_s0_y, conv_s0_x] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[1, conv_s0_y, conv_s0_x] = hcompute_conv_stencil_1()
      op_hcompute_conv_stencil_2: conv_stencil[2, conv_s0_y, conv_s0_x] = hcompute_conv_stencil_2()
    }
  }
  for (int conv_s1_r_y = 0; conv_s1_r_y < 3; conv_s1_r_y++) {
    for (int conv_s1_r_x = 0; conv_s1_r_x < 3; conv_s1_r_x++) {
      for (int conv_s1_y = 0; conv_s1_y < 28; conv_s1_y++) {
        for (int conv_s1_x = 0; conv_s1_x < 28; conv_s1_x++) {
          op_hcompute_conv_stencil_3: conv_stencil[0, conv_s1_y, conv_s1_x] = hcompute_conv_stencil_3(conv_stencil[0, conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2])
          op_hcompute_conv_stencil_4: conv_stencil[1, conv_s1_y, conv_s1_x] = hcompute_conv_stencil_4(conv_stencil[1, conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2])
          op_hcompute_conv_stencil_5: conv_stencil[2, conv_s1_y, conv_s1_x] = hcompute_conv_stencil_5(conv_stencil[2, conv_s1_y, conv_s1_x], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2], hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0])
        }
      }
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 28; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 28; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_0[0, hw_output_s0_y_yi, hw_output_s0_x_xi] = hcompute_hw_output_stencil(conv_stencil[0, hw_output_s0_y_yi, hw_output_s0_x_xi])
    }
  }
  for (int hw_output_s0_y_yi_1 = 0; hw_output_s0_y_yi_1 < 28; hw_output_s0_y_yi_1++) {
    for (int hw_output_s0_x_xi_1 = 0; hw_output_s0_x_xi_1 < 28; hw_output_s0_x_xi_1++) {
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_1[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] = hcompute_hw_output_stencil_1(conv_stencil[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1])
    }
  }
  for (int hw_output_s0_y_yi_2 = 0; hw_output_s0_y_yi_2 < 28; hw_output_s0_y_yi_2++) {
    for (int hw_output_s0_x_xi_2 = 0; hw_output_s0_x_xi_2 < 28; hw_output_s0_x_xi_2++) {
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_2[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] = hcompute_hw_output_stencil_2(conv_stencil[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2])
    }
  }
}
Buffer: conv_stencil
  Producers...
Got consumers
Writes: { conv_stencil[0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Writes: { conv_stencil[1, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Writes: { conv_stencil[2, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Writes: { conv_stencil[0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Writes: { conv_stencil[1, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Writes: { conv_stencil[2, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
    Min offset (counting only writers): 0, 0, 0
Visit produce locations: conv_stencil: addr =  [0, conv_s0_y, conv_s0_x]
New produce locations: conv_stencil: addr =  [0+0,  conv_s0_y+0,  conv_s0_x+0]
Visit produce locations: conv_stencil: addr =  [1, conv_s0_y, conv_s0_x]
New produce locations: conv_stencil: addr =  [1+0,  conv_s0_y+0,  conv_s0_x+0]
Visit produce locations: conv_stencil: addr =  [2, conv_s0_y, conv_s0_x]
New produce locations: conv_stencil: addr =  [2+0,  conv_s0_y+0,  conv_s0_x+0]
Visit produce locations: conv_stencil: addr =  [0, conv_s1_y, conv_s1_x]
New produce locations: conv_stencil: addr =  [0+0,  conv_s1_y+0,  conv_s1_x+0]
Visit consume locations: conv_stencil: addr =  [0, conv_s1_y, conv_s1_x]
New consume locations: conv_stencil: addr =  [0+0,  conv_s1_y+0,  conv_s1_x+0]
Visit produce locations: conv_stencil: addr =  [1, conv_s1_y, conv_s1_x]
New produce locations: conv_stencil: addr =  [1+0,  conv_s1_y+0,  conv_s1_x+0]
Visit consume locations: conv_stencil: addr =  [1, conv_s1_y, conv_s1_x]
New consume locations: conv_stencil: addr =  [1+0,  conv_s1_y+0,  conv_s1_x+0]
Visit produce locations: conv_stencil: addr =  [2, conv_s1_y, conv_s1_x]
New produce locations: conv_stencil: addr =  [2+0,  conv_s1_y+0,  conv_s1_x+0]
Visit consume locations: conv_stencil: addr =  [2, conv_s1_y, conv_s1_x]
New consume locations: conv_stencil: addr =  [2+0,  conv_s1_y+0,  conv_s1_x+0]
Visit consume locations: conv_stencil: addr =  [0, hw_output_s0_y_yi, hw_output_s0_x_xi]
New consume locations: conv_stencil: addr =  [0+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0]
Visit consume locations: conv_stencil: addr =  [1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1]
New consume locations: conv_stencil: addr =  [1+0,  hw_output_s0_y_yi_1+0,  hw_output_s0_x_xi_1+0]
Visit consume locations: conv_stencil: addr =  [2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2]
New consume locations: conv_stencil: addr =  [2+0,  hw_output_s0_y_yi_2+0,  hw_output_s0_x_xi_2+0]
Buffer: hw_input_global_wrapper_stencil
  Producers...
Got consumers
Writes: { hw_input_global_wrapper_stencil[i0, i1, 3] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Writes: { hw_input_global_wrapper_stencil[i0, i1, 3] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Writes: { hw_input_global_wrapper_stencil[i0, i1, 3] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 2] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 1] : 0 <= i0 <= 29 and 0 <= i1 <= 29; hw_input_global_wrapper_stencil[i0, i1, 0] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
    Min offset (counting only writers): 0, 0, 0
Visit produce locations: hw_input_global_wrapper_stencil: addr =  [hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z]
New produce locations: hw_input_global_wrapper_stencil: addr =  [hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 1]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 3]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 2]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0]
Visit consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y), (conv_s1_r_x + conv_s1_x), 0]
New consume locations: hw_input_global_wrapper_stencil: addr =  [(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0]
Buffer: hw_input_stencil
  Producers...
11
Got consumers
Writes: { hw_input_stencil[i0, i1, i2] : 0 <= i0 <= 29 and 0 <= i1 <= 29 and 0 <= i2 <= 3 }
    Min offset (counting only writers): 0, 0, 0
Visit consume locations: hw_input_stencil: addr =  [hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z]
New consume locations: hw_input_stencil: addr =  [hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0]
Buffer: hw_kernel_global_wrapper_stencil
  Producers...
Got consumers
Writes: { hw_kernel_global_wrapper_stencil[i0, i1, 0, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 0, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Writes: { hw_kernel_global_wrapper_stencil[i0, i1, 1, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 1, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Writes: { hw_kernel_global_wrapper_stencil[i0, i1, 2, 3] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 2] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 1] : 0 <= i0 <= 2 and 0 <= i1 <= 2; hw_kernel_global_wrapper_stencil[i0, i1, 2, 0] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
    Min offset (counting only writers): 0, 0, 0, 0
Visit produce locations: hw_kernel_global_wrapper_stencil: addr =  [hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z]
New produce locations: hw_kernel_global_wrapper_stencil: addr =  [hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 0, 0]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  0+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 0, 1]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  1+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 0, 3]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  3+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 0, 2]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  2+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 1, 0]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  0+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 1, 1]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  1+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 1, 3]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  3+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 1, 2]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  2+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 2, 1]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  1+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 2, 3]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  3+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 2, 2]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  2+0]
Visit consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y, conv_s1_r_x, 2, 0]
New consume locations: hw_kernel_global_wrapper_stencil: addr =  [conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  0+0]
Buffer: hw_kernel_stencil
  Producers...
11
Got consumers
Writes: { hw_kernel_stencil[i0, i1, i2, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 3 }
    Min offset (counting only writers): 0, 0, 0, 0
Visit consume locations: hw_kernel_stencil: addr =  [hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z]
New consume locations: hw_kernel_stencil: addr =  [hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0]
Buffer: hw_output_stencil_clkwrk_0
  Producers...
Got consumers
    Min offset (counting only writers): 0, 0, 0
Visit produce locations: hw_output_stencil_clkwrk_0: addr =  [0, hw_output_s0_y_yi, hw_output_s0_x_xi]
New produce locations: hw_output_stencil_clkwrk_0: addr =  [0+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0]
Buffer: hw_output_stencil_clkwrk_1
  Producers...
Got consumers
    Min offset (counting only writers): 1, 0, 0
Visit produce locations: hw_output_stencil_clkwrk_1: addr =  [1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1]
New produce locations: hw_output_stencil_clkwrk_1: addr =  [1+-1,  hw_output_s0_y_yi_1+0,  hw_output_s0_x_xi_1+0]
Buffer: hw_output_stencil_clkwrk_2
  Producers...
Got consumers
    Min offset (counting only writers): 2, 0, 0
Visit produce locations: hw_output_stencil_clkwrk_2: addr =  [2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2]
New produce locations: hw_output_stencil_clkwrk_2: addr =  [2+-2,  hw_output_s0_y_yi_2+0,  hw_output_s0_x_xi_2+0]
program: resnet
Inputs...
  hw_input_stencil
  hw_kernel_stencil
Outputs...
  hw_output_stencil_clkwrk_0
  hw_output_stencil_clkwrk_1
  hw_output_stencil_clkwrk_2
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 30; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 30; hw_input_global_wrapper_s0_x++) {
      for (int hw_input_global_wrapper_s0_z = 0; hw_input_global_wrapper_s0_z < 4; hw_input_global_wrapper_s0_z++) {
        op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0])
      }
    }
  }
  for (int hw_kernel_global_wrapper_s0_y = 0; hw_kernel_global_wrapper_s0_y < 3; hw_kernel_global_wrapper_s0_y++) {
    for (int hw_kernel_global_wrapper_s0_x = 0; hw_kernel_global_wrapper_s0_x < 3; hw_kernel_global_wrapper_s0_x++) {
      for (int hw_kernel_global_wrapper_s0_w = 0; hw_kernel_global_wrapper_s0_w < 3; hw_kernel_global_wrapper_s0_w++) {
        for (int hw_kernel_global_wrapper_s0_z = 0; hw_kernel_global_wrapper_s0_z < 4; hw_kernel_global_wrapper_s0_z++) {
          op_hcompute_hw_kernel_global_wrapper_stencil: hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0] = hcompute_hw_kernel_global_wrapper_stencil(hw_kernel_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0])
        }
      }
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 28; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 28; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil[0+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[1+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_1()
      op_hcompute_conv_stencil_2: conv_stencil[2+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_2()
    }
  }
  for (int conv_s1_r_y = 0; conv_s1_r_y < 3; conv_s1_r_y++) {
    for (int conv_s1_r_x = 0; conv_s1_r_x < 3; conv_s1_r_x++) {
      for (int conv_s1_y = 0; conv_s1_y < 28; conv_s1_y++) {
        for (int conv_s1_x = 0; conv_s1_x < 28; conv_s1_x++) {
          op_hcompute_conv_stencil_3: conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_3(conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  2+0])
          op_hcompute_conv_stencil_4: conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_4(conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  2+0])
          op_hcompute_conv_stencil_5: conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_5(conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  0+0])
        }
      }
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 28; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 28; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_0[0+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[0+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
    }
  }
  for (int hw_output_s0_y_yi_1 = 0; hw_output_s0_y_yi_1 < 28; hw_output_s0_y_yi_1++) {
    for (int hw_output_s0_x_xi_1 = 0; hw_output_s0_x_xi_1 < 28; hw_output_s0_x_xi_1++) {
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_1[1+-1,  hw_output_s0_y_yi_1+0,  hw_output_s0_x_xi_1+0] = hcompute_hw_output_stencil_1(conv_stencil[1+0,  hw_output_s0_y_yi_1+0,  hw_output_s0_x_xi_1+0])
    }
  }
  for (int hw_output_s0_y_yi_2 = 0; hw_output_s0_y_yi_2 < 28; hw_output_s0_y_yi_2++) {
    for (int hw_output_s0_x_xi_2 = 0; hw_output_s0_x_xi_2 < 28; hw_output_s0_x_xi_2++) {
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_2[2+-2,  hw_output_s0_y_yi_2+0,  hw_output_s0_x_xi_2+0] = hcompute_hw_output_stencil_2(conv_stencil[2+0,  hw_output_s0_y_yi_2+0,  hw_output_s0_x_xi_2+0])
    }
  }
}
cmd: mkdir -p ./map_result/resnet
After Loop Perfection
program: resnet
Inputs...
  hw_input_stencil
  hw_kernel_stencil
Outputs...
  hw_output_stencil_clkwrk_0
  hw_output_stencil_clkwrk_1
  hw_output_stencil_clkwrk_2
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 30; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 30; hw_input_global_wrapper_s0_x++) {
      for (int hw_input_global_wrapper_s0_z = 0; hw_input_global_wrapper_s0_z < 4; hw_input_global_wrapper_s0_z++) {
        op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0])
      }
    }
  }
  for (int hw_kernel_global_wrapper_s0_y = 0; hw_kernel_global_wrapper_s0_y < 3; hw_kernel_global_wrapper_s0_y++) {
    for (int hw_kernel_global_wrapper_s0_x = 0; hw_kernel_global_wrapper_s0_x < 3; hw_kernel_global_wrapper_s0_x++) {
      for (int hw_kernel_global_wrapper_s0_w = 0; hw_kernel_global_wrapper_s0_w < 3; hw_kernel_global_wrapper_s0_w++) {
        for (int hw_kernel_global_wrapper_s0_z = 0; hw_kernel_global_wrapper_s0_z < 4; hw_kernel_global_wrapper_s0_z++) {
          op_hcompute_hw_kernel_global_wrapper_stencil: hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0] = hcompute_hw_kernel_global_wrapper_stencil(hw_kernel_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0])
        }
      }
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 28; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 28; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil[0+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[1+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_1()
      op_hcompute_conv_stencil_2: conv_stencil[2+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_2()
    }
  }
  for (int conv_s1_r_y = 0; conv_s1_r_y < 3; conv_s1_r_y++) {
    for (int conv_s1_r_x = 0; conv_s1_r_x < 3; conv_s1_r_x++) {
      for (int conv_s1_y = 0; conv_s1_y < 28; conv_s1_y++) {
        for (int conv_s1_x = 0; conv_s1_x < 28; conv_s1_x++) {
          op_hcompute_conv_stencil_3: conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_3(conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  2+0])
          op_hcompute_conv_stencil_4: conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_4(conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  2+0])
          op_hcompute_conv_stencil_5: conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_5(conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  0+0])
        }
      }
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 28; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 28; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_0[0+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[0+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
    }
  }
  for (int hw_output_s0_y_yi_1 = 0; hw_output_s0_y_yi_1 < 28; hw_output_s0_y_yi_1++) {
    for (int hw_output_s0_x_xi_1 = 0; hw_output_s0_x_xi_1 < 28; hw_output_s0_x_xi_1++) {
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_1[1+-1,  hw_output_s0_y_yi_1+0,  hw_output_s0_x_xi_1+0] = hcompute_hw_output_stencil_1(conv_stencil[1+0,  hw_output_s0_y_yi_1+0,  hw_output_s0_x_xi_1+0])
    }
  }
  for (int hw_output_s0_y_yi_2 = 0; hw_output_s0_y_yi_2 < 28; hw_output_s0_y_yi_2++) {
    for (int hw_output_s0_x_xi_2 = 0; hw_output_s0_x_xi_2 < 28; hw_output_s0_x_xi_2++) {
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_2[2+-2,  hw_output_s0_y_yi_2+0,  hw_output_s0_x_xi_2+0] = hcompute_hw_output_stencil_2(conv_stencil[2+0,  hw_output_s0_y_yi_2+0,  hw_output_s0_x_xi_2+0])
    }
  }
}
hcompute_hw_input_global_wrapper_stencil
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
	capacity: 3600
	hierarchy level: glb
	Buffer <hw_input_stencil> 
	producer map: {  }
	capacity: 3600
	hierarchy level: glb
hcompute_hw_kernel_global_wrapper_stencil
	Buffer <hw_kernel_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
	capacity: 108
	hierarchy level: mem
	Buffer <hw_kernel_stencil> 
	producer map: {  }
	capacity: 108
	hierarchy level: mem
hcompute_conv_stencil
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
hcompute_conv_stencil_1
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
hcompute_conv_stencil_2
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
hcompute_conv_stencil_3
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
	capacity: 3600
	hierarchy level: glb
	Buffer <hw_kernel_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
	capacity: 108
	hierarchy level: mem
hcompute_conv_stencil_4
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
	capacity: 3600
	hierarchy level: glb
	Buffer <hw_kernel_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
	capacity: 108
	hierarchy level: mem
hcompute_conv_stencil_5
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
	Buffer <hw_input_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
	capacity: 3600
	hierarchy level: glb
	Buffer <hw_kernel_global_wrapper_stencil> 
	producer map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
	capacity: 108
	hierarchy level: mem
hcompute_hw_output_stencil
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
	Buffer <hw_output_stencil_clkwrk_0> 
	producer map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_0[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
	capacity: 784
	hierarchy level: mem
hcompute_hw_output_stencil_1
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
	Buffer <hw_output_stencil_clkwrk_1> 
	producer map: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> hw_output_stencil_clkwrk_1[0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
	capacity: 784
	hierarchy level: mem
hcompute_hw_output_stencil_2
	Buffer <conv_stencil> 
	producer map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	capacity: 2352
	hierarchy level: glb
	Buffer <hw_output_stencil_clkwrk_2> 
	producer map: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> hw_output_stencil_clkwrk_2[0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
	capacity: 784
	hierarchy level: mem
hcompute_conv_stencil: 0 
hcompute_conv_stencil_1: 0 
hcompute_conv_stencil_2: 0 
hcompute_conv_stencil_3: 0 
hcompute_conv_stencil_4: 0 
hcompute_conv_stencil_5: 0 
hcompute_hw_input_global_wrapper_stencil: 0 
hcompute_hw_kernel_global_wrapper_stencil: 0 
hcompute_hw_output_stencil: 0 
hcompute_hw_output_stencil_1: 0 
hcompute_hw_output_stencil_2: 0 

hcompute_conv_stencil: 0 
hcompute_conv_stencil_1: 0 
hcompute_conv_stencil_2: 0 
hcompute_conv_stencil_3: 0 
hcompute_conv_stencil_4: 0 
hcompute_conv_stencil_5: 0 
hcompute_hw_input_global_wrapper_stencil: 0 
hcompute_hw_kernel_global_wrapper_stencil: 0 
hcompute_hw_output_stencil: 0 
hcompute_hw_output_stencil_1: 0 
hcompute_hw_output_stencil_2: 0 

Compute file dse found
No compute unit file: 
program: resnet
Inputs...
  hw_input_stencil
  hw_kernel_stencil
Outputs...
  hw_output_stencil_clkwrk_0
  hw_output_stencil_clkwrk_1
  hw_output_stencil_clkwrk_2
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 30; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 30; hw_input_global_wrapper_s0_x++) {
      for (int hw_input_global_wrapper_s0_z = 0; hw_input_global_wrapper_s0_z < 4; hw_input_global_wrapper_s0_z++) {
        op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0])
      }
    }
  }
  for (int hw_kernel_global_wrapper_s0_y = 0; hw_kernel_global_wrapper_s0_y < 3; hw_kernel_global_wrapper_s0_y++) {
    for (int hw_kernel_global_wrapper_s0_x = 0; hw_kernel_global_wrapper_s0_x < 3; hw_kernel_global_wrapper_s0_x++) {
      for (int hw_kernel_global_wrapper_s0_w = 0; hw_kernel_global_wrapper_s0_w < 3; hw_kernel_global_wrapper_s0_w++) {
        for (int hw_kernel_global_wrapper_s0_z = 0; hw_kernel_global_wrapper_s0_z < 4; hw_kernel_global_wrapper_s0_z++) {
          op_hcompute_hw_kernel_global_wrapper_stencil: hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0] = hcompute_hw_kernel_global_wrapper_stencil(hw_kernel_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0])
        }
      }
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 28; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 28; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil[0+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[1+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_1()
      op_hcompute_conv_stencil_2: conv_stencil[2+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_2()
    }
  }
  for (int conv_s1_r_y = 0; conv_s1_r_y < 3; conv_s1_r_y++) {
    for (int conv_s1_r_x = 0; conv_s1_r_x < 3; conv_s1_r_x++) {
      for (int conv_s1_y = 0; conv_s1_y < 28; conv_s1_y++) {
        for (int conv_s1_x = 0; conv_s1_x < 28; conv_s1_x++) {
          op_hcompute_conv_stencil_3: conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_3(conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  2+0])
          op_hcompute_conv_stencil_4: conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_4(conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  2+0])
          op_hcompute_conv_stencil_5: conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_5(conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  0+0])
        }
      }
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 28; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 28; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_0[0+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[0+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
    }
  }
  for (int hw_output_s0_y_yi_1 = 0; hw_output_s0_y_yi_1 < 28; hw_output_s0_y_yi_1++) {
    for (int hw_output_s0_x_xi_1 = 0; hw_output_s0_x_xi_1 < 28; hw_output_s0_x_xi_1++) {
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_1[1+-1,  hw_output_s0_y_yi_1+0,  hw_output_s0_x_xi_1+0] = hcompute_hw_output_stencil_1(conv_stencil[1+0,  hw_output_s0_y_yi_1+0,  hw_output_s0_x_xi_1+0])
    }
  }
  for (int hw_output_s0_y_yi_2 = 0; hw_output_s0_y_yi_2 < 28; hw_output_s0_y_yi_2++) {
    for (int hw_output_s0_x_xi_2 = 0; hw_output_s0_x_xi_2 < 28; hw_output_s0_x_xi_2++) {
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_2[2+-2,  hw_output_s0_y_yi_2+0,  hw_output_s0_x_xi_2+0] = hcompute_hw_output_stencil_2(conv_stencil[2+0,  hw_output_s0_y_yi_2+0,  hw_output_s0_x_xi_2+0])
    }
  }
}
resnet is not a stencil
op name: hw_input_global_wrapper_s0_z
op level: 3
        write map: 
	{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
        addr involve dim: {2}
	Involve in dim: {3}
	 change loop : hw_input_global_wrapper_s0_z's offset to 0
op name: hw_input_global_wrapper_s0_z
op level: 3
        Read map: 
	{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
        addr involve dim: {2}
	Involve in dim: {3}
op name: hw_input_global_wrapper_s0_x
op level: 2
        write map: 
	{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
        addr involve dim: {1}
op name: hw_input_global_wrapper_s0_x
op level: 2
        Read map: 
	{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
        addr involve dim: {1}
op name: hw_kernel_global_wrapper_s0_z
op level: 4
        write map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
        addr involve dim: {3}
	Involve in dim: {4}
	 change loop : hw_kernel_global_wrapper_s0_z's offset to 0
op name: hw_kernel_global_wrapper_s0_z
op level: 4
        Read map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
        addr involve dim: {3}
	Involve in dim: {4}
op name: hw_kernel_global_wrapper_s0_w
op level: 3
        write map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
        addr involve dim: {2}
op name: hw_kernel_global_wrapper_s0_w
op level: 3
        Read map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
        addr involve dim: {2}
op name: hw_kernel_global_wrapper_s0_x
op level: 2
        write map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
        addr involve dim: {1}
op name: hw_kernel_global_wrapper_s0_x
op level: 2
        Read map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
        addr involve dim: {1}
op name: conv_s0_x
op level: 2
        write map: 
	{ op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
        addr involve dim: {2}
	Involve in dim: {2}
	 change loop : conv_s0_x's offset to 0
op name: conv_s0_x
op level: 2
op name: conv_s1_x
op level: 4
        write map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {2}
	Involve in dim: {4}
	 change loop : conv_s1_x's offset to 0
op name: conv_s1_x
op level: 4
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {2}
	Involve in dim: {4}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
	Involve in dim: {2, 4}
Dim 2
	 hasStride : 1
        Relax ii latency for op: conv_s1_x
        Original offset within parent: 0
        loop trip count: 28
        New offset within parent: 4
        conv_s1_x--> Enter relax condition loop!
op name: conv_s1_y
op level: 3
        write map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
op name: conv_s1_y
op level: 3
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
op name: conv_s1_r_x
op level: 2
        write map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
op name: conv_s1_r_x
op level: 2
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
	Involve in dim: {2, 4}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
	Involve in dim: {2, 4}
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
	Involve in dim: {2, 4}
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {1}
op name: hw_output_s0_x_xi
op level: 2
        write map: 
	{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_0[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
        addr involve dim: {2}
	Involve in dim: {2}
	 change loop : hw_output_s0_x_xi's offset to 0
op name: hw_output_s0_x_xi
op level: 2
        Read map: 
	{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
        addr involve dim: {2}
	Involve in dim: {2}
op name: hw_output_s0_x_xi_1
op level: 2
        write map: 
	{ op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> hw_output_stencil_clkwrk_1[0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
        addr involve dim: {2}
	Involve in dim: {2}
	 change loop : hw_output_s0_x_xi_1's offset to 0
op name: hw_output_s0_x_xi_1
op level: 2
        Read map: 
	{ op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
        addr involve dim: {2}
	Involve in dim: {2}
op name: hw_output_s0_x_xi_2
op level: 2
        write map: 
	{ op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> hw_output_stencil_clkwrk_2[0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
        addr involve dim: {2}
	Involve in dim: {2}
	 change loop : hw_output_s0_x_xi_2's offset to 0
op name: hw_output_s0_x_xi_2
op level: 2
        Read map: 
	{ op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
        addr involve dim: {2}
	Involve in dim: {2}
op name: hw_input_global_wrapper_s0_y
op level: 1
        write map: 
	{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
        addr involve dim: {0}
op name: hw_input_global_wrapper_s0_y
op level: 1
        Read map: 
	{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
        addr involve dim: {0}
op name: hw_kernel_global_wrapper_s0_y
op level: 1
        write map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
        addr involve dim: {0}
op name: hw_kernel_global_wrapper_s0_y
op level: 1
        Read map: 
	{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
        addr involve dim: {0}
op name: conv_s0_y
op level: 1
        write map: 
	{ op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
        addr involve dim: {1}
op name: conv_s0_y
op level: 1
op name: conv_s1_r_y
op level: 1
        write map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
op name: conv_s1_r_y
op level: 1
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
        Read map: 
	{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {}
        Read map: 
	{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
        addr involve dim: {0}
op name: hw_output_s0_y_yi
op level: 1
        write map: 
	{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_0[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
        addr involve dim: {1}
op name: hw_output_s0_y_yi
op level: 1
        Read map: 
	{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
        addr involve dim: {1}
op name: hw_output_s0_y_yi_1
op level: 1
        write map: 
	{ op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> hw_output_stencil_clkwrk_1[0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
        addr involve dim: {1}
op name: hw_output_s0_y_yi_1
op level: 1
        Read map: 
	{ op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
        addr involve dim: {1}
op name: hw_output_s0_y_yi_2
op level: 1
        write map: 
	{ op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> hw_output_stencil_clkwrk_2[0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
        addr involve dim: {1}
op name: hw_output_s0_y_yi_2
op level: 1
        Read map: 
	{ op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
        addr involve dim: {1}
Computing validity deps for conv_stencil
Computing validity deps for hw_input_global_wrapper_stencil
Computing validity deps for hw_input_stencil
Computing validity deps for hw_kernel_global_wrapper_stencil
Computing validity deps for hw_kernel_stencil
Computing validity deps for hw_output_stencil_clkwrk_0
Computing validity deps for hw_output_stencil_clkwrk_1
Computing validity deps for hw_output_stencil_clkwrk_2
Adjusting iis of resnet
Adjusting ii of hw_input_global_wrapper_s0_z
Adjusting ii of hw_kernel_global_wrapper_s0_z
Adjusting ii of conv_s0_x
Adjusting ii of conv_s1_x
Adjusting ii of hw_output_s0_x_xi
Adjusting ii of hw_output_s0_x_xi_1
Adjusting ii of hw_output_s0_x_xi_2
hw_input_global_wrapper_s0_x
hw_input_global_wrapper_s0_y
root
hw_input_global_wrapper_s0_z
hw_kernel_global_wrapper_s0_y
hw_kernel_global_wrapper_s0_x
hw_kernel_global_wrapper_s0_w
hw_kernel_global_wrapper_s0_z
conv_s0_y
conv_s0_x
conv_s1_r_y
conv_s1_r_x
conv_s1_y
conv_s1_x
hw_output_s0_y_yi
hw_output_s0_x_xi
hw_output_s0_y_yi_1
hw_output_s0_x_xi_1
hw_output_s0_y_yi_2
hw_output_s0_x_xi_2
Adjusting delays of resnetAfter vectorization
sorted kernel: {}
sorted kernel: {conv_s0_y}
sorted kernel: {conv_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y, conv_s1_r_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y, conv_s1_r_y, hw_output_s0_y_yi}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y, conv_s1_r_y, hw_output_s0_y_yi, hw_output_s0_y_yi_1}
Find GLB load latency = 0
sorted kernel: {}
sorted kernel: {conv_s0_y}
sorted kernel: {conv_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y, conv_s1_r_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y, conv_s1_r_y, hw_output_s0_y_yi}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y, conv_s1_r_y, hw_output_s0_y_yi, hw_output_s0_y_yi_1}
Push kernel <conv_s0_y> into delay adjusting queue.
II: 28
TP: 28
Push kernel <hw_input_global_wrapper_s0_y> into delay adjusting queue.
II: 120
TP: 30
Push kernel <hw_kernel_global_wrapper_s0_y> into delay adjusting queue.
II: 36
TP: 3
Push kernel <conv_s1_r_y> into delay adjusting queue.
II: 2688
TP: 3
	prod: conv_s0_y
	prod: hw_input_global_wrapper_s0_y
	prod: hw_kernel_global_wrapper_s0_y
Push kernel <hw_output_s0_y_yi> into delay adjusting queue.
II: 28
TP: 28
	prod: conv_s0_y
	prod: conv_s1_r_y
Push kernel <hw_output_s0_y_yi_1> into delay adjusting queue.
II: 28
TP: 28
	prod: conv_s0_y
	prod: conv_s1_r_y
Push kernel <hw_output_s0_y_yi_2> into delay adjusting queue.
II: 28
TP: 28
	prod: conv_s0_y
	prod: conv_s1_r_y
sorted kernel: {}
sorted kernel: {conv_s0_y}
sorted kernel: {conv_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y, conv_s1_r_y}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y, conv_s1_r_y, hw_output_s0_y_yi}
sorted kernel: {conv_s0_y, hw_input_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_y, conv_s1_r_y, hw_output_s0_y_yi, hw_output_s0_y_yi_1}
Adjusting delay of conv_s0_y
II: 28
final delay of conv_s0_y: 
	0
Adjusting delay of hw_input_global_wrapper_s0_y
II: 120
final delay of hw_input_global_wrapper_s0_y: 
	0
Adjusting delay of hw_kernel_global_wrapper_s0_y
II: 36
final delay of hw_kernel_global_wrapper_s0_y: 
	0
Adjusting delay of conv_s1_r_y
II: 2688
final delay of conv_s1_r_y: 
	3600
Adjusting delay of hw_output_s0_y_yi
II: 28
final delay of hw_output_s0_y_yi: 
	11664
Adjusting delay of hw_output_s0_y_yi_1
II: 28
final delay of hw_output_s0_y_yi_1: 
	11664
Adjusting delay of hw_output_s0_y_yi_2
II: 28
final delay of hw_output_s0_y_yi_2: 
	11664
 Fall back schedule No. 3
schedule for n: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_output_stencil
schedule for n: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
	Final schedule : { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_conv_stencil
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_hw_output_stencil_1
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_conv_stencil_4
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_conv_stencil_5
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_hw_input_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_hw_kernel_global_wrapper_stencil
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_conv_stencil_3
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_conv_stencil_2
buf conv_stencil
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_conv_stencil_1
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_4
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_5
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_3
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_1
buf conv_stencil
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_conv_stencil_2
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_hw_output_stencil_2
name1: op_hcompute_hw_output_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_output_stencil_1
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_4
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_5
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_input_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_kernel_global_wrapper_stencil
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_3
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_1
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_conv_stencil_2
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_output_stencil_2
name0: op_hcompute_hw_output_stencil
name1: op_hcompute_hw_output_stencil
schedule for n: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
Start times...
{ start_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; start_op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; start_op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; start_op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; start_op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; start_op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; start_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; start_op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; start_op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; start_op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; start_op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
  pre adjustment min: { [0] }
schedule for n: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
Computing validity deps for conv_stencil
Computing validity deps for hw_input_global_wrapper_stencil
Computing validity deps for hw_input_stencil
Computing validity deps for hw_kernel_global_wrapper_stencil
Computing validity deps for hw_kernel_stencil
Computing validity deps for hw_output_stencil_clkwrk_0
Computing validity deps for hw_output_stencil_clkwrk_1
Computing validity deps for hw_output_stencil_clkwrk_2
program: resnet
Inputs...
  hw_input_stencil
  hw_kernel_stencil
Outputs...
  hw_output_stencil_clkwrk_0
  hw_output_stencil_clkwrk_1
  hw_output_stencil_clkwrk_2
buffers...
  hw_input_stencil[]
operations...
for (int root = 0; root < 1; root++) {
  for (int hw_input_global_wrapper_s0_y = 0; hw_input_global_wrapper_s0_y < 30; hw_input_global_wrapper_s0_y++) {
    for (int hw_input_global_wrapper_s0_x = 0; hw_input_global_wrapper_s0_x < 30; hw_input_global_wrapper_s0_x++) {
      for (int hw_input_global_wrapper_s0_z = 0; hw_input_global_wrapper_s0_z < 4; hw_input_global_wrapper_s0_z++) {
        op_hcompute_hw_input_global_wrapper_stencil: hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0] = hcompute_hw_input_global_wrapper_stencil(hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0])
      }
    }
  }
  for (int hw_kernel_global_wrapper_s0_y = 0; hw_kernel_global_wrapper_s0_y < 3; hw_kernel_global_wrapper_s0_y++) {
    for (int hw_kernel_global_wrapper_s0_x = 0; hw_kernel_global_wrapper_s0_x < 3; hw_kernel_global_wrapper_s0_x++) {
      for (int hw_kernel_global_wrapper_s0_w = 0; hw_kernel_global_wrapper_s0_w < 3; hw_kernel_global_wrapper_s0_w++) {
        for (int hw_kernel_global_wrapper_s0_z = 0; hw_kernel_global_wrapper_s0_z < 4; hw_kernel_global_wrapper_s0_z++) {
          op_hcompute_hw_kernel_global_wrapper_stencil: hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0] = hcompute_hw_kernel_global_wrapper_stencil(hw_kernel_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0])
        }
      }
    }
  }
  for (int conv_s0_y = 0; conv_s0_y < 28; conv_s0_y++) {
    for (int conv_s0_x = 0; conv_s0_x < 28; conv_s0_x++) {
      op_hcompute_conv_stencil: conv_stencil[0+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil()
      op_hcompute_conv_stencil_1: conv_stencil[1+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_1()
      op_hcompute_conv_stencil_2: conv_stencil[2+0,  conv_s0_y+0,  conv_s0_x+0] = hcompute_conv_stencil_2()
    }
  }
  for (int conv_s1_r_y = 0; conv_s1_r_y < 3; conv_s1_r_y++) {
    for (int conv_s1_r_x = 0; conv_s1_r_x < 3; conv_s1_r_x++) {
      for (int conv_s1_y = 0; conv_s1_y < 28; conv_s1_y++) {
        for (int conv_s1_x = 0; conv_s1_x < 28; conv_s1_x++) {
          op_hcompute_conv_stencil_3: conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_3(conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  2+0])
          op_hcompute_conv_stencil_4: conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_4(conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  2+0])
          op_hcompute_conv_stencil_5: conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0] = hcompute_conv_stencil_5(conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0], hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  1+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  3+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  2+0], hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  0+0])
        }
      }
    }
  }
  for (int hw_output_s0_y_yi = 0; hw_output_s0_y_yi < 28; hw_output_s0_y_yi++) {
    for (int hw_output_s0_x_xi = 0; hw_output_s0_x_xi < 28; hw_output_s0_x_xi++) {
      op_hcompute_hw_output_stencil: hw_output_stencil_clkwrk_0[0+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] = hcompute_hw_output_stencil(conv_stencil[0+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0])
    }
  }
  for (int hw_output_s0_y_yi_1 = 0; hw_output_s0_y_yi_1 < 28; hw_output_s0_y_yi_1++) {
    for (int hw_output_s0_x_xi_1 = 0; hw_output_s0_x_xi_1 < 28; hw_output_s0_x_xi_1++) {
      op_hcompute_hw_output_stencil_1: hw_output_stencil_clkwrk_1[1+-1,  hw_output_s0_y_yi_1+0,  hw_output_s0_x_xi_1+0] = hcompute_hw_output_stencil_1(conv_stencil[1+0,  hw_output_s0_y_yi_1+0,  hw_output_s0_x_xi_1+0])
    }
  }
  for (int hw_output_s0_y_yi_2 = 0; hw_output_s0_y_yi_2 < 28; hw_output_s0_y_yi_2++) {
    for (int hw_output_s0_x_xi_2 = 0; hw_output_s0_x_xi_2 < 28; hw_output_s0_x_xi_2++) {
      op_hcompute_hw_output_stencil_2: hw_output_stencil_clkwrk_2[2+-2,  hw_output_s0_y_yi_2+0,  hw_output_s0_x_xi_2+0] = hcompute_hw_output_stencil_2(conv_stencil[2+0,  hw_output_s0_y_yi_2+0,  hw_output_s0_x_xi_2+0])
    }
  }
}
schedule for n: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
Start times...
  { start_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
  { start_op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  { start_op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
  { start_op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  { start_op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
  { start_op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
  { start_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
  { start_op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  { start_op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
  { start_op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
  { start_op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
  min: { [0] }
schedule for n: { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] }
schedmap = { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2]; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] }
schedmap = { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] }
schedmap = { end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2]; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z]; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
Schedule...
  { start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
  { start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
  { start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
  { start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
  { start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] }
  { start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
  { start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
  { start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
  { start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] }
  { start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
  { start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
  Cycle deps: { end_op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = conv_s0_y, conv_s1_x = conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 and 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = conv_s0_y, conv_s1_x = conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 and 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2; end_op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = conv_s0_y, conv_s1_x = conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 and 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2; end_op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi = conv_s1_y, hw_output_s0_x_xi = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil_1[root' = 0, hw_output_s0_y_yi_1 = conv_s0_y, hw_output_s0_x_xi_1 = conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y', conv_s1_r_x', conv_s1_y' = conv_s1_y, conv_s1_x' = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 and conv_s1_r_y' > conv_s1_r_y and 0 <= conv_s1_r_y' <= 2 and 0 <= conv_s1_r_x' <= 2; end_op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y' = conv_s1_r_y, conv_s1_r_x', conv_s1_y' = conv_s1_y, conv_s1_x' = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 and conv_s1_r_x' > conv_s1_r_x and 0 <= conv_s1_r_x' <= 2; end_op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil_2[root' = 0, hw_output_s0_y_yi_2 = conv_s1_y, hw_output_s0_x_xi_2 = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> start_op_hcompute_conv_stencil_5[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root' = 0, hw_output_s0_y_yi = conv_s0_y, hw_output_s0_x_xi = conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y = hw_kernel_global_wrapper_s0_y, conv_s1_r_x = hw_kernel_global_wrapper_s0_x, conv_s1_y, conv_s1_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y = hw_input_global_wrapper_s0_y - conv_s1_r_y, conv_s1_x = hw_input_global_wrapper_s0_x - conv_s1_r_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and conv_s1_r_y >= -27 + hw_input_global_wrapper_s0_y and 0 <= conv_s1_r_y <= 2 and conv_s1_r_y <= hw_input_global_wrapper_s0_y and conv_s1_r_x >= -27 + hw_input_global_wrapper_s0_x and 0 <= conv_s1_r_x <= 2 and conv_s1_r_x <= hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y', conv_s1_r_x', conv_s1_y' = conv_s1_y, conv_s1_x' = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 and conv_s1_r_y' > conv_s1_r_y and 0 <= conv_s1_r_y' <= 2 and 0 <= conv_s1_r_x' <= 2; end_op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root' = 0, conv_s1_r_y' = conv_s1_r_y, conv_s1_r_x', conv_s1_y' = conv_s1_y, conv_s1_x' = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 and conv_s1_r_x' > conv_s1_r_x and 0 <= conv_s1_r_x' <= 2; end_op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y', conv_s1_r_x', conv_s1_y' = conv_s1_y, conv_s1_x' = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 and conv_s1_r_y' > conv_s1_r_y and 0 <= conv_s1_r_y' <= 2 and 0 <= conv_s1_r_x' <= 2; end_op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root' = 0, conv_s1_r_y' = conv_s1_r_y, conv_s1_r_x', conv_s1_y' = conv_s1_y, conv_s1_x' = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 and conv_s1_r_x' > conv_s1_r_x and 0 <= conv_s1_r_x' <= 2; end_op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil_1[root' = 0, hw_output_s0_y_yi_1 = conv_s1_y, hw_output_s0_x_xi_1 = conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; end_op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil_2[root' = 0, hw_output_s0_y_yi_2 = conv_s0_y, hw_output_s0_x_xi_2 = conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
  Earlier deps: { start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28conv_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28conv_s0_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x', hw_input_global_wrapper_s0_z'] : hw_input_global_wrapper_s0_z' > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 120hw_input_global_wrapper_s0_y' - 4hw_input_global_wrapper_s0_x'; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1', hw_output_s0_x_xi_1'] : hw_output_s0_x_xi_1' > 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28hw_output_s0_y_yi_1'; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 > 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y', hw_kernel_global_wrapper_s0_x', hw_kernel_global_wrapper_s0_w', hw_kernel_global_wrapper_s0_z'] : hw_kernel_global_wrapper_s0_z' > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 36hw_kernel_global_wrapper_s0_y' - 12hw_kernel_global_wrapper_s0_x' - 4hw_kernel_global_wrapper_s0_w'; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 > 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 > 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y', hw_kernel_global_wrapper_s0_x', hw_kernel_global_wrapper_s0_w', hw_kernel_global_wrapper_s0_z'] : hw_kernel_global_wrapper_s0_z' > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 36hw_kernel_global_wrapper_s0_y' - 12hw_kernel_global_wrapper_s0_x' - 4hw_kernel_global_wrapper_s0_w'; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 > 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1', hw_output_s0_x_xi_1'] : hw_output_s0_x_xi_1' > 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28hw_output_s0_y_yi_1'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2', hw_output_s0_x_xi_2'] : hw_output_s0_x_xi_2' > 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28hw_output_s0_y_yi_2'; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1', hw_output_s0_x_xi_1'] : hw_output_s0_x_xi_1' > 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28hw_output_s0_y_yi_1'; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 > 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2', hw_output_s0_x_xi_2'] : hw_output_s0_x_xi_2' > 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28hw_output_s0_y_yi_2'; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 > 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1', hw_output_s0_x_xi_1'] : hw_output_s0_x_xi_1' > 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28hw_output_s0_y_yi_1'; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28conv_s0_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi', hw_output_s0_x_xi'] : hw_output_s0_x_xi' > 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28hw_output_s0_y_yi'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28conv_s0_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 > 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y', hw_kernel_global_wrapper_s0_x', hw_kernel_global_wrapper_s0_w', hw_kernel_global_wrapper_s0_z'] : hw_kernel_global_wrapper_s0_z' > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 36hw_kernel_global_wrapper_s0_y' - 12hw_kernel_global_wrapper_s0_x' - 4hw_kernel_global_wrapper_s0_w'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x', hw_input_global_wrapper_s0_z'] : hw_input_global_wrapper_s0_z' > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 120hw_input_global_wrapper_s0_y' - 4hw_input_global_wrapper_s0_x'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x', hw_input_global_wrapper_s0_z'] : hw_input_global_wrapper_s0_z' > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 120hw_input_global_wrapper_s0_y' - 4hw_input_global_wrapper_s0_x'; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28conv_s0_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28conv_s0_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28conv_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28conv_s0_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 > 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 > 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28conv_s0_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 > 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 > 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 > 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2', hw_output_s0_x_xi_2'] : hw_output_s0_x_xi_2' > 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28hw_output_s0_y_yi_2'; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28conv_s0_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y', hw_kernel_global_wrapper_s0_x', hw_kernel_global_wrapper_s0_w', hw_kernel_global_wrapper_s0_z'] : hw_kernel_global_wrapper_s0_z' > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 36hw_kernel_global_wrapper_s0_y' - 12hw_kernel_global_wrapper_s0_x' - 4hw_kernel_global_wrapper_s0_w'; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 > 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28conv_s0_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi', hw_output_s0_x_xi'] : hw_output_s0_x_xi' > 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28hw_output_s0_y_yi'; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 > 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 > 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28conv_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28conv_s0_y; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi', hw_output_s0_x_xi'] : hw_output_s0_x_xi' > 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28hw_output_s0_y_yi'; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_2; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y', hw_input_global_wrapper_s0_x', hw_input_global_wrapper_s0_z'] : hw_input_global_wrapper_s0_z' > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 120hw_input_global_wrapper_s0_y' - 4hw_input_global_wrapper_s0_x'; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi', hw_output_s0_x_xi'] : hw_output_s0_x_xi' > 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28hw_output_s0_y_yi'; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> end_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_1; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28conv_s0_y; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 > 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; start_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil_5[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= 8061 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 28conv_s0_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : conv_s1_x >= -3603 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 2688conv_s1_r_y - 896conv_s1_r_x - 32conv_s1_y; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_input_global_wrapper_stencil[root', hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : hw_input_global_wrapper_s0_z >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 120hw_input_global_wrapper_s0_y - 4hw_input_global_wrapper_s0_x; start_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; end_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; start_op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> start_op_hcompute_hw_kernel_global_wrapper_stencil[root', hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : hw_kernel_global_wrapper_s0_z >= 11665 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1 - 14908root' - 36hw_kernel_global_wrapper_s0_y - 12hw_kernel_global_wrapper_s0_x - 4hw_kernel_global_wrapper_s0_w; end_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; end_op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> end_op_hcompute_conv_stencil[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi - 14908root' - 28conv_s0_y; start_op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> start_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : hw_output_s0_x_xi_2 >= -11663 + 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28hw_output_s0_y_yi_2; end_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x > 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28conv_s0_y; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_hw_output_stencil_2[root', hw_output_s0_y_yi_2', hw_output_s0_x_xi_2'] : hw_output_s0_x_xi_2' > 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28hw_output_s0_y_yi_2'; end_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_hw_output_stencil_1[root', hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : hw_output_s0_x_xi_1 >= -8059 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28hw_output_s0_y_yi_1; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> start_op_hcompute_conv_stencil_3[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 3605 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 28conv_s0_y; start_op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi >= -11663 + 14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z - 14908root' - 28hw_output_s0_y_yi; start_op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> end_op_hcompute_conv_stencil_1[root', conv_s0_y', conv_s0_x'] : conv_s0_x' > 14908root + 28conv_s0_y + conv_s0_x - 14908root' - 28conv_s0_y'; end_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> end_op_hcompute_hw_output_stencil[root', hw_output_s0_y_yi, hw_output_s0_x_xi] : hw_output_s0_x_xi > 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28hw_output_s0_y_yi; end_op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> end_op_hcompute_conv_stencil_4[root', conv_s1_r_y', conv_s1_r_x', conv_s1_y', conv_s1_x'] : conv_s1_x' > 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x - 14908root' - 2688conv_s1_r_y' - 896conv_s1_r_x' - 32conv_s1_y'; start_op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> start_op_hcompute_conv_stencil_2[root', conv_s0_y, conv_s0_x] : conv_s0_x >= 11665 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2 - 14908root' - 28conv_s0_y }
  Violated deps: {  }
schedule for n: { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedmap = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x] }
schedule for n: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] }
schedule for n: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi] }
schedmap = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
schedule for n: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] }
schedmap = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 14908root + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1]; op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [14908root + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z]; op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 14908root + 28hw_output_s0_y_yi + hw_output_s0_x_xi]; op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> [14908root + 28conv_s0_y + conv_s0_x]; op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 14908root + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2]; op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 14908root + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x]; op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [14908root + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] }
result schedule: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Creating ports for op: hw_output_stencil_clkwrk_2
cond = { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> hw_output_stencil_clkwrk_2[2+-2,  hw_output_s0_y_yi_2+0,  hw_output_s0_x_xi_2+0] }
	Adding output port: hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_0
		Consumed: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> hw_output_stencil_clkwrk_2[0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
current out port name: 
	hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_0
Creating ports for op: conv_stencil
cond = { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil[2+0,  hw_output_s0_y_yi_2+0,  hw_output_s0_x_xi_2+0] }
	Adding output port: conv_stencil_op_hcompute_hw_output_stencil_2_1
		Consumed: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil_2
  other_dspace_id = op_hcompute_hw_output_stencil_2
  Schedule domain set: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
  Domain set from prg: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
  ITS: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
ITS      : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
current out port name: 
	conv_stencil_op_hcompute_hw_output_stencil_2_1
Creating ports for op: hw_output_stencil_clkwrk_1
cond = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> hw_output_stencil_clkwrk_1[1+-1,  hw_output_s0_y_yi_1+0,  hw_output_s0_x_xi_1+0] }
	Adding output port: hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_2
		Consumed: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> hw_output_stencil_clkwrk_1[0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
current out port name: 
	hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_2
cond = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil[1+0,  hw_output_s0_y_yi_1+0,  hw_output_s0_x_xi_1+0] }
	Adding output port: conv_stencil_op_hcompute_hw_output_stencil_1_3
		Consumed: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil_1
  other_dspace_id = op_hcompute_hw_output_stencil_1
  Schedule domain set: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
  Domain set from prg: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
  ITS: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
ITS      : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
current out port name: 
	conv_stencil_op_hcompute_hw_output_stencil_1_3	conv_stencil_op_hcompute_hw_output_stencil_2_1
Creating ports for op: hw_output_stencil_clkwrk_0
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_0[0+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] }
	Adding output port: hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_4
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_0[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
current out port name: 
	hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_4
cond = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0+0,  hw_output_s0_y_yi+0,  hw_output_s0_x_xi+0] }
	Adding output port: conv_stencil_op_hcompute_hw_output_stencil_5
		Consumed: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_output_stencil
  other_dspace_id = op_hcompute_hw_output_stencil
  Schedule domain set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
  Domain set from prg: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
  ITS: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
ITS      : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
current out port name: 
	conv_stencil_op_hcompute_hw_output_stencil_1_3	conv_stencil_op_hcompute_hw_output_stencil_2_1	conv_stencil_op_hcompute_hw_output_stencil_5
Creating ports for op: hw_kernel_global_wrapper_stencil
cond = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
		Consumed: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
Creating ports for op: hw_kernel_stencil
cond = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y+0,  hw_kernel_global_wrapper_s0_x+0,  hw_kernel_global_wrapper_s0_w+0,  hw_kernel_global_wrapper_s0_z+0] }
	Adding output port: hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_7
		Consumed: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_kernel_global_wrapper_stencil
  other_dspace_id = op_hcompute_hw_kernel_global_wrapper_stencil
  Schedule domain set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
  Domain set from prg: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
  ITS: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
ITS      : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
current out port name: 
	hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_7
Creating ports for op: hw_input_global_wrapper_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
Creating ports for op: hw_input_stencil
cond = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y+0,  hw_input_global_wrapper_s0_x+0,  hw_input_global_wrapper_s0_z+0] }
	Adding output port: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_9
		Consumed: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_hw_input_global_wrapper_stencil
  other_dspace_id = op_hcompute_hw_input_global_wrapper_stencil
  Schedule domain set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
  Domain set from prg: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
  ITS: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
ITS      : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
current out port name: 
	hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_9
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_5_10
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_5_10
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2+0,  conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_5_11
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_5_11	conv_stencil_op_hcompute_hw_output_stencil_1_3	conv_stencil_op_hcompute_hw_output_stencil_2_1	conv_stencil_op_hcompute_hw_output_stencil_5
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  1+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  3+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  2+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
cond = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  2+0,  0+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
		Consumed: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_5
  other_dspace_id = op_hcompute_conv_stencil_5
  Schedule domain set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_4_20
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_4_20	conv_stencil_op_hcompute_conv_stencil_5_10
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1+0,  conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_4_21
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_4_21	conv_stencil_op_hcompute_conv_stencil_5_11	conv_stencil_op_hcompute_hw_output_stencil_1_3	conv_stencil_op_hcompute_hw_output_stencil_2_1	conv_stencil_op_hcompute_hw_output_stencil_5
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  0+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  1+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  3+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  1+0,  2+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
		Consumed: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_4
  other_dspace_id = op_hcompute_conv_stencil_4
  Schedule domain set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_3_30
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_3_30	conv_stencil_op_hcompute_conv_stencil_4_20	conv_stencil_op_hcompute_conv_stencil_5_10
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0+0,  conv_s1_y+0,  conv_s1_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_3_31
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_3_31	conv_stencil_op_hcompute_conv_stencil_4_21	conv_stencil_op_hcompute_conv_stencil_5_11	conv_stencil_op_hcompute_hw_output_stencil_1_3	conv_stencil_op_hcompute_hw_output_stencil_2_1	conv_stencil_op_hcompute_hw_output_stencil_5
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  0+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  1+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  3+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[(conv_s1_r_y + conv_s1_y)+0,  (conv_s1_r_x + conv_s1_x)+0,  2+0] }
	Adding output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14	hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  0+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  1+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  3+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y+0,  conv_s1_r_x+0,  0+0,  2+0] }
	Adding output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
		Consumed: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Opt sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Dom      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
SDom     : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
Dom ITS  : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Dom UNN  : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
Per group...
  dspace_id       = op_hcompute_conv_stencil_3
  other_dspace_id = op_hcompute_conv_stencil_3
  Schedule domain set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  Domain set from prg: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  ITS: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
ITS      : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
current out port name: 
	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18	hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
cond = { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] -> conv_stencil[2+0,  conv_s0_y+0,  conv_s0_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_2_40
		Consumed: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_2_40	conv_stencil_op_hcompute_conv_stencil_3_30	conv_stencil_op_hcompute_conv_stencil_4_20	conv_stencil_op_hcompute_conv_stencil_5_10
cond = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] -> conv_stencil[1+0,  conv_s0_y+0,  conv_s0_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_1_41
		Consumed: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_1_41	conv_stencil_op_hcompute_conv_stencil_2_40	conv_stencil_op_hcompute_conv_stencil_3_30	conv_stencil_op_hcompute_conv_stencil_4_20	conv_stencil_op_hcompute_conv_stencil_5_10
cond = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] -> conv_stencil[0+0,  conv_s0_y+0,  conv_s0_x+0] }
	Adding output port: conv_stencil_op_hcompute_conv_stencil_42
		Consumed: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
current out port name: 
	conv_stencil_op_hcompute_conv_stencil_1_41	conv_stencil_op_hcompute_conv_stencil_2_40	conv_stencil_op_hcompute_conv_stencil_3_30	conv_stencil_op_hcompute_conv_stencil_42	conv_stencil_op_hcompute_conv_stencil_4_20	conv_stencil_op_hcompute_conv_stencil_5_10
Latency of application is: { [12447] }
Global schedule: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27; op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3; op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
# in bundles: 1
# in bundles: 1
# in bundles: 1
Generating compute unit for op_hcompute_hw_input_global_wrapper_stencil
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil
Found compute file for resnet
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil
Looking for connection for hw_input_stencil.op_hcompute_hw_input_global_wrapper_stencil_read
# of selects = 0
inner_compute() : global.hcompute_hw_input_global_wrapper_stencil
name = in0_hw_input_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_input_global_wrapper_stencil
  name = in0_hw_input_stencil
  bundle.first = hw_input_global_wrapper_stencil
  after split  = hw_input_global_wrapper_stencil
  name = out_hw_input_global_wrapper_stencil
  bundle.first = hw_input_global_wrapper_stencil
  after split  = hw_input_global_wrapper_stencil
Generating compute unit for op_hcompute_hw_kernel_global_wrapper_stencil
getting incoming buffers to op_hcompute_hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_stencil
Found compute file for resnet
getting incoming buffers to op_hcompute_hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_stencil
Looking for connection for hw_kernel_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_read
# of selects = 0
inner_compute() : global.hcompute_hw_kernel_global_wrapper_stencil
name = in0_hw_kernel_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_kernel_global_wrapper_stencil
  name = in0_hw_kernel_stencil
  bundle.first = hw_kernel_global_wrapper_stencil
  after split  = hw_kernel_global_wrapper_stencil
  name = out_hw_kernel_global_wrapper_stencil
  bundle.first = hw_kernel_global_wrapper_stencil
  after split  = hw_kernel_global_wrapper_stencil
Generating compute unit for op_hcompute_conv_stencil
getting incoming buffers to op_hcompute_conv_stencil
Found compute file for resnet
getting incoming buffers to op_hcompute_conv_stencil
More than oune outgoing bundle
# of selects = 0
inner_compute() : global.hcompute_conv_stencil
  name = out_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
Generating compute unit for op_hcompute_conv_stencil_1
getting incoming buffers to op_hcompute_conv_stencil_1
Found compute file for resnet
getting incoming buffers to op_hcompute_conv_stencil_1
More than oune outgoing bundle
# of selects = 0
inner_compute() : global.hcompute_conv_stencil_1
  name = out_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
Generating compute unit for op_hcompute_conv_stencil_2
getting incoming buffers to op_hcompute_conv_stencil_2
Found compute file for resnet
getting incoming buffers to op_hcompute_conv_stencil_2
More than oune outgoing bundle
# of selects = 0
inner_compute() : global.hcompute_conv_stencil_2
  name = out_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
Generating compute unit for op_hcompute_conv_stencil_3
getting incoming buffers to op_hcompute_conv_stencil_3
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Found compute file for resnet
getting incoming buffers to op_hcompute_conv_stencil_3
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Looking for connection for conv_stencil.op_hcompute_conv_stencil_3_read
# of selects = 0
inner_compute() : global.hcompute_conv_stencil_3
name = in0_conv_stencil
Looking for connection for hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read
# of selects = 1
inner_compute() : global.hcompute_conv_stencil_3
name = in0_conv_stencil
name = in1_hw_input_global_wrapper_stencil
Looking for connection for hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read
# of selects = 2
inner_compute() : global.hcompute_conv_stencil_3
name = in0_conv_stencil
name = in1_hw_input_global_wrapper_stencil
name = in2_hw_kernel_global_wrapper_stencil
More than oune outgoing bundle
# of selects = 3
inner_compute() : global.hcompute_conv_stencil_3
  name = in0_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = in1_hw_input_global_wrapper_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = in2_hw_kernel_global_wrapper_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = out_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
Generating compute unit for op_hcompute_conv_stencil_4
getting incoming buffers to op_hcompute_conv_stencil_4
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Found compute file for resnet
getting incoming buffers to op_hcompute_conv_stencil_4
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Looking for connection for conv_stencil.op_hcompute_conv_stencil_4_read
# of selects = 0
inner_compute() : global.hcompute_conv_stencil_4
name = in0_conv_stencil
Looking for connection for hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read
# of selects = 1
inner_compute() : global.hcompute_conv_stencil_4
name = in0_conv_stencil
name = in1_hw_input_global_wrapper_stencil
Looking for connection for hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read
# of selects = 2
inner_compute() : global.hcompute_conv_stencil_4
name = in0_conv_stencil
name = in1_hw_input_global_wrapper_stencil
name = in2_hw_kernel_global_wrapper_stencil
More than oune outgoing bundle
# of selects = 3
inner_compute() : global.hcompute_conv_stencil_4
  name = in0_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = in1_hw_input_global_wrapper_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = in2_hw_kernel_global_wrapper_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = out_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
Generating compute unit for op_hcompute_conv_stencil_5
getting incoming buffers to op_hcompute_conv_stencil_5
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Found compute file for resnet
getting incoming buffers to op_hcompute_conv_stencil_5
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Looking for connection for conv_stencil.op_hcompute_conv_stencil_5_read
# of selects = 0
inner_compute() : global.hcompute_conv_stencil_5
name = in0_conv_stencil
Looking for connection for hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read
# of selects = 1
inner_compute() : global.hcompute_conv_stencil_5
name = in0_conv_stencil
name = in1_hw_input_global_wrapper_stencil
Looking for connection for hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read
# of selects = 2
inner_compute() : global.hcompute_conv_stencil_5
name = in0_conv_stencil
name = in1_hw_input_global_wrapper_stencil
name = in2_hw_kernel_global_wrapper_stencil
More than oune outgoing bundle
# of selects = 3
inner_compute() : global.hcompute_conv_stencil_5
  name = in0_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = in1_hw_input_global_wrapper_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = in2_hw_kernel_global_wrapper_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
  name = out_conv_stencil
  bundle.first = conv_stencil
  after split  = conv_stencil
Generating compute unit for op_hcompute_hw_output_stencil
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: conv_stencil
Found compute file for resnet
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: conv_stencil
Looking for connection for conv_stencil.op_hcompute_hw_output_stencil_read
# of selects = 0
inner_compute() : global.hcompute_hw_output_stencil
name = in0_conv_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_output_stencil
  name = in0_conv_stencil
  bundle.first = hw_output_stencil_clkwrk_0
  after split  = hw_output_stencil
  name = out_hw_output_stencil
  bundle.first = hw_output_stencil_clkwrk_0
  after split  = hw_output_stencil
Generating compute unit for op_hcompute_hw_output_stencil_1
getting incoming buffers to op_hcompute_hw_output_stencil_1
  consumed: conv_stencil
Found compute file for resnet
getting incoming buffers to op_hcompute_hw_output_stencil_1
  consumed: conv_stencil
Looking for connection for conv_stencil.op_hcompute_hw_output_stencil_1_read
# of selects = 0
inner_compute() : global.hcompute_hw_output_stencil_1
name = in0_conv_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_output_stencil_1
  name = in0_conv_stencil
  bundle.first = hw_output_stencil_clkwrk_1
  after split  = hw_output_stencil
  name = out_hw_output_stencil
  bundle.first = hw_output_stencil_clkwrk_1
  after split  = hw_output_stencil
Generating compute unit for op_hcompute_hw_output_stencil_2
getting incoming buffers to op_hcompute_hw_output_stencil_2
  consumed: conv_stencil
Found compute file for resnet
getting incoming buffers to op_hcompute_hw_output_stencil_2
  consumed: conv_stencil
Looking for connection for conv_stencil.op_hcompute_hw_output_stencil_2_read
# of selects = 0
inner_compute() : global.hcompute_hw_output_stencil_2
name = in0_conv_stencil
More than oune outgoing bundle
# of selects = 1
inner_compute() : global.hcompute_hw_output_stencil_2
  name = in0_conv_stencil
  bundle.first = hw_output_stencil_clkwrk_2
  after split  = hw_output_stencil
  name = out_hw_output_stencil
  bundle.first = hw_output_stencil_clkwrk_2
  after split  = hw_output_stencil
create shift register for --- conv_stencil
	---- 6 in ports
		conv_stencil_op_hcompute_conv_stencil_1_41
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil[1, 0, 0] }
			max location: { conv_stencil[1, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_2_40
			dom : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil[2, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_3_30
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[0, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_42
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[0, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_20
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[1, 0, 0] }
			max location: { conv_stencil[1, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[2, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

	---- 6 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_31
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[0, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_21
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[1, 0, 0] }
			max location: { conv_stencil[1, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[2, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3
			dom : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			acc : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			min location: { conv_stencil[1, 0, 0] }
			max location: { conv_stencil[1, 27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1
			dom : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			min location: { conv_stencil[2, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_5
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[0, 27, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_1_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_41
		op_hcompute_conv_stencil_2_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_40
		op_hcompute_conv_stencil_3_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_30
		op_hcompute_conv_stencil_4_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_20
		op_hcompute_conv_stencil_5_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_10
		op_hcompute_conv_stencil_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_42
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_31
		op_hcompute_conv_stencil_4_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_21
		op_hcompute_conv_stencil_5_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_11
		op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_3
		op_hcompute_hw_output_stencil_2_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_2_1
		op_hcompute_hw_output_stencil_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_5

DG: ...
# nodes: 0
# edges: 0

Shift registers...
# nodes: 0
# edges: 0

Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

conv_stencil
Found reduce op on conv_stencil
out -> out srs: 0
out2out DG: ...
# nodes: 0
# edges: 0

After shift register optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Done ports: {}
reduced buffer: --- conv_stencil
	---- 6 in ports
		conv_stencil_op_hcompute_conv_stencil_1_41
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil[1, 0, 0] }
			max location: { conv_stencil[1, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_2_40
			dom : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil[2, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_3_30
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[0, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_42
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[0, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_20
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[1, 0, 0] }
			max location: { conv_stencil[1, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[2, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

	---- 6 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_31
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[0, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_21
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[1, 0, 0] }
			max location: { conv_stencil[1, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil[2, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3
			dom : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			acc : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			min location: { conv_stencil[1, 0, 0] }
			max location: { conv_stencil[1, 27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1
			dom : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			min location: { conv_stencil[2, 0, 0] }
			max location: { conv_stencil[2, 27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_5
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil[0, 0, 0] }
			max location: { conv_stencil[0, 27, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_1_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_41
		op_hcompute_conv_stencil_2_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_40
		op_hcompute_conv_stencil_3_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_30
		op_hcompute_conv_stencil_4_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_20
		op_hcompute_conv_stencil_5_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_10
		op_hcompute_conv_stencil_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_42
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_31
		op_hcompute_conv_stencil_4_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_21
		op_hcompute_conv_stencil_5_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_11
		op_hcompute_hw_output_stencil_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_3
		op_hcompute_hw_output_stencil_2_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_2_1
		op_hcompute_hw_output_stencil_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_5

SR outputs: {}
BUF outputs: {conv_stencil_op_hcompute_conv_stencil_3_31, conv_stencil_op_hcompute_conv_stencil_4_21, conv_stencil_op_hcompute_conv_stencil_5_11, conv_stencil_op_hcompute_hw_output_stencil_1_3, conv_stencil_op_hcompute_hw_output_stencil_2_1, conv_stencil_op_hcompute_hw_output_stencil_5}
overlapping input:{conv_stencil_op_hcompute_conv_stencil_1_41, conv_stencil_op_hcompute_conv_stencil_2_40, conv_stencil_op_hcompute_conv_stencil_42}
overlapping output:{}

overlapping input:{conv_stencil_op_hcompute_conv_stencil_3_30, conv_stencil_op_hcompute_conv_stencil_4_20, conv_stencil_op_hcompute_conv_stencil_5_10}
overlapping output:{conv_stencil_op_hcompute_conv_stencil_3_31, conv_stencil_op_hcompute_conv_stencil_4_21, conv_stencil_op_hcompute_conv_stencil_5_11}

overlapping input:{}
overlapping output:{conv_stencil_op_hcompute_hw_output_stencil_1_3, conv_stencil_op_hcompute_hw_output_stencil_2_1, conv_stencil_op_hcompute_hw_output_stencil_5}

Error: No viable banking strategy for conv_stencil
  Cannot partition group: 
    conv_stencil_op_hcompute_conv_stencil_1_41
      { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
      { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
    conv_stencil_op_hcompute_conv_stencil_2_40
      { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
      { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
    conv_stencil_op_hcompute_conv_stencil_42
      { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
      { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
	part size:3
	g size: 3
Error: No viable banking strategy for conv_stencil
  Cannot partition group: 
    conv_stencil_op_hcompute_conv_stencil_3_30
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    conv_stencil_op_hcompute_conv_stencil_4_20
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    conv_stencil_op_hcompute_conv_stencil_5_10
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	part size:3
	g size: 3
Error: No viable banking strategy for conv_stencil
  Cannot partition group: 
    conv_stencil_op_hcompute_conv_stencil_3_31
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    conv_stencil_op_hcompute_conv_stencil_4_21
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    conv_stencil_op_hcompute_conv_stencil_5_11
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	part size:3
	g size: 3
Error: No viable banking strategy for conv_stencil
  Cannot partition group: 
    conv_stencil_op_hcompute_hw_output_stencil_1_3
      { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
      { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
    conv_stencil_op_hcompute_hw_output_stencil_2_1
      { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
      { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
    conv_stencil_op_hcompute_hw_output_stencil_5
      { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
      { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
	part size:3
	g size: 3
FOUND EMBARASSING PARTITION OF conv_stencil in 1 dimensions...
  0
Total Banks: 0
Cannot merge port although they did not overlap
overlapping input:{conv_stencil_op_hcompute_conv_stencil_1_41, conv_stencil_op_hcompute_conv_stencil_2_40, conv_stencil_op_hcompute_conv_stencil_42}
overlapping output:{}

overlapping input:{conv_stencil_op_hcompute_conv_stencil_3_30, conv_stencil_op_hcompute_conv_stencil_4_20, conv_stencil_op_hcompute_conv_stencil_5_10}
overlapping output:{conv_stencil_op_hcompute_conv_stencil_3_31, conv_stencil_op_hcompute_conv_stencil_4_21, conv_stencil_op_hcompute_conv_stencil_5_11}

overlapping input:{}
overlapping output:{conv_stencil_op_hcompute_hw_output_stencil_1_3, conv_stencil_op_hcompute_hw_output_stencil_2_1, conv_stencil_op_hcompute_hw_output_stencil_5}

addr need tight: {}
addr dim fully unrolled: {0}
Cyclic banking factors: {3, 1, 1}
	part size:3
	g size: 3
	part size:3
	g size: 3
	part size:3
	g size: 3
	part size:3
	g size: 3
FOUND CYLIC PARTITION OF conv_stencil in 3 dimensions...
  3
  1
  1
Use cyclic banking algorithm 
bank func = {conv_stencil[a_0, a_1, a_2] -> Bank[(a_0 % 3)*1+(a_1 % 1)*3+(a_2 % 1)*3]}
rddom: { conv_stencil[a_0, a_1, a_2] : (a_0) mod 3 = 0 }
ADD BANK!
 Bank id: 0
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_3_30, conv_stencil_op_hcompute_conv_stencil_42}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_conv_stencil_3_31, conv_stencil_op_hcompute_hw_output_stencil_5}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {conv_stencil_op_hcompute_conv_stencil_3_30, conv_stencil_op_hcompute_conv_stencil_42}
	output set: {conv_stencil_op_hcompute_conv_stencil_3_31, conv_stencil_op_hcompute_hw_output_stencil_5}
rddom: { conv_stencil[a_0, a_1, a_2] : (-1 + a_0) mod 3 = 0 }
ADD BANK!
 Bank id: 1
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_3_30, conv_stencil_op_hcompute_conv_stencil_42}
	 bank NO.1
		writers: {conv_stencil_op_hcompute_conv_stencil_1_41, conv_stencil_op_hcompute_conv_stencil_4_20}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_conv_stencil_3_31, conv_stencil_op_hcompute_hw_output_stencil_5}
	 bank NO.1
		readers: {conv_stencil_op_hcompute_conv_stencil_4_21, conv_stencil_op_hcompute_hw_output_stencil_1_3}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {conv_stencil_op_hcompute_conv_stencil_1_41, conv_stencil_op_hcompute_conv_stencil_4_20}
	output set: {conv_stencil_op_hcompute_conv_stencil_4_21, conv_stencil_op_hcompute_hw_output_stencil_1_3}
rddom: { conv_stencil[a_0, a_1, a_2] : (1 + a_0) mod 3 = 0 }
ADD BANK!
 Bank id: 2
bank impl before port group: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_3_30, conv_stencil_op_hcompute_conv_stencil_42}
	 bank NO.1
		writers: {conv_stencil_op_hcompute_conv_stencil_1_41, conv_stencil_op_hcompute_conv_stencil_4_20}
	 bank NO.2
		writers: {conv_stencil_op_hcompute_conv_stencil_2_40, conv_stencil_op_hcompute_conv_stencil_5_10}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_conv_stencil_3_31, conv_stencil_op_hcompute_hw_output_stencil_5}
	 bank NO.1
		readers: {conv_stencil_op_hcompute_conv_stencil_4_21, conv_stencil_op_hcompute_hw_output_stencil_1_3}
	 bank NO.2
		readers: {conv_stencil_op_hcompute_conv_stencil_5_11, conv_stencil_op_hcompute_hw_output_stencil_2_1}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Before grouping: 
	input set: {conv_stencil_op_hcompute_conv_stencil_2_40, conv_stencil_op_hcompute_conv_stencil_5_10}
	output set: {conv_stencil_op_hcompute_conv_stencil_5_11, conv_stencil_op_hcompute_hw_output_stencil_2_1}
Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_3_30, conv_stencil_op_hcompute_conv_stencil_42}
	 bank NO.1
		writers: {conv_stencil_op_hcompute_conv_stencil_1_41, conv_stencil_op_hcompute_conv_stencil_4_20}
	 bank NO.2
		writers: {conv_stencil_op_hcompute_conv_stencil_2_40, conv_stencil_op_hcompute_conv_stencil_5_10}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_conv_stencil_3_31, conv_stencil_op_hcompute_hw_output_stencil_5}
	 bank NO.1
		readers: {conv_stencil_op_hcompute_conv_stencil_4_21, conv_stencil_op_hcompute_hw_output_stencil_1_3}
	 bank NO.2
		readers: {conv_stencil_op_hcompute_conv_stencil_5_11, conv_stencil_op_hcompute_hw_output_stencil_2_1}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

After banking optimization: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_3_30, conv_stencil_op_hcompute_conv_stencil_42}
	 bank NO.1
		writers: {conv_stencil_op_hcompute_conv_stencil_1_41, conv_stencil_op_hcompute_conv_stencil_4_20}
	 bank NO.2
		writers: {conv_stencil_op_hcompute_conv_stencil_2_40, conv_stencil_op_hcompute_conv_stencil_5_10}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_conv_stencil_3_31, conv_stencil_op_hcompute_hw_output_stencil_5}
	 bank NO.1
		readers: {conv_stencil_op_hcompute_conv_stencil_4_21, conv_stencil_op_hcompute_hw_output_stencil_1_3}
	 bank NO.2
		readers: {conv_stencil_op_hcompute_conv_stencil_5_11, conv_stencil_op_hcompute_hw_output_stencil_2_1}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

After bank merging: Bank writers: 
	 bank NO.0
		writers: {conv_stencil_op_hcompute_conv_stencil_3_30, conv_stencil_op_hcompute_conv_stencil_42}
	 bank NO.1
		writers: {conv_stencil_op_hcompute_conv_stencil_1_41, conv_stencil_op_hcompute_conv_stencil_4_20}
	 bank NO.2
		writers: {conv_stencil_op_hcompute_conv_stencil_2_40, conv_stencil_op_hcompute_conv_stencil_5_10}
Bank readers: 
	 bank NO.0
		readers: {conv_stencil_op_hcompute_conv_stencil_3_31, conv_stencil_op_hcompute_hw_output_stencil_5}
	 bank NO.1
		readers: {conv_stencil_op_hcompute_conv_stencil_4_21, conv_stencil_op_hcompute_hw_output_stencil_1_3}
	 bank NO.2
		readers: {conv_stencil_op_hcompute_conv_stencil_5_11, conv_stencil_op_hcompute_hw_output_stencil_2_1}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

add input: conv_stencil_op_hcompute_conv_stencil_1_41 to pt2wire
add input: conv_stencil_op_hcompute_conv_stencil_2_40 to pt2wire
add input: conv_stencil_op_hcompute_conv_stencil_3_30 to pt2wire
add input: conv_stencil_op_hcompute_conv_stencil_4_20 to pt2wire
add input: conv_stencil_op_hcompute_conv_stencil_5_10 to pt2wire
add input: conv_stencil_op_hcompute_conv_stencil_42 to pt2wire
add output: conv_stencil_op_hcompute_conv_stencil_3_31 to pt2wire
add output: conv_stencil_op_hcompute_conv_stencil_4_21 to pt2wire
add output: conv_stencil_op_hcompute_conv_stencil_5_11 to pt2wire
add output: conv_stencil_op_hcompute_hw_output_stencil_1_3 to pt2wire
add output: conv_stencil_op_hcompute_hw_output_stencil_2_1 to pt2wire
add output: conv_stencil_op_hcompute_hw_output_stencil_5 to pt2wire
CGPL level :0
impl inputs: {conv_stencil_op_hcompute_conv_stencil_3_30, conv_stencil_op_hcompute_conv_stencil_42}
impl outpts: {conv_stencil_op_hcompute_conv_stencil_3_31, conv_stencil_op_hcompute_hw_output_stencil_5}
rddom: { conv_stencil[a_0 = 0, a_1, a_2] : 0 <= a_1 <= 27 and 0 <= a_2 <= 27 }
ls = { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] }
v = 0
ls = { op_hcompute_conv_stencil[root, conv_s0_y, conv_s0_x] }
v = 0
--- conv_stencil_BANK_0
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_3_30
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0, 0] }
			max location: { conv_stencil_BANK_0[0, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_42
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0, 0] }
			max location: { conv_stencil_BANK_0[0, 27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_31
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0, 0] }
			max location: { conv_stencil_BANK_0[0, 27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_5
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0[0, 0, 0] }
			max location: { conv_stencil_BANK_0[0, 27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_30_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_30
		conv_stencil_op_hcompute_conv_stencil_42_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_42
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_31_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_31
		conv_stencil_op_hcompute_hw_output_stencil_5_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_5

    cons rem: {0}
    prod rem: {0}
    its: {0}
    Dim:0 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:0 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:0 will be project out: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
    Dim:0 will be project out: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
after ubuffer regen: --- conv_stencil_BANK_0
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_3_30
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_42
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_31
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_5
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_30_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_30
		conv_stencil_op_hcompute_conv_stencil_42_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_42
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_31_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_31
		conv_stencil_op_hcompute_hw_output_stencil_5_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_5

addr need tight: {}
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
After dim id set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
After dim id set: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }

	UBuffer after address tighten--- conv_stencil_BANK_0
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_3_30
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_42
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_31
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_5
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_30_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_30
		conv_stencil_op_hcompute_conv_stencil_42_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_42
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_31_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_31
		conv_stencil_op_hcompute_hw_output_stencil_5_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_5

getting rddom
rddom = { conv_stencil_BANK_0[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
Vectorization buffer capacity: 784

	UBuffer after cgpl optimization--- conv_stencil_BANK_0
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_3_30
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_42
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_31
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_5
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_30_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_30
		conv_stencil_op_hcompute_conv_stencil_42_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_42
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_31_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_31
		conv_stencil_op_hcompute_hw_output_stencil_5_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_5

find bd for op :op_hcompute_conv_stencil
	find candidate: conv_stencil_op_hcompute_conv_stencil_42_write
find bd for op :op_hcompute_conv_stencil_3
	find candidate: conv_stencil_op_hcompute_conv_stencil_3_30_write
	find candidate: conv_stencil_op_hcompute_conv_stencil_3_31_read
find bd for op :op_hcompute_hw_output_stencil
	find candidate: conv_stencil_op_hcompute_hw_output_stencil_5_read
	update op access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	update op schedule: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
MASK dim: 4
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)] }
	div dim: 0
getting rddom
rddom = { conv_stencil_BANK_0[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
Vectorization buffer capacity: 784
vectorization buf name: conv_stencil_BANK_0
	 original range input access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	 dim id: 4
	 original range input access map: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
	 dim id: 2
Ext by dim: {28, 28}
  buffer_vectorization Vectorizing: conv_stencil_BANK_0
   On addr dim: 1, fetch_width: 4
--- conv_stencil_BANK_0
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_3_30
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_42
			dom : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_31
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_5
			dom : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0[0, 0] }
			max location: { conv_stencil_BANK_0[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_30_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_30
		conv_stencil_op_hcompute_conv_stencil_42_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_42
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_31_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_31
		conv_stencil_op_hcompute_hw_output_stencil_5_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_5

in bundle  = 2
out bundle = 2
Vectorize input port bundle: conv_stencil_op_hcompute_conv_stencil_3_30_write
	vectorize input port: conv_stencil_op_hcompute_conv_stencil_3_30
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 0, 1, ]
		]

origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { conv_stencil_BANK_0[d0, d1] -> conv_stencil_BANK_0_0_agg[d0, d1] }
access map expr:[i3, 0, i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, 0, i4] }
access map : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vec loop dim: 4
Autogen trans:{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] -> op_hcompute_conv_stencil_3[i0, i1, i2, i3, 4i4] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] }
	sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] }
	sched before trans: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	sched after trans: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Fetch_ii: 4
	final sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Autogen slice:{ conv_stencil_BANK_0[i0, i1] -> conv_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 6 , origin max: 6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] }
agg2sram sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
AGG : --- conv_stencil_BANK_0_0_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_3_30_in
			dom : { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_30_out_0
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_3_30_out_1
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_3_30_out_2
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_3_30_out_3
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_30_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_30_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_30_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_30_out_0
			conv_stencil_op_hcompute_conv_stencil_3_30_out_1
			conv_stencil_op_hcompute_conv_stencil_3_30_out_2
			conv_stencil_op_hcompute_conv_stencil_3_30_out_3

AGG Schedule: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Vectorize input port bundle: conv_stencil_op_hcompute_conv_stencil_42_write
	vectorize input port: conv_stencil_op_hcompute_conv_stencil_42
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		[0, 0, 0, 1, ]
		]

origin: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }, transform: { conv_stencil_BANK_0[d0, d1] -> conv_stencil_BANK_0_1_agg[d0, d1] }
access map : { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }need to find inner dim
dim id: 1
Relation map{0, 0, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_conv_stencil[i0, i1, i2] -> op_hcompute_conv_stencil[i0, i1, 4i2] }
sched domain: { op_hcompute_conv_stencil[i0, i1, i2] }
	sched domain: { op_hcompute_conv_stencil[i0, i1, i2] }
	sched before trans: { op_hcompute_conv_stencil[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
	sched after trans: { op_hcompute_conv_stencil[i0 = 0, i1, i2] -> [28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Fetch_ii: 4
	final sched: { op_hcompute_conv_stencil[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Autogen slice:{ conv_stencil_BANK_0[i0, i1] -> conv_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 6 , origin max: 6
agg2sram sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0_1_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0_1_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
AGG : --- conv_stencil_BANK_0_1_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_42_in
			dom : { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0_1_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_0_1_agg[0, 0] }
			max location: { conv_stencil_BANK_0_1_agg[27, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_42_out_0
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 0] }
			max location: { conv_stencil_BANK_0_1_agg[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_42_out_1
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 1] }
			max location: { conv_stencil_BANK_0_1_agg[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_42_out_2
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 2] }
			max location: { conv_stencil_BANK_0_1_agg[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_42_out_3
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 3] }
			max location: { conv_stencil_BANK_0_1_agg[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_42_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_42_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_42_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_42_out_0
			conv_stencil_op_hcompute_conv_stencil_42_out_1
			conv_stencil_op_hcompute_conv_stencil_42_out_2
			conv_stencil_op_hcompute_conv_stencil_42_out_3

AGG Schedule: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Vectorize output port bundle: conv_stencil_op_hcompute_conv_stencil_3_31_read
	Vectorize output port: conv_stencil_op_hcompute_conv_stencil_3_31
Autogen slice:{ conv_stencil_BANK_0[i0, i1] -> conv_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { conv_stencil_BANK_0[i0, i1] -> conv_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_3[d0, d1, d2, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_3[d0, d1, d2, d3, o4, o5] : (-d4 + o5) mod 4 = 0 and -3 + d4 <= 4o4 <= d4 and 0 <= o5 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Domain space on <i5> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
access map expr:[i3, i4]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5] -> [(i3)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5] -> [(i3)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1, 0}
Vectorization dimension: 4
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5] -> [(i3)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5] -> [(i4)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
new: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2=0, i3=0, i4=0, i5]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5 = 0] }
remove dimension: {5}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4, i5 = 0] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
remove dimension: {5}
sched before projection: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] }
	Add TB output port: conv_stencil_op_hcompute_conv_stencil_3_31
origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_0[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { conv_stencil_BANK_0[d0, d1] -> conv_stencil_BANK_0_0_tb[d0, d1] }
access map expr:[i3, 0, i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0[i3, 0, i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- conv_stencil_BANK_0_0_tb
	---- 4 in ports
		conv_stencil_op_hcompute_conv_stencil_3_31_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_3_31_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_3_31_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_3_31_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_31_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_31_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_31_out_0
			conv_stencil_op_hcompute_conv_stencil_3_31_out_1
			conv_stencil_op_hcompute_conv_stencil_3_31_out_2
			conv_stencil_op_hcompute_conv_stencil_3_31_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_31_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_31_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- conv_stencil_BANK_0_0_tb
	---- 4 in ports
		conv_stencil_op_hcompute_conv_stencil_3_31_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_3_31_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_3_31_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_3_31_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_31_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_31_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_31_out_0
			conv_stencil_op_hcompute_conv_stencil_3_31_out_1
			conv_stencil_op_hcompute_conv_stencil_3_31_out_2
			conv_stencil_op_hcompute_conv_stencil_3_31_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_31_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_31_out

TB Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Vectorize output port bundle: conv_stencil_op_hcompute_hw_output_stencil_5_read
	Vectorize output port: conv_stencil_op_hcompute_hw_output_stencil_5
Autogen slice:{ conv_stencil_BANK_0[i0, i1] -> conv_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { conv_stencil_BANK_0[i0, i1] -> conv_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_y_yi)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(floor((hw_output_s0_x_xi)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(hw_output_s0_x_xi)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_hw_output_stencil[d0, d1, d2]->op_hcompute_hw_output_stencil[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_hw_output_stencil[d0, d1, d2] -> op_hcompute_hw_output_stencil[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Domain space on <i3> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[i1, i2]
{ op_hcompute_hw_output_stencil[i0, i1, i2, i3] -> [(i1)] }
{ op_hcompute_hw_output_stencil[i0, i1, i2, i3] -> [(i1)] }
access map : { op_hcompute_hw_output_stencil[i0 = 0, i1, i2, i3] -> conv_stencil_BANK_0[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 and 0 <= i3 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_hw_output_stencil[i0, i1, i2, i3] -> [(i1)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil[i0, i1, i2, i3] -> [(i2)] }
	div dim: 0
rem: { op_hcompute_hw_output_stencil[i0 = 0, i1, i2, i3] -> conv_stencil_BANK_0[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 and 0 <= i3 <= 3 }
new: { op_hcompute_hw_output_stencil[0, i1, i2, i3] -> conv_stencil_BANK_0[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 and 0 <= i3 <= 3 }
base_str : {op_hcompute_hw_output_stencil[i0=0, i1=0, i2=0, i3]}
	{ op_hcompute_hw_output_stencil[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_output_stencil[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_hw_output_stencil[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_hw_output_stencil[i0 = 0, i1, i2, i3] -> conv_stencil_BANK_0[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 and 0 <= i3 <= 3 }
after:{ op_hcompute_hw_output_stencil[i0 = 0, i1, i2, i3 = 0] -> conv_stencil_BANK_0[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
remove dimension: {3}
sched before projection: { op_hcompute_hw_output_stencil[0, i1, i2] -> [11664 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access: { op_hcompute_hw_output_stencil[i0 = 0, i1, i2] -> conv_stencil_BANK_0[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map : { op_hcompute_hw_output_stencil[i0 = 0, i1, i2] -> conv_stencil_BANK_0[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_output_stencil[0, i1, i2] -> [11664 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	 output sched: { op_hcompute_hw_output_stencil[0, i1, i2] -> [11664 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	 temp sched: { op_hcompute_hw_output_stencil[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
final schedule: { op_hcompute_hw_output_stencil[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
final access: { op_hcompute_hw_output_stencil[i0 = 0, i1, i2] -> conv_stencil_BANK_0[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		[0, 0, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+1]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+2]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+3]
domain: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] }
	Add TB output port: conv_stencil_op_hcompute_hw_output_stencil_5
origin: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil_BANK_0[hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }, transform: { conv_stencil_BANK_0[d0, d1] -> conv_stencil_BANK_0_1_tb[d0, d1] }
access map expr:[i1, 0, i2]
domain: { op_hcompute_hw_output_stencil[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
access map: { op_hcompute_hw_output_stencil[root = 0, i1, i2] -> conv_stencil_BANK_0[i1, 0, i2] }
	Access map decouple reuse: { op_hcompute_hw_output_stencil[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
TB  : --- conv_stencil_BANK_0_1_tb
	---- 4 in ports
		conv_stencil_op_hcompute_hw_output_stencil_5_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_5_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_5_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_5_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_5_out
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_hw_output_stencil_5_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_5_out_0
			conv_stencil_op_hcompute_hw_output_stencil_5_out_1
			conv_stencil_op_hcompute_hw_output_stencil_5_out_2
			conv_stencil_op_hcompute_hw_output_stencil_5_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_5_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_5_out

before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
TB  : --- conv_stencil_BANK_0_1_tb
	---- 4 in ports
		conv_stencil_op_hcompute_hw_output_stencil_5_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_5_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_5_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_5_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_5_out
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_hw_output_stencil_5_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_5_out_0
			conv_stencil_op_hcompute_hw_output_stencil_5_out_1
			conv_stencil_op_hcompute_hw_output_stencil_5_out_2
			conv_stencil_op_hcompute_hw_output_stencil_5_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_5_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_5_out

TB Schedule: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27; op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
SRAM: --- conv_stencil_BANK_0_sram
	---- 8 in ports
		conv_stencil_op_hcompute_conv_stencil_3_30_in_0
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_3_30_in_1
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_3_30_in_2
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_3_30_in_3
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_42_in_0
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_42_in_1
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_42_in_2
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_42_in_3
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

	---- 8 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_31_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_3_31_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_3_31_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_3_31_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_5_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_5_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_5_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_5_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_30_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_30_in_0
			conv_stencil_op_hcompute_conv_stencil_3_30_in_1
			conv_stencil_op_hcompute_conv_stencil_3_30_in_2
			conv_stencil_op_hcompute_conv_stencil_3_30_in_3
		conv_stencil_op_hcompute_conv_stencil_42_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_42_in_0
			conv_stencil_op_hcompute_conv_stencil_42_in_1
			conv_stencil_op_hcompute_conv_stencil_42_in_2
			conv_stencil_op_hcompute_conv_stencil_42_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_31_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_31_out_0
			conv_stencil_op_hcompute_conv_stencil_3_31_out_1
			conv_stencil_op_hcompute_conv_stencil_3_31_out_2
			conv_stencil_op_hcompute_conv_stencil_3_31_out_3
		conv_stencil_op_hcompute_hw_output_stencil_5_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_5_out_0
			conv_stencil_op_hcompute_hw_output_stencil_5_out_1
			conv_stencil_op_hcompute_hw_output_stencil_5_out_2
			conv_stencil_op_hcompute_hw_output_stencil_5_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Subbuf type: agg
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_0_0_agg[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_0_0_agg[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_0_0_agg[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_0_0_agg[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	write map after decouple: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
decouple buffer no.0
--- conv_stencil_BANK_0_0_agg_0
	---- 1 in ports
		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_in2agg_0_0
			dom : { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_1
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 24] }

		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_2
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 25] }

		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_3
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 26] }

		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_4
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_in2agg_0_write
		---- Ports...
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_in2agg_0_0
	---- Output Bundles
		op_hcompute_conv_stencil_3_agg2sram_0_read
		---- Ports...
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_1
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_2
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_3
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_4
Subbuf type: tb
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_0_0_tb[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_0_0_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_0_0_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_0_0_tb[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
decouple buffer no.0
--- conv_stencil_BANK_0_0_tb_0
	---- 4 in ports
		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 24] }

		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 25] }

		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 26] }

		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
Subbuf type: tb
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_0_1_tb[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_0_1_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_0_1_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_0_1_tb[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	read map: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
	read map after decouple: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
decouple buffer no.0
--- conv_stencil_BANK_0_1_tb_0
	---- 4 in ports
		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 24] }

		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 25] }

		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 26] }

		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_hw_output_stencil_sram2tb_1_write
		---- Ports...
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
	---- Output Bundles
		op_hcompute_hw_output_stencil_tb2out_1_read
		---- Ports...
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4
After vectorization codegen: conv_stencil_BANK_0_0_agg_0
--- conv_stencil_BANK_0_0_agg_0
	---- 1 in ports
		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_in2agg_0_0
			dom : { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_1
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 24] }

		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_2
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 25] }

		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_3
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 26] }

		conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_4
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_0_0_agg[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_in2agg_0_write
		---- Ports...
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_in2agg_0_0
	---- Output Bundles
		op_hcompute_conv_stencil_3_agg2sram_0_read
		---- Ports...
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_1
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_2
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_3
			conv_stencil_BANK_0_0_agg_0_op_hcompute_conv_stencil_3_agg2sram_0_4

After vectorization codegen: conv_stencil_BANK_0_0_tb_0
--- conv_stencil_BANK_0_0_tb_0
	---- 4 in ports
		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 24] }

		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 25] }

		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 26] }

		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_0_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_0_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			conv_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4

After vectorization codegen: conv_stencil_BANK_0_1_agg
--- conv_stencil_BANK_0_1_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_42_in
			dom : { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0_1_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_0_1_agg[0, 0] }
			max location: { conv_stencil_BANK_0_1_agg[27, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_42_out_0
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 0] }
			max location: { conv_stencil_BANK_0_1_agg[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_42_out_1
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 1] }
			max location: { conv_stencil_BANK_0_1_agg[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_42_out_2
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 2] }
			max location: { conv_stencil_BANK_0_1_agg[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_42_out_3
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_agg[0, 3] }
			max location: { conv_stencil_BANK_0_1_agg[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_42_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_42_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_42_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_42_out_0
			conv_stencil_op_hcompute_conv_stencil_42_out_1
			conv_stencil_op_hcompute_conv_stencil_42_out_2
			conv_stencil_op_hcompute_conv_stencil_42_out_3

After vectorization codegen: conv_stencil_BANK_0_1_tb_0
--- conv_stencil_BANK_0_1_tb_0
	---- 4 in ports
		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 24] }

		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 25] }

		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 26] }

		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4
			dom : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
			min location: { conv_stencil_BANK_0_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_0_1_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_hw_output_stencil_sram2tb_1_write
		---- Ports...
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_0
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_1
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_2
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_sram2tb_1_3
	---- Output Bundles
		op_hcompute_hw_output_stencil_tb2out_1_read
		---- Ports...
			conv_stencil_BANK_0_1_tb_0_op_hcompute_hw_output_stencil_tb2out_1_4

After vectorization codegen: conv_stencil_BANK_0_sram
--- conv_stencil_BANK_0_sram
	---- 8 in ports
		conv_stencil_op_hcompute_conv_stencil_3_30_in_0
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_3_30_in_1
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_3_30_in_2
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_3_30_in_3
			dom : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_42_in_0
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_42_in_1
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_42_in_2
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_42_in_3
			dom : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

	---- 8 out ports:
		conv_stencil_op_hcompute_conv_stencil_3_31_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_3_31_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_3_31_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_3_31_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_5_out_0
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 0] }
			max location: { conv_stencil_BANK_0_sram[27, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_5_out_1
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 1] }
			max location: { conv_stencil_BANK_0_sram[27, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_5_out_2
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 2] }
			max location: { conv_stencil_BANK_0_sram[27, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_5_out_3
			dom : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_0_sram[0, 3] }
			max location: { conv_stencil_BANK_0_sram[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_3_30_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_30_in_0
			conv_stencil_op_hcompute_conv_stencil_3_30_in_1
			conv_stencil_op_hcompute_conv_stencil_3_30_in_2
			conv_stencil_op_hcompute_conv_stencil_3_30_in_3
		conv_stencil_op_hcompute_conv_stencil_42_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_42_in_0
			conv_stencil_op_hcompute_conv_stencil_42_in_1
			conv_stencil_op_hcompute_conv_stencil_42_in_2
			conv_stencil_op_hcompute_conv_stencil_42_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_3_31_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_3_31_out_0
			conv_stencil_op_hcompute_conv_stencil_3_31_out_1
			conv_stencil_op_hcompute_conv_stencil_3_31_out_2
			conv_stencil_op_hcompute_conv_stencil_3_31_out_3
		conv_stencil_op_hcompute_hw_output_stencil_5_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_5_out_0
			conv_stencil_op_hcompute_hw_output_stencil_5_out_1
			conv_stencil_op_hcompute_hw_output_stencil_5_out_2
			conv_stencil_op_hcompute_hw_output_stencil_5_out_3

sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
{ conv_stencil_BANK_0_0_agg[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
{ conv_stencil_BANK_0_0_tb[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
write map: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0_1_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
{ conv_stencil_BANK_0_1_agg[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
read map: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
write map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
{ conv_stencil_BANK_0_1_tb[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
write map: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
{ conv_stencil_BANK_0_sram[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 26) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 24) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 25)) }
write map: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
{ conv_stencil_BANK_0_sram[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 26) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 24) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 25)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
read map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	Sched: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"dimensionality",5,0
"cycle_starting_addr",3608,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_agg2sram_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",7,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_agg2sram_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",3,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",3604,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_in2agg_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_agg[28i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",12,0
"write_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"dimensionality",5,0
"cycle_starting_addr",3602,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",3,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_sram[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",7,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",3604,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_0_0_tb[28i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",12,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",7,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_agg2sram_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_1_agg[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",3,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_in2agg_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_0_1_agg[28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",12,0
"write_data_stride_0",1,0
	Sched: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"dimensionality",3,0
"cycle_starting_addr",11662,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",3,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_0_sram[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",7,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
"dimensionality",3,0
"cycle_starting_addr",11664,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_0_1_tb[28i1 + i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",12,0
"read_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[3608],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"agg2sram_1":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"in2agg_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"in2agg_1":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[11662],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}}
Add lake node:ub_conv_stencil_BANK_0 with input_num = 2, output_num = 2
Config mode: lake
Generating Verilog Testing Collateral for: ub_conv_stencil_BANK_0
Module: cgralib.Mem_amber(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_in_1':BitIn[16], 'chain_data_in_1':BitIn[16], 'data_out_0':Bit[16], 'data_out_1':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U0__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {conv_stencil_op_hcompute_conv_stencil_1_41, conv_stencil_op_hcompute_conv_stencil_4_20}
impl outpts: {conv_stencil_op_hcompute_conv_stencil_4_21, conv_stencil_op_hcompute_hw_output_stencil_1_3}
rddom: { conv_stencil[a_0 = 1, a_1, a_2] : 0 <= a_1 <= 27 and 0 <= a_2 <= 27 }
ls = { op_hcompute_conv_stencil_1[root, conv_s0_y, conv_s0_x] }
v = 0
ls = { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] }
v = 0
--- conv_stencil_BANK_1
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_1_41
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_1[1, 0, 0] }
			max location: { conv_stencil_BANK_1[1, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_20
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[1, 0, 0] }
			max location: { conv_stencil_BANK_1[1, 27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_21
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[1, 0, 0] }
			max location: { conv_stencil_BANK_1[1, 27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3
			dom : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			acc : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil_BANK_1[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			min location: { conv_stencil_BANK_1[1, 0, 0] }
			max location: { conv_stencil_BANK_1[1, 27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_41_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_41
		conv_stencil_op_hcompute_conv_stencil_4_20_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_20
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_21_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_21
		conv_stencil_op_hcompute_hw_output_stencil_1_3_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_3

    cons rem: {0}
    prod rem: {0}
    its: {0}
    Dim:0 will be project out: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[1, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
    Dim:0 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:0 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:0 will be project out: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil_BANK_1[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
after ubuffer regen: --- conv_stencil_BANK_1
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_1_41
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_20
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_21
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3
			dom : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			acc : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil_BANK_1[hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_41_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_41
		conv_stencil_op_hcompute_conv_stencil_4_20_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_20
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_21_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_21
		conv_stencil_op_hcompute_hw_output_stencil_1_3_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_3

addr need tight: {}
before dim id set :{ op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil_BANK_1[hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil_BANK_1[hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }

	UBuffer after address tighten--- conv_stencil_BANK_1
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_1_41
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_20
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_21
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3
			dom : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			acc : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil_BANK_1[hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_41_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_41
		conv_stencil_op_hcompute_conv_stencil_4_20_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_20
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_21_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_21
		conv_stencil_op_hcompute_hw_output_stencil_1_3_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_3

getting rddom
rddom = { conv_stencil_BANK_1[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
Vectorization buffer capacity: 784

	UBuffer after cgpl optimization--- conv_stencil_BANK_1
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_1_41
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_20
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_21
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3
			dom : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			acc : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil_BANK_1[hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_41_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_41
		conv_stencil_op_hcompute_conv_stencil_4_20_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_20
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_21_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_21
		conv_stencil_op_hcompute_hw_output_stencil_1_3_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_3

find bd for op :op_hcompute_conv_stencil_1
	find candidate: conv_stencil_op_hcompute_conv_stencil_1_41_write
find bd for op :op_hcompute_conv_stencil_4
	find candidate: conv_stencil_op_hcompute_conv_stencil_4_20_write
	find candidate: conv_stencil_op_hcompute_conv_stencil_4_21_read
find bd for op :op_hcompute_hw_output_stencil_1
	find candidate: conv_stencil_op_hcompute_hw_output_stencil_1_3_read
	update op access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	update op schedule: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
MASK dim: 4
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [(hw_output_s0_y_yi_1)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [(hw_output_s0_x_xi_1)] }
	div dim: 0
getting rddom
rddom = { conv_stencil_BANK_1[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
Vectorization buffer capacity: 784
vectorization buf name: conv_stencil_BANK_1
	 original range input access map: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
	 dim id: 2
	 original range input access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	 dim id: 4
Ext by dim: {28, 28}
  buffer_vectorization Vectorizing: conv_stencil_BANK_1
   On addr dim: 1, fetch_width: 4
--- conv_stencil_BANK_1
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_1_41
			dom : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_20
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_21
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3
			dom : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			acc : { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil_BANK_1[hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			min location: { conv_stencil_BANK_1[0, 0] }
			max location: { conv_stencil_BANK_1[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_41_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_41
		conv_stencil_op_hcompute_conv_stencil_4_20_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_20
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_21_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_21
		conv_stencil_op_hcompute_hw_output_stencil_1_3_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_3

in bundle  = 2
out bundle = 2
Vectorize input port bundle: conv_stencil_op_hcompute_conv_stencil_1_41_write
	vectorize input port: conv_stencil_op_hcompute_conv_stencil_1_41
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		[0, 0, 0, 1, ]
		]

origin: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }, transform: { conv_stencil_BANK_1[d0, d1] -> conv_stencil_BANK_1_0_agg[d0, d1] }
access map : { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }need to find inner dim
dim id: 1
Relation map{0, 0, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_conv_stencil_1[i0, i1, i2] -> op_hcompute_conv_stencil_1[i0, i1, 4i2] }
sched domain: { op_hcompute_conv_stencil_1[i0, i1, i2] }
	sched domain: { op_hcompute_conv_stencil_1[i0, i1, i2] }
	sched before trans: { op_hcompute_conv_stencil_1[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
	sched after trans: { op_hcompute_conv_stencil_1[i0 = 0, i1, i2] -> [28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Fetch_ii: 4
	final sched: { op_hcompute_conv_stencil_1[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Autogen slice:{ conv_stencil_BANK_1[i0, i1] -> conv_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 6 , origin max: 6
agg2sram sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
AGG : --- conv_stencil_BANK_1_0_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_1_41_in
			dom : { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_1_0_agg[0, 0] }
			max location: { conv_stencil_BANK_1_0_agg[27, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_1_41_out_0
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 0] }
			max location: { conv_stencil_BANK_1_0_agg[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_1_41_out_1
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 1] }
			max location: { conv_stencil_BANK_1_0_agg[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_1_41_out_2
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 2] }
			max location: { conv_stencil_BANK_1_0_agg[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_1_41_out_3
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 3] }
			max location: { conv_stencil_BANK_1_0_agg[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_41_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_41_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_1_41_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_41_out_0
			conv_stencil_op_hcompute_conv_stencil_1_41_out_1
			conv_stencil_op_hcompute_conv_stencil_1_41_out_2
			conv_stencil_op_hcompute_conv_stencil_1_41_out_3

AGG Schedule: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
Vectorize input port bundle: conv_stencil_op_hcompute_conv_stencil_4_20_write
	vectorize input port: conv_stencil_op_hcompute_conv_stencil_4_20
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 0, 1, ]
		]

origin: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { conv_stencil_BANK_1[d0, d1] -> conv_stencil_BANK_1_1_agg[d0, d1] }
access map expr:[i3, 0, i4]
domain: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_4[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, 0, i4] }
access map : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vec loop dim: 4
Autogen trans:{ op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] -> op_hcompute_conv_stencil_4[i0, i1, i2, i3, 4i4] }
sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] }
	sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] }
	sched before trans: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	sched after trans: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Fetch_ii: 4
	final sched: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Autogen slice:{ conv_stencil_BANK_1[i0, i1] -> conv_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 6 , origin max: 6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] }
agg2sram sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
AGG : --- conv_stencil_BANK_1_1_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_4_20_in
			dom : { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_20_out_0
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_4_20_out_1
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_4_20_out_2
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_4_20_out_3
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_4_20_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_20_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_20_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_20_out_0
			conv_stencil_op_hcompute_conv_stencil_4_20_out_1
			conv_stencil_op_hcompute_conv_stencil_4_20_out_2
			conv_stencil_op_hcompute_conv_stencil_4_20_out_3

AGG Schedule: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Vectorize output port bundle: conv_stencil_op_hcompute_conv_stencil_4_21_read
	Vectorize output port: conv_stencil_op_hcompute_conv_stencil_4_21
Autogen slice:{ conv_stencil_BANK_1[i0, i1] -> conv_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { conv_stencil_BANK_1[i0, i1] -> conv_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_4[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_4[d0, d1, d2, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_4[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_4[d0, d1, d2, d3, o4, o5] : (-d4 + o5) mod 4 = 0 and -3 + d4 <= 4o4 <= d4 and 0 <= o5 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Domain space on <i5> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
access map expr:[i3, i4]
{ op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4, i5] -> [(i3)] }
{ op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4, i5] -> [(i3)] }
access map : { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1, 0}
Vectorization dimension: 4
	aff : { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4, i5] -> [(i3)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4, i5] -> [(i4)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
new: { op_hcompute_conv_stencil_4[0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
base_str : {op_hcompute_conv_stencil_4[i0=0, i1=0, i2=0, i3=0, i4=0, i5]}
	{ op_hcompute_conv_stencil_4[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4, i5 = 0] }
sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4, i5 = 0] }
remove dimension: {5}
before:{ op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
after:{ op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4, i5 = 0] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
remove dimension: {5}
sched before projection: { op_hcompute_conv_stencil_4[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map : { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_4[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	 output sched: { op_hcompute_conv_stencil_4[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	 temp sched: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
final schedule: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
final access: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] }
	Add TB output port: conv_stencil_op_hcompute_conv_stencil_4_21
origin: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_1[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { conv_stencil_BANK_1[d0, d1] -> conv_stencil_BANK_1_0_tb[d0, d1] }
access map expr:[i3, 0, i4]
domain: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_4[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1[i3, 0, i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_4[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- conv_stencil_BANK_1_0_tb
	---- 4 in ports
		conv_stencil_op_hcompute_conv_stencil_4_21_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_4_21_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_4_21_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_4_21_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_21_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_4_21_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_21_out_0
			conv_stencil_op_hcompute_conv_stencil_4_21_out_1
			conv_stencil_op_hcompute_conv_stencil_4_21_out_2
			conv_stencil_op_hcompute_conv_stencil_4_21_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_21_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_21_out

before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- conv_stencil_BANK_1_0_tb
	---- 4 in ports
		conv_stencil_op_hcompute_conv_stencil_4_21_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_4_21_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_4_21_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_4_21_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_21_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_4_21_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_21_out_0
			conv_stencil_op_hcompute_conv_stencil_4_21_out_1
			conv_stencil_op_hcompute_conv_stencil_4_21_out_2
			conv_stencil_op_hcompute_conv_stencil_4_21_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_21_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_21_out

TB Schedule: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Vectorize output port bundle: conv_stencil_op_hcompute_hw_output_stencil_1_3_read
	Vectorize output port: conv_stencil_op_hcompute_hw_output_stencil_1_3
Autogen slice:{ conv_stencil_BANK_1[i0, i1] -> conv_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { conv_stencil_BANK_1[i0, i1] -> conv_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [(hw_output_s0_y_yi_1)] }
	aff : { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [(hw_output_s0_y_yi_1)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [(floor((hw_output_s0_x_xi_1)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [(hw_output_s0_x_xi_1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_hw_output_stencil_1[d0, d1, d2]->op_hcompute_hw_output_stencil_1[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_hw_output_stencil_1[d0, d1, d2] -> op_hcompute_hw_output_stencil_1[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Domain space on <i3> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[i1, i2]
{ op_hcompute_hw_output_stencil_1[i0, i1, i2, i3] -> [(i1)] }
{ op_hcompute_hw_output_stencil_1[i0, i1, i2, i3] -> [(i1)] }
access map : { op_hcompute_hw_output_stencil_1[i0 = 0, i1, i2, i3] -> conv_stencil_BANK_1[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 and 0 <= i3 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_hw_output_stencil_1[i0, i1, i2, i3] -> [(i1)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil_1[i0, i1, i2, i3] -> [(i2)] }
	div dim: 0
rem: { op_hcompute_hw_output_stencil_1[i0 = 0, i1, i2, i3] -> conv_stencil_BANK_1[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 and 0 <= i3 <= 3 }
new: { op_hcompute_hw_output_stencil_1[0, i1, i2, i3] -> conv_stencil_BANK_1[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 and 0 <= i3 <= 3 }
base_str : {op_hcompute_hw_output_stencil_1[i0=0, i1=0, i2=0, i3]}
	{ op_hcompute_hw_output_stencil_1[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_output_stencil_1[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_hw_output_stencil_1[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_hw_output_stencil_1[i0 = 0, i1, i2, i3] -> conv_stencil_BANK_1[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 and 0 <= i3 <= 3 }
after:{ op_hcompute_hw_output_stencil_1[i0 = 0, i1, i2, i3 = 0] -> conv_stencil_BANK_1[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
remove dimension: {3}
sched before projection: { op_hcompute_hw_output_stencil_1[0, i1, i2] -> [11664 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access: { op_hcompute_hw_output_stencil_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map : { op_hcompute_hw_output_stencil_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_output_stencil_1[0, i1, i2] -> [11664 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	 output sched: { op_hcompute_hw_output_stencil_1[0, i1, i2] -> [11664 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	 temp sched: { op_hcompute_hw_output_stencil_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
final schedule: { op_hcompute_hw_output_stencil_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
final access: { op_hcompute_hw_output_stencil_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		[0, 0, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2]
domain: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+1]
domain: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+2]
domain: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+3]
domain: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] }
	Add TB output port: conv_stencil_op_hcompute_hw_output_stencil_1_3
origin: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil_BANK_1[hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }, transform: { conv_stencil_BANK_1[d0, d1] -> conv_stencil_BANK_1_1_tb[d0, d1] }
access map expr:[i1, 0, i2]
domain: { op_hcompute_hw_output_stencil_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
access map: { op_hcompute_hw_output_stencil_1[root = 0, i1, i2] -> conv_stencil_BANK_1[i1, 0, i2] }
	Access map decouple reuse: { op_hcompute_hw_output_stencil_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
TB  : --- conv_stencil_BANK_1_1_tb
	---- 4 in ports
		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_0
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_1
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_2
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_3
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1_3_out
			dom : { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			acc : { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_3_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_3_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out

before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
TB  : --- conv_stencil_BANK_1_1_tb
	---- 4 in ports
		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_0
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_1
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_2
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_3
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_1_3_out
			dom : { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_3_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_1_3_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out

TB Schedule: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
SRAM: --- conv_stencil_BANK_1_sram
	---- 8 in ports
		conv_stencil_op_hcompute_conv_stencil_1_41_in_0
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_1_41_in_1
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_1_41_in_2
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_1_41_in_3
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_20_in_0
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_4_20_in_1
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_4_20_in_2
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_4_20_in_3
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

	---- 8 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_21_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_4_21_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_4_21_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_4_21_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_0
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_1
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_2
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_3
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_41_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_41_in_0
			conv_stencil_op_hcompute_conv_stencil_1_41_in_1
			conv_stencil_op_hcompute_conv_stencil_1_41_in_2
			conv_stencil_op_hcompute_conv_stencil_1_41_in_3
		conv_stencil_op_hcompute_conv_stencil_4_20_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_20_in_0
			conv_stencil_op_hcompute_conv_stencil_4_20_in_1
			conv_stencil_op_hcompute_conv_stencil_4_20_in_2
			conv_stencil_op_hcompute_conv_stencil_4_20_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_21_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_21_out_0
			conv_stencil_op_hcompute_conv_stencil_4_21_out_1
			conv_stencil_op_hcompute_conv_stencil_4_21_out_2
			conv_stencil_op_hcompute_conv_stencil_4_21_out_3
		conv_stencil_op_hcompute_hw_output_stencil_1_3_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_3

SRAM Schedule: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Subbuf type: tb
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_1_0_tb[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_1_0_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_1_0_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_1_0_tb[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
decouple buffer no.0
--- conv_stencil_BANK_1_0_tb_0
	---- 4 in ports
		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 24] }

		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 25] }

		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 26] }

		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_tb2out_0_4
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_4_sram2tb_0_write
		---- Ports...
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_0
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_1
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_2
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_4_tb2out_0_read
		---- Ports...
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_tb2out_0_4
Subbuf type: agg
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_1_1_agg[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_1_1_agg[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_1_1_agg[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_1_1_agg[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	write map after decouple: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
decouple buffer no.0
--- conv_stencil_BANK_1_1_agg_0
	---- 1 in ports
		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_in2agg_1_0
			dom : { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_1
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 24] }

		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_2
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 25] }

		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_3
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 26] }

		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_4
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_4_in2agg_1_write
		---- Ports...
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_in2agg_1_0
	---- Output Bundles
		op_hcompute_conv_stencil_4_agg2sram_1_read
		---- Ports...
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_1
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_2
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_3
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_4
Subbuf type: tb
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_1_1_tb[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_1_1_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_1_1_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_1_1_tb[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	read map: { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
	read map after decouple: { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
decouple buffer no.0
--- conv_stencil_BANK_1_1_tb_0
	---- 4 in ports
		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_0
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 24] }

		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_1
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 25] }

		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_2
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 26] }

		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_3
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_tb2out_1_4
			dom : { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_hw_output_stencil_1_sram2tb_1_write
		---- Ports...
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_0
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_1
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_2
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_3
	---- Output Bundles
		op_hcompute_hw_output_stencil_1_tb2out_1_read
		---- Ports...
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_tb2out_1_4
After vectorization codegen: conv_stencil_BANK_1_0_agg
--- conv_stencil_BANK_1_0_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_1_41_in
			dom : { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_1_0_agg[0, 0] }
			max location: { conv_stencil_BANK_1_0_agg[27, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_1_41_out_0
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 0] }
			max location: { conv_stencil_BANK_1_0_agg[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_1_41_out_1
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 1] }
			max location: { conv_stencil_BANK_1_0_agg[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_1_41_out_2
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 2] }
			max location: { conv_stencil_BANK_1_0_agg[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_1_41_out_3
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_0_agg[0, 3] }
			max location: { conv_stencil_BANK_1_0_agg[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_41_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_41_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_1_41_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_41_out_0
			conv_stencil_op_hcompute_conv_stencil_1_41_out_1
			conv_stencil_op_hcompute_conv_stencil_1_41_out_2
			conv_stencil_op_hcompute_conv_stencil_1_41_out_3

After vectorization codegen: conv_stencil_BANK_1_0_tb_0
--- conv_stencil_BANK_1_0_tb_0
	---- 4 in ports
		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 24] }

		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 25] }

		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 26] }

		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_tb2out_0_4
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_0_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_4_sram2tb_0_write
		---- Ports...
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_0
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_1
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_2
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_4_tb2out_0_read
		---- Ports...
			conv_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_4_tb2out_0_4

After vectorization codegen: conv_stencil_BANK_1_1_agg_0
--- conv_stencil_BANK_1_1_agg_0
	---- 1 in ports
		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_in2agg_1_0
			dom : { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_1
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 24] }

		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_2
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 25] }

		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_3
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 26] }

		conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_4
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_1_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_1_1_agg[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_4_in2agg_1_write
		---- Ports...
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_in2agg_1_0
	---- Output Bundles
		op_hcompute_conv_stencil_4_agg2sram_1_read
		---- Ports...
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_1
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_2
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_3
			conv_stencil_BANK_1_1_agg_0_op_hcompute_conv_stencil_4_agg2sram_1_4

After vectorization codegen: conv_stencil_BANK_1_1_tb_0
--- conv_stencil_BANK_1_1_tb_0
	---- 4 in ports
		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_0
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 24] }

		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_1
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 25] }

		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_2
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 26] }

		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_3
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_tb2out_1_4
			dom : { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
			min location: { conv_stencil_BANK_1_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_1_1_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_hw_output_stencil_1_sram2tb_1_write
		---- Ports...
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_0
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_1
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_2
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_sram2tb_1_3
	---- Output Bundles
		op_hcompute_hw_output_stencil_1_tb2out_1_read
		---- Ports...
			conv_stencil_BANK_1_1_tb_0_op_hcompute_hw_output_stencil_1_tb2out_1_4

After vectorization codegen: conv_stencil_BANK_1_sram
--- conv_stencil_BANK_1_sram
	---- 8 in ports
		conv_stencil_op_hcompute_conv_stencil_1_41_in_0
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_1_41_in_1
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_1_41_in_2
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_1_41_in_3
			dom : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_4_20_in_0
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_4_20_in_1
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_4_20_in_2
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_4_20_in_3
			dom : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

	---- 8 out ports:
		conv_stencil_op_hcompute_conv_stencil_4_21_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_4_21_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_4_21_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_4_21_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_0
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 0] }
			max location: { conv_stencil_BANK_1_sram[27, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_1
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 1] }
			max location: { conv_stencil_BANK_1_sram[27, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_2
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 2] }
			max location: { conv_stencil_BANK_1_sram[27, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_1_3_out_3
			dom : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_1_sram[0, 3] }
			max location: { conv_stencil_BANK_1_sram[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_1_41_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_1_41_in_0
			conv_stencil_op_hcompute_conv_stencil_1_41_in_1
			conv_stencil_op_hcompute_conv_stencil_1_41_in_2
			conv_stencil_op_hcompute_conv_stencil_1_41_in_3
		conv_stencil_op_hcompute_conv_stencil_4_20_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_20_in_0
			conv_stencil_op_hcompute_conv_stencil_4_20_in_1
			conv_stencil_op_hcompute_conv_stencil_4_20_in_2
			conv_stencil_op_hcompute_conv_stencil_4_20_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_4_21_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_4_21_out_0
			conv_stencil_op_hcompute_conv_stencil_4_21_out_1
			conv_stencil_op_hcompute_conv_stencil_4_21_out_2
			conv_stencil_op_hcompute_conv_stencil_4_21_out_3
		conv_stencil_op_hcompute_hw_output_stencil_1_3_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_0
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_1
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_2
			conv_stencil_op_hcompute_hw_output_stencil_1_3_out_3

sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
write map: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
{ conv_stencil_BANK_1_0_agg[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
read map: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
{ conv_stencil_BANK_1_0_tb[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
sched: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
write map: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
{ conv_stencil_BANK_1_1_agg[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
write map: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
{ conv_stencil_BANK_1_1_tb[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
write map: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
{ conv_stencil_BANK_1_sram[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 26) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 24) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 25)) }
write map: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
{ conv_stencil_BANK_1_sram[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 26) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 24) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 25)) }
read map: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
read map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	Sched: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",7,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_1_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_1_0_agg[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",3,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_1_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_1_0_agg[28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",12,0
"write_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"dimensionality",5,0
"cycle_starting_addr",3608,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",7,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",3,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",3604,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_1_agg[28i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",12,0
"write_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"dimensionality",5,0
"cycle_starting_addr",3602,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",3,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_sram[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",7,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",3604,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_1_0_tb[28i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",12,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"dimensionality",3,0
"cycle_starting_addr",11662,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_1_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",3,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_1_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_1_sram[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",7,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
"dimensionality",3,0
"cycle_starting_addr",11664,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_1_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_1_1_tb[28i1 + i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",12,0
"read_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[3608],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"in2agg_1":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[11662],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}}
Add lake node:ub_conv_stencil_BANK_1 with input_num = 2, output_num = 2
Config mode: lake
Generating Verilog Testing Collateral for: ub_conv_stencil_BANK_1
Module: cgralib.Mem_amber(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_in_1':BitIn[16], 'chain_data_in_1':BitIn[16], 'data_out_0':Bit[16], 'data_out_1':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U1__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {conv_stencil_op_hcompute_conv_stencil_2_40, conv_stencil_op_hcompute_conv_stencil_5_10}
impl outpts: {conv_stencil_op_hcompute_conv_stencil_5_11, conv_stencil_op_hcompute_hw_output_stencil_2_1}
rddom: { conv_stencil[a_0 = 2, a_1, a_2] : 0 <= a_1 <= 27 and 0 <= a_2 <= 27 }
ls = { op_hcompute_conv_stencil_2[root, conv_s0_y, conv_s0_x] }
v = 0
ls = { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] }
v = 0
--- conv_stencil_BANK_2
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_2_40
			dom : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_2[2, 0, 0] }
			max location: { conv_stencil_BANK_2[2, 27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[2, 0, 0] }
			max location: { conv_stencil_BANK_2[2, 27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[2, 0, 0] }
			max location: { conv_stencil_BANK_2[2, 27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1
			dom : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil_BANK_2[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			min location: { conv_stencil_BANK_2[2, 0, 0] }
			max location: { conv_stencil_BANK_2[2, 27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_40_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_40
		conv_stencil_op_hcompute_conv_stencil_5_10_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_10
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_11_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_11
		conv_stencil_op_hcompute_hw_output_stencil_2_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_2_1

    cons rem: {0}
    prod rem: {0}
    its: {0}
    Dim:0 will be project out: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[2, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
    Dim:0 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:0 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:0 will be project out: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil_BANK_2[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
after ubuffer regen: --- conv_stencil_BANK_2
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_2_40
			dom : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1
			dom : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil_BANK_2[hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_40_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_40
		conv_stencil_op_hcompute_conv_stencil_5_10_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_10
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_11_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_11
		conv_stencil_op_hcompute_hw_output_stencil_2_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_2_1

addr need tight: {}
before dim id set :{ op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil_BANK_2[hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil_BANK_2[hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }

	UBuffer after address tighten--- conv_stencil_BANK_2
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_2_40
			dom : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1
			dom : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil_BANK_2[hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_40_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_40
		conv_stencil_op_hcompute_conv_stencil_5_10_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_10
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_11_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_11
		conv_stencil_op_hcompute_hw_output_stencil_2_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_2_1

getting rddom
rddom = { conv_stencil_BANK_2[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
Vectorization buffer capacity: 784

	UBuffer after cgpl optimization--- conv_stencil_BANK_2
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_2_40
			dom : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1
			dom : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil_BANK_2[hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_40_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_40
		conv_stencil_op_hcompute_conv_stencil_5_10_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_10
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_11_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_11
		conv_stencil_op_hcompute_hw_output_stencil_2_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_2_1

find bd for op :op_hcompute_conv_stencil_2
	find candidate: conv_stencil_op_hcompute_conv_stencil_2_40_write
find bd for op :op_hcompute_conv_stencil_5
	find candidate: conv_stencil_op_hcompute_conv_stencil_5_10_write
	find candidate: conv_stencil_op_hcompute_conv_stencil_5_11_read
find bd for op :op_hcompute_hw_output_stencil_2
	find candidate: conv_stencil_op_hcompute_hw_output_stencil_2_1_read
	update op access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	update op schedule: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
MASK dim: 4
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [(hw_output_s0_y_yi_2)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [(hw_output_s0_x_xi_2)] }
	div dim: 0
getting rddom
rddom = { conv_stencil_BANK_2[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
Vectorization buffer capacity: 784
vectorization buf name: conv_stencil_BANK_2
	 original range input access map: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
	 dim id: 2
	 original range input access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	 dim id: 4
Ext by dim: {28, 28}
  buffer_vectorization Vectorizing: conv_stencil_BANK_2
   On addr dim: 1, fetch_width: 4
--- conv_stencil_BANK_2
	---- 2 in ports
		conv_stencil_op_hcompute_conv_stencil_2_40
			dom : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_10
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- 2 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_11
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1
			dom : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil_BANK_2[hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			min location: { conv_stencil_BANK_2[0, 0] }
			max location: { conv_stencil_BANK_2[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_40_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_40
		conv_stencil_op_hcompute_conv_stencil_5_10_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_10
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_11_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_11
		conv_stencil_op_hcompute_hw_output_stencil_2_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_2_1

in bundle  = 2
out bundle = 2
Vectorize input port bundle: conv_stencil_op_hcompute_conv_stencil_2_40_write
	vectorize input port: conv_stencil_op_hcompute_conv_stencil_2_40
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		[0, 0, 0, 1, ]
		]

origin: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }, transform: { conv_stencil_BANK_2[d0, d1] -> conv_stencil_BANK_2_0_agg[d0, d1] }
access map : { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }need to find inner dim
dim id: 1
Relation map{0, 0, 1}
vec loop dim: 2
Autogen trans:{ op_hcompute_conv_stencil_2[i0, i1, i2] -> op_hcompute_conv_stencil_2[i0, i1, 4i2] }
sched domain: { op_hcompute_conv_stencil_2[i0, i1, i2] }
	sched domain: { op_hcompute_conv_stencil_2[i0, i1, i2] }
	sched before trans: { op_hcompute_conv_stencil_2[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
	sched after trans: { op_hcompute_conv_stencil_2[i0 = 0, i1, i2] -> [28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Fetch_ii: 4
	final sched: { op_hcompute_conv_stencil_2[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Autogen slice:{ conv_stencil_BANK_2[i0, i1] -> conv_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 6 , origin max: 6
agg2sram sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
AGG : --- conv_stencil_BANK_2_0_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_2_40_in
			dom : { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_2_0_agg[0, 0] }
			max location: { conv_stencil_BANK_2_0_agg[27, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_2_40_out_0
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 0] }
			max location: { conv_stencil_BANK_2_0_agg[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_2_40_out_1
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 1] }
			max location: { conv_stencil_BANK_2_0_agg[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_2_40_out_2
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 2] }
			max location: { conv_stencil_BANK_2_0_agg[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_2_40_out_3
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 3] }
			max location: { conv_stencil_BANK_2_0_agg[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_40_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_40_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_2_40_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_40_out_0
			conv_stencil_op_hcompute_conv_stencil_2_40_out_1
			conv_stencil_op_hcompute_conv_stencil_2_40_out_2
			conv_stencil_op_hcompute_conv_stencil_2_40_out_3

AGG Schedule: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27; op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Vectorize input port bundle: conv_stencil_op_hcompute_conv_stencil_5_10_write
	vectorize input port: conv_stencil_op_hcompute_conv_stencil_5_10
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 0, 1, ]
		]

origin: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { conv_stencil_BANK_2[d0, d1] -> conv_stencil_BANK_2_1_agg[d0, d1] }
access map expr:[i3, 0, i4]
domain: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_5[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, 0, i4] }
access map : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vec loop dim: 4
Autogen trans:{ op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] -> op_hcompute_conv_stencil_5[i0, i1, i2, i3, 4i4] }
sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] }
	sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] }
	sched before trans: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	sched after trans: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Fetch_ii: 4
	final sched: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Autogen slice:{ conv_stencil_BANK_2[i0, i1] -> conv_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 6 , origin max: 6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] }
agg2sram sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
AGG : --- conv_stencil_BANK_2_1_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_5_10_in
			dom : { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_10_out_0
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_5_10_out_1
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_5_10_out_2
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_5_10_out_3
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_5_10_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_10_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_10_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_10_out_0
			conv_stencil_op_hcompute_conv_stencil_5_10_out_1
			conv_stencil_op_hcompute_conv_stencil_5_10_out_2
			conv_stencil_op_hcompute_conv_stencil_5_10_out_3

AGG Schedule: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27; op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Vectorize output port bundle: conv_stencil_op_hcompute_conv_stencil_5_11_read
	Vectorize output port: conv_stencil_op_hcompute_conv_stencil_5_11
Autogen slice:{ conv_stencil_BANK_2[i0, i1] -> conv_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { conv_stencil_BANK_2[i0, i1] -> conv_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_5[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_5[d0, d1, d2, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_5[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_5[d0, d1, d2, d3, o4, o5] : (-d4 + o5) mod 4 = 0 and -3 + d4 <= 4o4 <= d4 and 0 <= o5 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Domain space on <i5> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
access map expr:[i3, i4]
{ op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4, i5] -> [(i3)] }
{ op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4, i5] -> [(i3)] }
access map : { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1, 0}
Vectorization dimension: 4
	aff : { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4, i5] -> [(i3)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4, i5] -> [(i4)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
new: { op_hcompute_conv_stencil_5[0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
base_str : {op_hcompute_conv_stencil_5[i0=0, i1=0, i2=0, i3=0, i4=0, i5]}
	{ op_hcompute_conv_stencil_5[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4, i5 = 0] }
sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4, i5 = 0] }
remove dimension: {5}
before:{ op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4, i5] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 and 0 <= i5 <= 3 }
after:{ op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4, i5 = 0] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
remove dimension: {5}
sched before projection: { op_hcompute_conv_stencil_5[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map : { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_5[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	 output sched: { op_hcompute_conv_stencil_5[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	 temp sched: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
final schedule: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
final access: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 0, 0, 1, 0, ]
		[0, 0, 0, 0, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] }
	Add TB output port: conv_stencil_op_hcompute_conv_stencil_5_11
origin: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil_BANK_2[conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { conv_stencil_BANK_2[d0, d1] -> conv_stencil_BANK_2_0_tb[d0, d1] }
access map expr:[i3, 0, i4]
domain: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_5[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2[i3, 0, i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_5[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- conv_stencil_BANK_2_0_tb
	---- 4 in ports
		conv_stencil_op_hcompute_conv_stencil_5_11_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_5_11_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_5_11_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_5_11_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_11_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_5_11_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_11_out_0
			conv_stencil_op_hcompute_conv_stencil_5_11_out_1
			conv_stencil_op_hcompute_conv_stencil_5_11_out_2
			conv_stencil_op_hcompute_conv_stencil_5_11_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_11_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_11_out

before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- conv_stencil_BANK_2_0_tb
	---- 4 in ports
		conv_stencil_op_hcompute_conv_stencil_5_11_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 24] }

		conv_stencil_op_hcompute_conv_stencil_5_11_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 25] }

		conv_stencil_op_hcompute_conv_stencil_5_11_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 26] }

		conv_stencil_op_hcompute_conv_stencil_5_11_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_11_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_5_11_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_11_out_0
			conv_stencil_op_hcompute_conv_stencil_5_11_out_1
			conv_stencil_op_hcompute_conv_stencil_5_11_out_2
			conv_stencil_op_hcompute_conv_stencil_5_11_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_11_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_11_out

TB Schedule: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
Vectorize output port bundle: conv_stencil_op_hcompute_hw_output_stencil_2_1_read
	Vectorize output port: conv_stencil_op_hcompute_hw_output_stencil_2_1
Autogen slice:{ conv_stencil_BANK_2[i0, i1] -> conv_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { conv_stencil_BANK_2[i0, i1] -> conv_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [(hw_output_s0_y_yi_2)] }
	aff : { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [(hw_output_s0_y_yi_2)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [(floor((hw_output_s0_x_xi_2)/4))] }
	div dim: 1
    === div: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [(hw_output_s0_x_xi_2)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Trans str{op_hcompute_hw_output_stencil_2[d0, d1, d2]->op_hcompute_hw_output_stencil_2[d0, d1, floor(d2/4), d2%4]}
{ op_hcompute_hw_output_stencil_2[d0, d1, d2] -> op_hcompute_hw_output_stencil_2[d0, d1, o2, o3] : (-d2 + o3) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Domain space on <i3> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
access map expr:[i1, i2]
{ op_hcompute_hw_output_stencil_2[i0, i1, i2, i3] -> [(i1)] }
{ op_hcompute_hw_output_stencil_2[i0, i1, i2, i3] -> [(i1)] }
access map : { op_hcompute_hw_output_stencil_2[i0 = 0, i1, i2, i3] -> conv_stencil_BANK_2[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 and 0 <= i3 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
Vectorization dimension: 2
	aff : { op_hcompute_hw_output_stencil_2[i0, i1, i2, i3] -> [(i1)] }
	div dim: 0
	aff : { op_hcompute_hw_output_stencil_2[i0, i1, i2, i3] -> [(i2)] }
	div dim: 0
rem: { op_hcompute_hw_output_stencil_2[i0 = 0, i1, i2, i3] -> conv_stencil_BANK_2[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 and 0 <= i3 <= 3 }
new: { op_hcompute_hw_output_stencil_2[0, i1, i2, i3] -> conv_stencil_BANK_2[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 and 0 <= i3 <= 3 }
base_str : {op_hcompute_hw_output_stencil_2[i0=0, i1=0, i2=0, i3]}
	{ op_hcompute_hw_output_stencil_2[i0 = 0, i1 = 0, i2 = 0, i3] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_hw_output_stencil_2[i0, i1, i2, i3 = 0] }
sched domain: { op_hcompute_hw_output_stencil_2[i0, i1, i2, i3 = 0] }
remove dimension: {3}
before:{ op_hcompute_hw_output_stencil_2[i0 = 0, i1, i2, i3] -> conv_stencil_BANK_2[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 and 0 <= i3 <= 3 }
after:{ op_hcompute_hw_output_stencil_2[i0 = 0, i1, i2, i3 = 0] -> conv_stencil_BANK_2[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
remove dimension: {3}
sched before projection: { op_hcompute_hw_output_stencil_2[0, i1, i2] -> [11664 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access: { op_hcompute_hw_output_stencil_2[i0 = 0, i1, i2] -> conv_stencil_BANK_2[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map : { op_hcompute_hw_output_stencil_2[i0 = 0, i1, i2] -> conv_stencil_BANK_2[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 1}
vectorization dimension after irrelevant dimension removal: 2
sched before adjust: { op_hcompute_hw_output_stencil_2[0, i1, i2] -> [11664 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	 output sched: { op_hcompute_hw_output_stencil_2[0, i1, i2] -> [11664 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	 temp sched: { op_hcompute_hw_output_stencil_2[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
final schedule: { op_hcompute_hw_output_stencil_2[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
final access: { op_hcompute_hw_output_stencil_2[i0 = 0, i1, i2] -> conv_stencil_BANK_2[i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 28, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 28, 28, ]
	---- Out range: [28, 28, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		[0, 0, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2]
domain: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+1]
domain: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+2]
domain: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] }
	 rewrite access map: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 27]
Domain space on <i2> is: [0, 6]
Stride : 1	Origin: 1
ADDR dim <0> range: 28, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 7, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i2, idx: 3, coef: 4, vec_stride_in_addr:4
access map expr:[i1, 0, 4*i2+3]
domain: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
access map: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] }
	Add TB output port: conv_stencil_op_hcompute_hw_output_stencil_2_1
origin: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil_BANK_2[hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }, transform: { conv_stencil_BANK_2[d0, d1] -> conv_stencil_BANK_2_1_tb[d0, d1] }
access map expr:[i1, 0, i2]
domain: { op_hcompute_hw_output_stencil_2[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
access map: { op_hcompute_hw_output_stencil_2[root = 0, i1, i2] -> conv_stencil_BANK_2[i1, 0, i2] }
	Access map decouple reuse: { op_hcompute_hw_output_stencil_2[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
TB  : --- conv_stencil_BANK_2_1_tb
	---- 4 in ports
		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_0
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_1
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_2
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_3
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_2_1_out
			dom : { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_hw_output_stencil_2_1_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_2_1_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out

before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
before dim id set :{ op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
After dim id set: { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
TB  : --- conv_stencil_BANK_2_1_tb
	---- 4 in ports
		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_0
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_1
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_2
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_3
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_op_hcompute_hw_output_stencil_2_1_out
			dom : { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_hw_output_stencil_2_1_read_tb_in
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_3
	---- Output Bundles
		conv_stencil_op_hcompute_hw_output_stencil_2_1_read_tb_out
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out

TB Schedule: { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27; op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
before dim id set :{ op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
After dim id set: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
SRAM: --- conv_stencil_BANK_2_sram
	---- 8 in ports
		conv_stencil_op_hcompute_conv_stencil_2_40_in_0
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_2_40_in_1
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_2_40_in_2
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_2_40_in_3
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_10_in_0
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_5_10_in_1
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_5_10_in_2
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_5_10_in_3
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

	---- 8 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_11_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_5_11_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_5_11_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_5_11_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_0
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_1
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_2
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_3
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_40_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_40_in_0
			conv_stencil_op_hcompute_conv_stencil_2_40_in_1
			conv_stencil_op_hcompute_conv_stencil_2_40_in_2
			conv_stencil_op_hcompute_conv_stencil_2_40_in_3
		conv_stencil_op_hcompute_conv_stencil_5_10_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_10_in_0
			conv_stencil_op_hcompute_conv_stencil_5_10_in_1
			conv_stencil_op_hcompute_conv_stencil_5_10_in_2
			conv_stencil_op_hcompute_conv_stencil_5_10_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_11_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_11_out_0
			conv_stencil_op_hcompute_conv_stencil_5_11_out_1
			conv_stencil_op_hcompute_conv_stencil_5_11_out_2
			conv_stencil_op_hcompute_conv_stencil_5_11_out_3
		conv_stencil_op_hcompute_hw_output_stencil_2_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_3

SRAM Schedule: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6; op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6; op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
Subbuf type: tb
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_2_0_tb[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_2_0_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_2_0_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_2_0_tb[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	write map after decouple: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
decouple buffer no.0
--- conv_stencil_BANK_2_0_tb_0
	---- 4 in ports
		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 24] }

		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 25] }

		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 26] }

		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_tb2out_0_4
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_5_sram2tb_0_write
		---- Ports...
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_0
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_1
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_2
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_5_tb2out_0_read
		---- Ports...
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_tb2out_0_4
Subbuf type: agg
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_2_1_agg[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_2_1_agg[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_2_1_agg[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_2_1_agg[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	write map after decouple: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	read map after decouple: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
decouple buffer no.0
--- conv_stencil_BANK_2_1_agg_0
	---- 1 in ports
		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_in2agg_1_0
			dom : { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_1
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 24] }

		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_2
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 25] }

		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_3
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 26] }

		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_4
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_5_in2agg_1_write
		---- Ports...
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_in2agg_1_0
	---- Output Bundles
		op_hcompute_conv_stencil_5_agg2sram_1_read
		---- Ports...
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_1
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_2
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_3
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_4
Subbuf type: tb
Project ID: [1, ]
number of banks = 1
bank func = {[a_0, a_1, a_2] -> [a_0 % 1, a_1 % 1, a_2 % 1]}
range2bank: { conv_stencil_BANK_2_1_tb[a_0, a_1, a_2] -> [0, 0, 0] }
	global range of bank: { conv_stencil_BANK_2_1_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27; conv_stencil_BANK_2_1_tb[a_0, a_1 = 0, a_2] -> [0, 0, 0] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 and (((2 + a_2) mod 4 = 0 and 2 <= a_2 <= 26) or ((1 + a_2) mod 4 = 0 and a_2 >= 3) or ((a_2) mod 4 = 0 and a_2 <= 24) or ((-1 + a_2) mod 4 = 0 and 0 < a_2 <= 25)) }
	{ [0, 0, 0] } this bank rddom: { conv_stencil_BANK_2_1_tb[a_0, a_1 = 0, a_2] : 0 <= a_0 <= 27 and 0 <= a_2 <= 27 }
	write map: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	write map after decouple: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
	read map: { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
	read map after decouple: { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
decouple buffer no.0
--- conv_stencil_BANK_2_1_tb_0
	---- 4 in ports
		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_0
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 24] }

		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_1
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 25] }

		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_2
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 26] }

		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_3
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_tb2out_1_4
			dom : { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_hw_output_stencil_2_sram2tb_1_write
		---- Ports...
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_0
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_1
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_2
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_3
	---- Output Bundles
		op_hcompute_hw_output_stencil_2_tb2out_1_read
		---- Ports...
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_tb2out_1_4
After vectorization codegen: conv_stencil_BANK_2_0_agg
--- conv_stencil_BANK_2_0_agg
	---- 1 in ports
		conv_stencil_op_hcompute_conv_stencil_2_40_in
			dom : { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			acc : { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			sched: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
			min location: { conv_stencil_BANK_2_0_agg[0, 0] }
			max location: { conv_stencil_BANK_2_0_agg[27, 27] }

	---- 4 out ports:
		conv_stencil_op_hcompute_conv_stencil_2_40_out_0
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 0] }
			max location: { conv_stencil_BANK_2_0_agg[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_2_40_out_1
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 1] }
			max location: { conv_stencil_BANK_2_0_agg[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_2_40_out_2
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 2] }
			max location: { conv_stencil_BANK_2_0_agg[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_2_40_out_3
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_0_agg[0, 3] }
			max location: { conv_stencil_BANK_2_0_agg[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_40_write_agg_in
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_40_in
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_2_40_write_agg_out
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_40_out_0
			conv_stencil_op_hcompute_conv_stencil_2_40_out_1
			conv_stencil_op_hcompute_conv_stencil_2_40_out_2
			conv_stencil_op_hcompute_conv_stencil_2_40_out_3

After vectorization codegen: conv_stencil_BANK_2_0_tb_0
--- conv_stencil_BANK_2_0_tb_0
	---- 4 in ports
		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 24] }

		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 25] }

		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 26] }

		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_tb2out_0_4
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2_0_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_0_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_5_sram2tb_0_write
		---- Ports...
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_0
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_1
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_2
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_5_tb2out_0_read
		---- Ports...
			conv_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_5_tb2out_0_4

After vectorization codegen: conv_stencil_BANK_2_1_agg_0
--- conv_stencil_BANK_2_1_agg_0
	---- 1 in ports
		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_in2agg_1_0
			dom : { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 27] }

	---- 4 out ports:
		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_1
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 24] }

		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_2
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 1] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 25] }

		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_3
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 2] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 26] }

		conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_4
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_1_agg[0, 0, 3] }
			max location: { conv_stencil_BANK_2_1_agg[27, 0, 27] }

	---- Input Bundles
		op_hcompute_conv_stencil_5_in2agg_1_write
		---- Ports...
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_in2agg_1_0
	---- Output Bundles
		op_hcompute_conv_stencil_5_agg2sram_1_read
		---- Ports...
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_1
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_2
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_3
			conv_stencil_BANK_2_1_agg_0_op_hcompute_conv_stencil_5_agg2sram_1_4

After vectorization codegen: conv_stencil_BANK_2_1_tb_0
--- conv_stencil_BANK_2_1_tb_0
	---- 4 in ports
		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_0
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 24] }

		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_1
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 1] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 25] }

		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_2
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 2] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 26] }

		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_3
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 3] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- 1 out ports:
		conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_tb2out_1_4
			dom : { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			acc : { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
			sched: { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
			min location: { conv_stencil_BANK_2_1_tb[0, 0, 0] }
			max location: { conv_stencil_BANK_2_1_tb[27, 0, 27] }

	---- Input Bundles
		op_hcompute_hw_output_stencil_2_sram2tb_1_write
		---- Ports...
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_0
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_1
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_2
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_sram2tb_1_3
	---- Output Bundles
		op_hcompute_hw_output_stencil_2_tb2out_1_read
		---- Ports...
			conv_stencil_BANK_2_1_tb_0_op_hcompute_hw_output_stencil_2_tb2out_1_4

After vectorization codegen: conv_stencil_BANK_2_sram
--- conv_stencil_BANK_2_sram
	---- 8 in ports
		conv_stencil_op_hcompute_conv_stencil_2_40_in_0
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_2_40_in_1
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_2_40_in_2
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_2_40_in_3
			dom : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

		conv_stencil_op_hcompute_conv_stencil_5_10_in_0
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_5_10_in_1
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_5_10_in_2
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_5_10_in_3
			dom : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

	---- 8 out ports:
		conv_stencil_op_hcompute_conv_stencil_5_11_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_conv_stencil_5_11_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_conv_stencil_5_11_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_conv_stencil_5_11_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_0
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 0] }
			max location: { conv_stencil_BANK_2_sram[27, 24] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_1
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 1] }
			max location: { conv_stencil_BANK_2_sram[27, 25] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_2
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 2] }
			max location: { conv_stencil_BANK_2_sram[27, 26] }

		conv_stencil_op_hcompute_hw_output_stencil_2_1_out_3
			dom : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			acc : { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
			min location: { conv_stencil_BANK_2_sram[0, 3] }
			max location: { conv_stencil_BANK_2_sram[27, 27] }

	---- Input Bundles
		conv_stencil_op_hcompute_conv_stencil_2_40_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_2_40_in_0
			conv_stencil_op_hcompute_conv_stencil_2_40_in_1
			conv_stencil_op_hcompute_conv_stencil_2_40_in_2
			conv_stencil_op_hcompute_conv_stencil_2_40_in_3
		conv_stencil_op_hcompute_conv_stencil_5_10_write
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_10_in_0
			conv_stencil_op_hcompute_conv_stencil_5_10_in_1
			conv_stencil_op_hcompute_conv_stencil_5_10_in_2
			conv_stencil_op_hcompute_conv_stencil_5_10_in_3
	---- Output Bundles
		conv_stencil_op_hcompute_conv_stencil_5_11_read
		---- Ports...
			conv_stencil_op_hcompute_conv_stencil_5_11_out_0
			conv_stencil_op_hcompute_conv_stencil_5_11_out_1
			conv_stencil_op_hcompute_conv_stencil_5_11_out_2
			conv_stencil_op_hcompute_conv_stencil_5_11_out_3
		conv_stencil_op_hcompute_hw_output_stencil_2_1_read
		---- Ports...
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_0
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_1
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_2
			conv_stencil_op_hcompute_hw_output_stencil_2_1_out_3

sched: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
write map: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2_0_agg[conv_s0_y, conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
{ conv_stencil_BANK_2_0_agg[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 }
read map: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
{ conv_stencil_BANK_2_0_tb[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
sched: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
write map: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
{ conv_stencil_BANK_2_1_agg[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
write map: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
{ conv_stencil_BANK_2_1_tb[i0, 0, i2] : 0 <= i0 <= 27 and 0 <= i2 <= 27 }
read map: { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[i1, 0, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
write map: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
{ conv_stencil_BANK_2_sram[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 26) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 24) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 25)) }
write map: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
{ conv_stencil_BANK_2_sram[i0, i1] : 0 <= i0 <= 27 and 0 <= i1 <= 27 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 26) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 24) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 25)) }
read map: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
read map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[i3, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
	Sched: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> [4 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"dimensionality",3,0
"cycle_starting_addr",4,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",7,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_2_agg2sram_0[i0 = 0, i1, i2] -> conv_stencil_BANK_2_0_agg[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",3,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> [28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_2_in2agg_0[root = 0, conv_s0_y, conv_s0_x] -> conv_stencil_BANK_2_0_agg[28conv_s0_y + conv_s0_x] : 0 <= conv_s0_y <= 27 and 0 <= conv_s0_x <= 27 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",12,0
"write_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> [3608 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"dimensionality",5,0
"cycle_starting_addr",3608,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_agg2sram_1[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",7,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_agg2sram_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",3,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",3604,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_in2agg_1[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_1_agg[28i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",12,0
"write_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3602 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"dimensionality",5,0
"cycle_starting_addr",3602,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",3,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_sram[28i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",7,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",3604,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3, i4] -> conv_stencil_BANK_2_0_tb[28i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",0,0
"read_data_stride_1",12,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> [11662 + 28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"dimensionality",3,0
"cycle_starting_addr",11662,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",7,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_2_sram2tb_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",3,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_2_sram2tb_1[i0 = 0, i1, i2] -> conv_stencil_BANK_2_sram[28i1 + 4i2] : 0 <= i1 <= 27 and 0 <= i2 <= 6 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",7,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
"dimensionality",3,0
"cycle_starting_addr",11664,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_2_tb2out_1[root = 0, i1, i2] -> conv_stencil_BANK_2_1_tb[28i1 + i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",12,0
"read_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[3608],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"in2agg_1":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[11662],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}}
Add lake node:ub_conv_stencil_BANK_2 with input_num = 2, output_num = 2
Config mode: lake
Generating Verilog Testing Collateral for: ub_conv_stencil_BANK_2
Module: cgralib.Mem_amber(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_in_1':BitIn[16], 'chain_data_in_1':BitIn[16], 'data_out_0':Bit[16], 'data_out_1':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U2__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs2__num_outputs2__use_prebuilt_memTrue__width16
create shift register for --- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

	---- 12 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

==== No reduce ops on this buffer
DG: ...
# nodes: 0
# edges: 0

Shift registers...
# nodes: 0
# edges: 0

Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Out -> Out shift registers for hw_input_global_wrapper_stencil
out -> out srs: 24
out2out DG: ...
# nodes: 12
# edges: 24
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
Group:     hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
        hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15 -> (0) hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22

port sharing groups: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15}
port sharing groups: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12}
port sharing groups: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13}
port sharing groups: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14}
After shift register optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0

Done ports: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15}
reduced buffer: --- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35

SR outputs: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15}
BUF outputs: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35}
overlapping input:{hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
overlapping output:{}

overlapping input:{}
overlapping output:{hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34, hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35}

Error: No viable banking strategy for hw_input_global_wrapper_stencil
  Cannot partition group: 
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	part size:4
	g size: 4
FOUND EMBARASSING PARTITION OF hw_input_global_wrapper_stencil in 1 dimensions...
  2
Total Banks: 2
  bank func: { hw_input_global_wrapper_stencil[d0, d1, d2] -> Bank[(d2)] }
Building implementation of hw_input_global_wrapper_stencil Using Embarassing Banking. 
Bank map: {hw_input_global_wrapper_stencil[d0, d1, d2] -> Bank[1*d2 + 0]}
bank func: { hw_input_global_wrapper_stencil[d0, d1, d2] -> Bank[d2] }
After banking: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0

rddom before its: { hw_input_global_wrapper_stencil[d0, d1, d2 = 0] }
rddom after its: { hw_input_global_wrapper_stencil[d0, d1, d2 = 0] : 0 <= d0 <= 29 and 0 <= d1 <= 29 }
ADD BANK!
 Bank id: { Bank[0] }
Before grouping: 
	input set: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
	output set: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32}
input group: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
output group: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32}
rddom before its: { hw_input_global_wrapper_stencil[d0, d1, d2 = 1] }
rddom after its: { hw_input_global_wrapper_stencil[d0, d1, d2 = 1] : 0 <= d0 <= 29 and 0 <= d1 <= 29 }
ADD BANK!
 Bank id: { Bank[1] }
Before grouping: 
	input set: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
	output set: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33}
input group: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
output group: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33}
rddom before its: { hw_input_global_wrapper_stencil[d0, d1, d2 = 2] }
rddom after its: { hw_input_global_wrapper_stencil[d0, d1, d2 = 2] : 0 <= d0 <= 29 and 0 <= d1 <= 29 }
ADD BANK!
 Bank id: { Bank[2] }
Before grouping: 
	input set: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
	output set: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35}
input group: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
output group: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35}
rddom before its: { hw_input_global_wrapper_stencil[d0, d1, d2 = 3] }
rddom after its: { hw_input_global_wrapper_stencil[d0, d1, d2 = 3] : 0 <= d0 <= 29 and 0 <= d1 <= 29 }
ADD BANK!
 Bank id: { Bank[3] }
Before grouping: 
	input set: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
	output set: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34}
input group: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
output group: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34}
After banking optimization: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0

After bank merging: Bank writers: 
	 bank NO.0
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
	 bank NO.1
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
	 bank NO.2
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
	 bank NO.3
		writers: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
Bank readers: 
	 bank NO.0
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32}
	 bank NO.1
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33}
	 bank NO.2
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35}
	 bank NO.3
		readers: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25, delay = 0
		 hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35->hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14, delay = 0

add input: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14 to pt2wire
add output: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15 to pt2wire
CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32}
rddom: { hw_input_global_wrapper_stencil[d0, d1, d2 = 0] : 0 <= d0 <= 29 and 0 <= d1 <= 29 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
v = 0
--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29, 0] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29, 0] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_0[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_read
find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_0[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900
vectorization buf name: hw_input_global_wrapper_stencil_BANK_0
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	 dim id: 2
Ext by dim: {30, 30}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_0
   On addr dim: 1, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 29]
Domain space on <i2> is: [0, 29]
Domain space on <i3> is: [0, 0]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 30, 30, 1, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		[0, 0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }, transform: { hw_input_global_wrapper_stencil_BANK_0[d0, d1] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[d0, d1] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2, i3] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 0] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 0] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Fetch_ii: 16
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0, i1] -> hw_input_global_wrapper_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 7 , origin max: 7
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
AGG : --- hw_input_global_wrapper_stencil_BANK_0_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7; op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_0[i0, i1] -> hw_input_global_wrapper_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { hw_input_global_wrapper_stencil_BANK_0[i0, i1] -> hw_input_global_wrapper_stencil_BANK_0[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_r_x + conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_3[d0, d1, floor(d2/4), d2%4, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_3[d0, d1, o2, o3, d3, o5, o6] : (-d2 + o3) mod 4 = 0 and (-d4 + o6) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 and -3 + d4 <= 4o5 <= d4 and 0 <= o6 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 0]
Domain space on <i3> is: [0, 2]
Domain space on <i4> is: [0, 27]
Domain space on <i5> is: [0, 6]
Domain space on <i6> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 0, vec_stride_in_addr:1
	var_name: i5, idx: 6, coef: 1, vec_stride_in_addr:1
	var_name: i6, idx: 7, coef: 0, vec_stride_in_addr:1
access map expr:[i1+i4, i5]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 0, 1, 0}
Vectorization dimension: 5
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i5 + floor((i3 + i6)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i3 + i6)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
div dimension: 3
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
new: { op_hcompute_conv_stencil_3[0, i1, 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, o1] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and i6 >= 0 and -4i5 <= i6 <= 27 - 4i5 and i6 <= 3 and -3 + i3 + 4i5 + i6 <= 4o1 <= i3 + 4i5 + i6 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2=0, i3, i4=0, i5=0, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=0, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=1, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=2, i4, i5, i6]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5 = 0, i6] }
origin max: 0
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 1, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 2, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
ahead_step : 1
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
remove dimension: {6, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6 = 0] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
remove dimension: {6, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 1, 0, ]
		[0, 0, 0, 1, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_0[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { hw_input_global_wrapper_stencil_BANK_0[d0, d1] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[d0, d1] }
access map expr:[i1, i3, 0, i2+i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0[i1, i3, 0, i2 + i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_0_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_0_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out

TB Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_0_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Subbuf type: tb
Project ID: [2, ]
number of banks = 1
bank func = {[a_0, a_1, a_2, a_3] -> [a_0 % 1, a_1 % 1, a_2 % 1, a_3 % 1]}
range2bank: { hw_input_global_wrapper_stencil_BANK_0_0_tb[a_0, a_1, a_2, a_3] -> [0, 0, 0, 0] }
	global range of bank: { hw_input_global_wrapper_stencil_BANK_0_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 29; hw_input_global_wrapper_stencil_BANK_0_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 and (((2 + a_3) mod 4 = 0 and 2 <= a_3 <= 30) or ((1 + a_3) mod 4 = 0 and a_3 >= 3) or ((a_3) mod 4 = 0 and a_3 <= 28) or ((-1 + a_3) mod 4 = 0 and 0 < a_3 <= 29)) }
	{ [0, 0, 0, 0] } this bank rddom: { hw_input_global_wrapper_stencil_BANK_0_0_tb[a_0, a_1, a_2 = 0, a_3] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
decouple buffer no.0
--- hw_input_global_wrapper_stencil_BANK_0_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
After vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_0_agg
--- hw_input_global_wrapper_stencil_BANK_0_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_0_tb_0
--- hw_input_global_wrapper_stencil_BANK_0_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_0_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_0_sram
--- hw_input_global_wrapper_stencil_BANK_0_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_0_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_0_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32_out_3

sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 0] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
{ hw_input_global_wrapper_stencil_BANK_0_0_agg[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (i1 <= 29 or ((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_0_0_tb[i0, i1, 0, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i3 <= 31 and (((2 + i3) mod 4 = 0 and 2 <= i3 <= 30) or i3 <= 29 or ((1 + i3) mod 4 = 0 and i3 >= 3) or ((i3) mod 4 = 0 and i3 <= 28) or ((-1 + i3) mod 4 = 0 and 0 < i3 <= 29)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_0_sram[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"dimensionality",5,0
"cycle_starting_addr",3600,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",8,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[896i1 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_0_sram[32i1 + 32i4 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",8,0
"read_data_stride_2",0,0
"read_data_stride_1",8,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",3604,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_0_0_tb[896i1 + i2 + 32i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [13 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"dimensionality",3,0
"cycle_starting_addr",13,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",120,0
"extent_0",8,0
"cycle_stride_0",16,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_sram[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",8,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"dimensionality",3,0
"cycle_starting_addr",0,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",120,0
"extent_0",30,0
"cycle_stride_0",4,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_0_0_agg[32hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[13],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3600],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_0 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_0
Module: cgralib.Mem_amber(ID:_U3, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U3__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33}
rddom: { hw_input_global_wrapper_stencil[d0, d1, d2 = 1] : 0 <= d0 <= 29 and 0 <= d1 <= 29 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
v = 0
--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29, 1] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29, 1] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_1[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_read
find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_1[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900
vectorization buf name: hw_input_global_wrapper_stencil_BANK_1
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	 dim id: 2
Ext by dim: {30, 30}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_1
   On addr dim: 1, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 29]
Domain space on <i2> is: [0, 29]
Domain space on <i3> is: [1, 1]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 30, 30, 1, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		[0, 0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }, transform: { hw_input_global_wrapper_stencil_BANK_1[d0, d1] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[d0, d1] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2, i3] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 1] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 1] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [1 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Fetch_ii: 16
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0, i1] -> hw_input_global_wrapper_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 7 , origin max: 7
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
AGG : --- hw_input_global_wrapper_stencil_BANK_1_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7; op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_1[i0, i1] -> hw_input_global_wrapper_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { hw_input_global_wrapper_stencil_BANK_1[i0, i1] -> hw_input_global_wrapper_stencil_BANK_1[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_r_x + conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_3[d0, d1, floor(d2/4), d2%4, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_3[d0, d1, o2, o3, d3, o5, o6] : (-d2 + o3) mod 4 = 0 and (-d4 + o6) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 and -3 + d4 <= 4o5 <= d4 and 0 <= o6 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 0]
Domain space on <i3> is: [0, 2]
Domain space on <i4> is: [0, 27]
Domain space on <i5> is: [0, 6]
Domain space on <i6> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 0, vec_stride_in_addr:1
	var_name: i5, idx: 6, coef: 1, vec_stride_in_addr:1
	var_name: i6, idx: 7, coef: 0, vec_stride_in_addr:1
access map expr:[i1+i4, i5]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 0, 1, 0}
Vectorization dimension: 5
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i5 + floor((i3 + i6)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i3 + i6)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
div dimension: 3
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
new: { op_hcompute_conv_stencil_3[0, i1, 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, o1] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and i6 >= 0 and -4i5 <= i6 <= 27 - 4i5 and i6 <= 3 and -3 + i3 + 4i5 + i6 <= 4o1 <= i3 + 4i5 + i6 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2=0, i3, i4=0, i5=0, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=0, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=1, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=2, i4, i5, i6]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5 = 0, i6] }
origin max: 0
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 1, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 2, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
ahead_step : 1
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
remove dimension: {6, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6 = 0] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
remove dimension: {6, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 1, 0, ]
		[0, 0, 0, 1, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_1[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { hw_input_global_wrapper_stencil_BANK_1[d0, d1] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[d0, d1] }
access map expr:[i1, i3, 0, i2+i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1[i1, i3, 0, i2 + i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_1_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_1_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out

TB Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_1_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Subbuf type: tb
Project ID: [2, ]
number of banks = 1
bank func = {[a_0, a_1, a_2, a_3] -> [a_0 % 1, a_1 % 1, a_2 % 1, a_3 % 1]}
range2bank: { hw_input_global_wrapper_stencil_BANK_1_0_tb[a_0, a_1, a_2, a_3] -> [0, 0, 0, 0] }
	global range of bank: { hw_input_global_wrapper_stencil_BANK_1_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 29; hw_input_global_wrapper_stencil_BANK_1_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 and (((2 + a_3) mod 4 = 0 and 2 <= a_3 <= 30) or ((1 + a_3) mod 4 = 0 and a_3 >= 3) or ((a_3) mod 4 = 0 and a_3 <= 28) or ((-1 + a_3) mod 4 = 0 and 0 < a_3 <= 29)) }
	{ [0, 0, 0, 0] } this bank rddom: { hw_input_global_wrapper_stencil_BANK_1_0_tb[a_0, a_1, a_2 = 0, a_3] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
decouple buffer no.0
--- hw_input_global_wrapper_stencil_BANK_1_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
After vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_0_agg
--- hw_input_global_wrapper_stencil_BANK_1_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_0_tb_0
--- hw_input_global_wrapper_stencil_BANK_1_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_1_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_1_sram
--- hw_input_global_wrapper_stencil_BANK_1_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_1_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_1_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33_out_3

sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 1] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
{ hw_input_global_wrapper_stencil_BANK_1_0_agg[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (i1 <= 29 or ((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_1_0_tb[i0, i1, 0, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i3 <= 31 and (((2 + i3) mod 4 = 0 and 2 <= i3 <= 30) or i3 <= 29 or ((1 + i3) mod 4 = 0 and i3 >= 3) or ((i3) mod 4 = 0 and i3 <= 28) or ((-1 + i3) mod 4 = 0 and 0 < i3 <= 29)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_1_sram[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"dimensionality",5,0
"cycle_starting_addr",3600,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",8,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[896i1 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_1_sram[32i1 + 32i4 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",8,0
"read_data_stride_2",0,0
"read_data_stride_1",8,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",3604,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_1_0_tb[896i1 + i2 + 32i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [14 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"dimensionality",3,0
"cycle_starting_addr",14,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",120,0
"extent_0",8,0
"cycle_stride_0",16,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_sram[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",8,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [1 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"dimensionality",3,0
"cycle_starting_addr",1,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",120,0
"extent_0",30,0
"cycle_stride_0",4,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_1_0_agg[32hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[14],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3600],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_1 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_1
Module: cgralib.Mem_amber(ID:_U4, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U4__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35}
rddom: { hw_input_global_wrapper_stencil[d0, d1, d2 = 2] : 0 <= d0 <= 29 and 0 <= d1 <= 29 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
v = 0
--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29, 2] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29, 2] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_2[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_read
find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_2[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900
vectorization buf name: hw_input_global_wrapper_stencil_BANK_2
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	 dim id: 2
Ext by dim: {30, 30}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_2
   On addr dim: 1, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 29]
Domain space on <i2> is: [0, 29]
Domain space on <i3> is: [2, 2]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 30, 30, 1, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		[0, 0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }, transform: { hw_input_global_wrapper_stencil_BANK_2[d0, d1] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[d0, d1] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2, i3] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 2] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 2] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [2 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Fetch_ii: 16
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_2[i0, i1] -> hw_input_global_wrapper_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 7 , origin max: 7
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
AGG : --- hw_input_global_wrapper_stencil_BANK_2_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7; op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_2[i0, i1] -> hw_input_global_wrapper_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { hw_input_global_wrapper_stencil_BANK_2[i0, i1] -> hw_input_global_wrapper_stencil_BANK_2[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_r_x + conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_3[d0, d1, floor(d2/4), d2%4, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_3[d0, d1, o2, o3, d3, o5, o6] : (-d2 + o3) mod 4 = 0 and (-d4 + o6) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 and -3 + d4 <= 4o5 <= d4 and 0 <= o6 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 0]
Domain space on <i3> is: [0, 2]
Domain space on <i4> is: [0, 27]
Domain space on <i5> is: [0, 6]
Domain space on <i6> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 0, vec_stride_in_addr:1
	var_name: i5, idx: 6, coef: 1, vec_stride_in_addr:1
	var_name: i6, idx: 7, coef: 0, vec_stride_in_addr:1
access map expr:[i1+i4, i5]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 0, 1, 0}
Vectorization dimension: 5
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i5 + floor((i3 + i6)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i3 + i6)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
div dimension: 3
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
new: { op_hcompute_conv_stencil_3[0, i1, 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, o1] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and i6 >= 0 and -4i5 <= i6 <= 27 - 4i5 and i6 <= 3 and -3 + i3 + 4i5 + i6 <= 4o1 <= i3 + 4i5 + i6 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2=0, i3, i4=0, i5=0, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=0, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=1, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=2, i4, i5, i6]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5 = 0, i6] }
origin max: 0
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 1, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 2, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
ahead_step : 1
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
remove dimension: {6, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6 = 0] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
remove dimension: {6, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 1, 0, ]
		[0, 0, 0, 1, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_2[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { hw_input_global_wrapper_stencil_BANK_2[d0, d1] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[d0, d1] }
access map expr:[i1, i3, 0, i2+i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2[i1, i3, 0, i2 + i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_2_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_2_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out

TB Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_2_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Subbuf type: tb
Project ID: [2, ]
number of banks = 1
bank func = {[a_0, a_1, a_2, a_3] -> [a_0 % 1, a_1 % 1, a_2 % 1, a_3 % 1]}
range2bank: { hw_input_global_wrapper_stencil_BANK_2_0_tb[a_0, a_1, a_2, a_3] -> [0, 0, 0, 0] }
	global range of bank: { hw_input_global_wrapper_stencil_BANK_2_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 29; hw_input_global_wrapper_stencil_BANK_2_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 and (((2 + a_3) mod 4 = 0 and 2 <= a_3 <= 30) or ((1 + a_3) mod 4 = 0 and a_3 >= 3) or ((a_3) mod 4 = 0 and a_3 <= 28) or ((-1 + a_3) mod 4 = 0 and 0 < a_3 <= 29)) }
	{ [0, 0, 0, 0] } this bank rddom: { hw_input_global_wrapper_stencil_BANK_2_0_tb[a_0, a_1, a_2 = 0, a_3] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
decouple buffer no.0
--- hw_input_global_wrapper_stencil_BANK_2_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
After vectorization codegen: hw_input_global_wrapper_stencil_BANK_2_0_agg
--- hw_input_global_wrapper_stencil_BANK_2_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_2_0_tb_0
--- hw_input_global_wrapper_stencil_BANK_2_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_2_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_2_sram
--- hw_input_global_wrapper_stencil_BANK_2_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_2_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_2_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35_out_3

sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
{ hw_input_global_wrapper_stencil_BANK_2_0_agg[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (i1 <= 29 or ((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_2_0_tb[i0, i1, 0, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i3 <= 31 and (((2 + i3) mod 4 = 0 and 2 <= i3 <= 30) or i3 <= 29 or ((1 + i3) mod 4 = 0 and i3 >= 3) or ((i3) mod 4 = 0 and i3 <= 28) or ((-1 + i3) mod 4 = 0 and 0 < i3 <= 29)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_2_sram[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"dimensionality",5,0
"cycle_starting_addr",3600,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",8,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[896i1 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_2_sram[32i1 + 32i4 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",8,0
"read_data_stride_2",0,0
"read_data_stride_1",8,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",3604,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_2_0_tb[896i1 + i2 + 32i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [15 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"dimensionality",3,0
"cycle_starting_addr",15,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",120,0
"extent_0",8,0
"cycle_stride_0",16,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_sram[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",8,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [2 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"dimensionality",3,0
"cycle_starting_addr",2,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",120,0
"extent_0",30,0
"cycle_stride_0",4,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_2_0_agg[32hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[15],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3600],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_2 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_2
Module: cgralib.Mem_amber(ID:_U5, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U5__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8}
impl outpts: {hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34}
rddom: { hw_input_global_wrapper_stencil[d0, d1, d2 = 3] : 0 <= d0 <= 29 and 0 <= d1 <= 29 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
v = 0
--- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29, 3] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29, 3] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34

    cons rem: {2}
    prod rem: {2}
    its: {2}
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
after ubuffer regen: --- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34

addr need tight: {}
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34

getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_3[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900

	UBuffer after cgpl optimization--- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_read
find bd for op :op_hcompute_hw_input_global_wrapper_stencil
	find candidate: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)] }
	div dim: 0
getting rddom
rddom = { hw_input_global_wrapper_stencil_BANK_3[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 29 }
Vectorization buffer capacity: 900
vectorization buf name: hw_input_global_wrapper_stencil_BANK_3
	 original range input access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	 dim id: 2
Ext by dim: {30, 30}
  buffer_vectorization Vectorizing: hw_input_global_wrapper_stencil_BANK_3
   On addr dim: 1, fetch_width: 4
--- hw_input_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3[29, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
	vectorize input port: hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 29]
Domain space on <i2> is: [0, 29]
Domain space on <i3> is: [3, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 30, 30, 1, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		[0, 0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }, transform: { hw_input_global_wrapper_stencil_BANK_3[d0, d1] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[d0, d1] }
access map : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }need to find inner dim
dim id: 1
Relation map{0, 0, 1, 0}
vec loop dim: 2
Autogen trans:{ op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2] -> op_hcompute_hw_input_global_wrapper_stencil[i0, i1, 4i2, i3] }
sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 3] }
	sched domain: { op_hcompute_hw_input_global_wrapper_stencil[i0, i1, i2, i3 = 3] }
	sched before trans: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
	sched after trans: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [3 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Fetch_ii: 16
	final sched: { op_hcompute_hw_input_global_wrapper_stencil[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_3[i0, i1] -> hw_input_global_wrapper_stencil_BANK_3[i0, o1] : -3 + i1 <= 4o1 <= i1 }
trans max: 7 , origin max: 7
agg2sram sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
AGG : --- hw_input_global_wrapper_stencil_BANK_3_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3

AGG Schedule: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7; op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
Vectorize output port bundle: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_read
	Vectorize output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
Autogen slice:{ hw_input_global_wrapper_stencil_BANK_3[i0, i1] -> hw_input_global_wrapper_stencil_BANK_3[i0, o1] : -3 + i1 <= 4o1 <= i1 }
Range slice: { hw_input_global_wrapper_stencil_BANK_3[i0, i1] -> hw_input_global_wrapper_stencil_BANK_3[i0, o1] : -3 + i1 <= 4o1 <= i1 }
after slice{ op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y + conv_s1_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(floor((conv_s1_r_x + conv_s1_x)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x + conv_s1_x)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 2 denom: 4
	Dim: 4 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4]->op_hcompute_conv_stencil_3[d0, d1, floor(d2/4), d2%4, d3, floor(d4/4), d4%4]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3, d4] -> op_hcompute_conv_stencil_3[d0, d1, o2, o3, d3, o5, o6] : (-d2 + o3) mod 4 = 0 and (-d4 + o6) mod 4 = 0 and -3 + d2 <= 4o2 <= d2 and 0 <= o3 <= 3 and -3 + d4 <= 4o5 <= d4 and 0 <= o6 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 0]
Domain space on <i3> is: [0, 2]
Domain space on <i4> is: [0, 27]
Domain space on <i5> is: [0, 6]
Domain space on <i6> is: [0, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 0, vec_stride_in_addr:1
	var_name: i5, idx: 6, coef: 1, vec_stride_in_addr:1
	var_name: i6, idx: 7, coef: 0, vec_stride_in_addr:1
access map expr:[i1+i4, i5]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 0, 1, 0}
Vectorization dimension: 5
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i1 + i4)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i5 + floor((i3 + i6)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6] -> [(i3 + i6)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
      coeff  = 1/4
      num = 1
      denom= 4
div dimension: 3
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
new: { op_hcompute_conv_stencil_3[0, i1, 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, o1] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and i6 >= 0 and -4i5 <= i6 <= 27 - 4i5 and i6 <= 3 and -3 + i3 + 4i5 + i6 <= 4o1 <= i3 + 4i5 + i6 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2=0, i3, i4=0, i5=0, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=0, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=1, i4, i5, i6]}
its_str: {op_hcompute_conv_stencil_3[i0, i1, i2, i3=2, i4, i5, i6]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 0, i4 = 0, i5 = 0, i6] }
origin max: 0
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 1, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2 = 0, i3 = 2, i4 = 0, i5 = 0, i6] }
origin max: 1
trans max: 0
ahead_step : 1
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4, i5, i6 = 0] }
remove dimension: {6, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 and 0 <= i6 <= 3 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3, i4, i5, i6 = 0] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
remove dimension: {6, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 6 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 6 }need to find inner dim
dim id: 1
Relation map{0, 0, 0, 0, 1}
vectorization dimension after irrelevant dimension removal: 4
sched before adjust: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> [3604 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [3600 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 1	Origin: 1
ADDR dim <1> range: 30, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i2, idx: 3, coef: 1, vec_stride_in_addr:1
	var_name: i4, idx: 5, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 6
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
		 name: i4	 id: 5
	---- In range: [1, 3, 3, 28, 28, ]
	---- Out range: [30, 30, ]
	---- Stride: 
	---- Start Addr: [0, 0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 1, 0, ]
		[0, 0, 0, 1, 0, 1, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 2]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 7]
Stride : 1	Origin: 1
ADDR dim <0> range: 30, offset: 0
Stride : 4	Origin: 4
ADDR dim <1> range: 8, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
	var_name: i3, idx: 4, coef: 1, vec_stride_in_addr:1
output_dim: 1
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i4, idx: 5, coef: 4, vec_stride_in_addr:4
access map expr:[i1, i3, 0, 4*i4+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] }
	Add TB output port: hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
origin: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil_BANK_3[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }, transform: { hw_input_global_wrapper_stencil_BANK_3[d0, d1] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[d0, d1] }
access map expr:[i1, i3, 0, i2+i4]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3[i1, i3, 0, i2 + i4] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_3_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
TB  : --- hw_input_global_wrapper_stencil_BANK_3_0_tb
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_read_tb_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_read_tb_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out

TB Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
After dim id set: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
SRAM: --- hw_input_global_wrapper_stencil_BANK_3_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7; op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
Subbuf type: tb
Project ID: [2, ]
number of banks = 1
bank func = {[a_0, a_1, a_2, a_3] -> [a_0 % 1, a_1 % 1, a_2 % 1, a_3 % 1]}
range2bank: { hw_input_global_wrapper_stencil_BANK_3_0_tb[a_0, a_1, a_2, a_3] -> [0, 0, 0, 0] }
	global range of bank: { hw_input_global_wrapper_stencil_BANK_3_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 29; hw_input_global_wrapper_stencil_BANK_3_0_tb[a_0, a_1, a_2 = 0, a_3] -> [0, 0, 0, 0] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 and (((2 + a_3) mod 4 = 0 and 2 <= a_3 <= 30) or ((1 + a_3) mod 4 = 0 and a_3 >= 3) or ((a_3) mod 4 = 0 and a_3 <= 28) or ((-1 + a_3) mod 4 = 0 and 0 < a_3 <= 29)) }
	{ [0, 0, 0, 0] } this bank rddom: { hw_input_global_wrapper_stencil_BANK_3_0_tb[a_0, a_1, a_2 = 0, a_3] : 0 <= a_0 <= 2 and 0 <= a_1 <= 27 and 0 <= a_3 <= 31 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	write map after decouple: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
	read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
	read map after decouple: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
decouple buffer no.0
--- hw_input_global_wrapper_stencil_BANK_3_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
After vectorization codegen: hw_input_global_wrapper_stencil_BANK_3_0_agg
--- hw_input_global_wrapper_stencil_BANK_3_0_agg
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
			dom : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 29] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_agg[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_in
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write_agg_out
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_out_3

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_3_0_tb_0
--- hw_input_global_wrapper_stencil_BANK_3_0_tb_0
	---- 4 in ports
		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 28] }

		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 1 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 2 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 30] }

		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 31] }

	---- 1 out ports:
		hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[0, 0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_0_tb[2, 27, 0, 29] }

	---- Input Bundles
		op_hcompute_conv_stencil_3_sram2tb_0_write
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_0
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_1
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_2
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_sram2tb_0_3
	---- Output Bundles
		op_hcompute_conv_stencil_3_tb2out_0_read
		---- Ports...
			hw_input_global_wrapper_stencil_BANK_3_0_tb_0_op_hcompute_conv_stencil_3_tb2out_0_4

After vectorization codegen: hw_input_global_wrapper_stencil_BANK_3_sram
--- hw_input_global_wrapper_stencil_BANK_3_sram
	---- 4 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 2 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
			dom : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 3 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 31] }

	---- 4 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 0] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 28] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 1 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 1] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 29] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 2 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 2] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 30] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 3 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
			min location: { hw_input_global_wrapper_stencil_BANK_3_sram[0, 3] }
			max location: { hw_input_global_wrapper_stencil_BANK_3_sram[29, 31] }

	---- Input Bundles
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_0
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_1
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_2
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8_in_3
	---- Output Bundles
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_0
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_1
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_2
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34_out_3

sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
write map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z = 3] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
remove dimension: {3}
{ hw_input_global_wrapper_stencil_BANK_3_0_agg[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (i1 <= 29 or ((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_3_0_tb[i0, i1, 0, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 27 and 0 <= i3 <= 31 and (((2 + i3) mod 4 = 0 and 2 <= i3 <= 30) or i3 <= 29 or ((1 + i3) mod 4 = 0 and i3 >= 3) or ((i3) mod 4 = 0 and i3 <= 28) or ((-1 + i3) mod 4 = 0 and 0 < i3 <= 29)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[i1, i3, 0, i2 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
write map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1, 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
{ hw_input_global_wrapper_stencil_BANK_3_sram[i0, i1] : 0 <= i0 <= 29 and 0 <= i1 <= 31 and (((2 + i1) mod 4 = 0 and 2 <= i1 <= 30) or ((1 + i1) mod 4 = 0 and i1 >= 3) or ((i1) mod 4 = 0 and i1 <= 28) or ((-1 + i1) mod 4 = 0 and 0 < i1 <= 29)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[i1 + i4, 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i2, i3, i4] -> [3599 + 2688i1 + 896i2 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"dimensionality",5,0
"cycle_starting_addr",3599,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",8,0
"cycle_stride_0",4,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[896i1 + 32i3 + 4i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and 0 <= i4 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_4",0,0
"write_data_stride_3",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1, i3, i4, i5] -> hw_input_global_wrapper_stencil_BANK_3_sram[32i1 + 32i4 + 4i5] : 0 <= i1 <= 2 and 0 <= i3 <= 2 and 0 <= i4 <= 27 and 0 <= i5 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",8,0
"read_data_stride_2",0,0
"read_data_stride_1",8,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and conv_s1_x >= 0 and -conv_s1_r_x <= conv_s1_x <= 31 - conv_s1_r_x and conv_s1_x <= 27 }
"dimensionality",5,0
"cycle_starting_addr",3604,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",2688,0
"extent_2",3,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3, i4] -> hw_input_global_wrapper_stencil_BANK_3_0_tb[896i1 + i2 + 32i3 + i4] : 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 27 and i4 >= 0 and -i2 <= i4 <= 31 - i2 and i4 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_4",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> [16 + 120i1 + 16i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"dimensionality",3,0
"cycle_starting_addr",16,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",120,0
"extent_0",8,0
"cycle_stride_0",16,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_sram[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",8,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_agg2sram_0[i0 = 0, i1, i2] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[32i1 + 4i2] : 0 <= i1 <= 29 and 0 <= i2 <= 7 }
"read_data_starting_addr",0,0
"read_data_stride_2",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> [3 + 120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"dimensionality",3,0
"cycle_starting_addr",3,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",30,0
"cycle_stride_1",120,0
"extent_0",30,0
"cycle_stride_0",4,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil_in2agg_0[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x] -> hw_input_global_wrapper_stencil_BANK_3_0_agg[32hw_input_global_wrapper_s0_y + hw_input_global_wrapper_s0_x] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 }
"write_data_starting_addr",0,0
"write_data_stride_2",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[16],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3599],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}}
Add lake node:ub_hw_input_global_wrapper_stencil_BANK_3 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_input_global_wrapper_stencil_BANK_3
Module: cgralib.Mem_amber(ID:_U6, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U6__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

	---- 12 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

	---- 12 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

	---- 12 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

	---- 12 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

	---- 12 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

	---- 12 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

	---- 12 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

--- hw_input_global_wrapper_stencil
	---- 1 in ports
		hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
			dom : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			acc : { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_global_wrapper_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

	---- 12 out ports:
		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 1] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 1] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 3] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 3] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 2] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 2] }

		hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_input_global_wrapper_stencil[conv_s1_r_y + conv_s1_y, conv_s1_r_x + conv_s1_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_input_global_wrapper_stencil[0, 0, 0] }
			max location: { hw_input_global_wrapper_stencil[29, 29, 0] }

	---- Input Bundles
		op_hcompute_hw_input_global_wrapper_stencil_write
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_8
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_32
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_33
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_34
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_35
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_22
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_23
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_24
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_25
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14
			hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15

addr need tight: {}
Global range: { hw_input_stencil[i0, i1, i2] : 0 <= i0 <= 29 and 0 <= i1 <= 29 and 0 <= i2 <= 3 }
Sorted ops: {op_hcompute_hw_input_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
    sched: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
    reduce_map: { hw_input_stencil[d0, d1, d2] -> hw_input_stencil[120d0 + 4d1 + d2] }
  Dim: 2
    Schedule dom range: 30, current_level_stride : 4, up_level_stride : 120
    Address dom range: 30, current_level_stride : 4, up_level_stride : 120
  Dim: 3
    Schedule dom range: 4, current_level_stride : 1, up_level_stride : 4
    Address dom range: 4, current_level_stride : 1, up_level_stride : 4
span range: 120, up_level_stride : 120
span range: 4, up_level_stride : 4
span range: 120, up_level_stride : 120
span range: 4, up_level_stride : 4
	access map merge pair: {{1, 2} , {0, 1} }
	schedule merge pair: {{1, 2} , {0, 1} }
merge pair: {1, 2} , {1, 2} 
access map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_input_global_wrapper_stencil[0, i1, i2] -> hw_input_stencil[4i1 + i2] : 0 <= i1 <= 899 and 0 <= i2 <= 3 }
  After Merge: 
    schedule: { op_hcompute_hw_input_global_wrapper_stencil[0, i1] -> [i1] : 0 <= i1 <= 3599 }
"dimensionality",2,0
"cycle_starting_addr",0,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3600,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Read map: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> hw_input_stencil[hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[3600],"read_data_starting_addr":[0],"read_data_stride":[1]}}
create shift register for --- hw_kernel_global_wrapper_stencil
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 3] }

	---- 12 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 0] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 1] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 1] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 3] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 3] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 2] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 2] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 0] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 1] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 1] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 3] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 3] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 2] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 2] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 1] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 1] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 3] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 3] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 2] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 2] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 0] }

	---- Input Bundles
		op_hcompute_hw_kernel_global_wrapper_stencil_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19

==== No reduce ops on this buffer
DG: ...
# nodes: 0
# edges: 0

Shift registers...
# nodes: 0
# edges: 0

Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Out -> Out shift registers for hw_kernel_global_wrapper_stencil
out -> out srs: 0
out2out DG: ...
# nodes: 0
# edges: 0

After shift register optimization: Bank writers: 
Bank readers: 
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

Done ports: {}
reduced buffer: --- hw_kernel_global_wrapper_stencil
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_global_wrapper_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 3] }

	---- 12 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 0] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 1] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 1] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 3] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 3] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 0, 2] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 0, 2] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 0] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 1] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 1] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 3] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 3] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 1, 2] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 1, 2] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 1] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 1] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 3] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 3] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 2] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 2] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil[0, 0, 2, 0] }
			max location: { hw_kernel_global_wrapper_stencil[2, 2, 2, 0] }

	---- Input Bundles
		op_hcompute_hw_kernel_global_wrapper_stencil_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		op_hcompute_conv_stencil_3_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
		op_hcompute_conv_stencil_4_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
		op_hcompute_conv_stencil_5_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19

SR outputs: {}
BUF outputs: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
overlapping input:{hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
overlapping output:{}

overlapping input:{}
overlapping output:{hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18, hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}

Error: No viable banking strategy for hw_kernel_global_wrapper_stencil
  Cannot partition group: 
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
      { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
	part size:12
	g size: 12
FOUND EMBARASSING PARTITION OF hw_kernel_global_wrapper_stencil in 2 dimensions...
  2
  3
Total Banks: 6
  bank func: { hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] -> Bank[(d2), (d3)] }
Building implementation of hw_kernel_global_wrapper_stencil Using Embarassing Banking. 
Bank map: {hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] -> Bank[1*d2 + 3*d3 + 0]}
bank func: { hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] -> Bank[d2 + 3d3] }
After banking: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

rddom before its: { hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] : 3d3 = -d2 }
rddom after its: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 0, d3 = 0] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ADD BANK!
 Bank id: { Bank[0] }
Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36}
input group: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
output group: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36}
rddom before its: { hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] : 3d3 = 1 - d2 }
rddom after its: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 1, d3 = 0] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ADD BANK!
 Bank id: { Bank[1] }
Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26}
input group: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
output group: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26}
rddom before its: { hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] : 3d3 = 2 - d2 }
rddom after its: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 2, d3 = 0] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ADD BANK!
 Bank id: { Bank[2] }
Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
input group: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
output group: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
rddom before its: { hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] : 3d3 = 3 - d2 }
rddom after its: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 0, d3 = 1] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ADD BANK!
 Bank id: { Bank[3] }
Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37}
input group: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
output group: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37}
rddom before its: { hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] : 3d3 = 4 - d2 }
rddom after its: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 1, d3 = 1] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ADD BANK!
 Bank id: { Bank[4] }
Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27}
input group: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
output group: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27}
rddom before its: { hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] : 3d3 = 5 - d2 }
rddom after its: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 2, d3 = 1] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ADD BANK!
 Bank id: { Bank[5] }
Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
input group: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
output group: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
rddom before its: { hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] : 3d3 = 6 - d2 }
rddom after its: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 0, d3 = 2] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ADD BANK!
 Bank id: { Bank[6] }
Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39}
input group: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
output group: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39}
rddom before its: { hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] : 3d3 = 7 - d2 }
rddom after its: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 1, d3 = 2] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ADD BANK!
 Bank id: { Bank[7] }
Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29}
input group: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
output group: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29}
rddom before its: { hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] : 3d3 = 8 - d2 }
rddom after its: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 2, d3 = 2] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ADD BANK!
 Bank id: { Bank[8] }
Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
input group: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
output group: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
rddom before its: { hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] : 3d3 = 9 - d2 }
rddom after its: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 0, d3 = 3] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ADD BANK!
 Bank id: { Bank[9] }
Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38}
input group: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
output group: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38}
rddom before its: { hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] : 3d3 = 10 - d2 }
rddom after its: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 1, d3 = 3] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ADD BANK!
 Bank id: { Bank[10] }
Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28}
input group: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
output group: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28}
rddom before its: { hw_kernel_global_wrapper_stencil[d0, d1, d2, d3] : 3d3 = 11 - d2 }
rddom after its: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 2, d3 = 3] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ADD BANK!
 Bank id: { Bank[11] }
Before grouping: 
	input set: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	output set: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
input group: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
output group: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
After banking optimization: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

After bank merging: Bank writers: 
	 bank NO.0
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.1
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.2
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.3
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.4
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.5
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.6
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.7
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.8
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.9
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.10
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
	 bank NO.11
		writers: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
Bank readers: 
	 bank NO.0
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36}
	 bank NO.1
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26}
	 bank NO.2
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
	 bank NO.3
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37}
	 bank NO.4
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27}
	 bank NO.5
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
	 bank NO.6
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39}
	 bank NO.7
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29}
	 bank NO.8
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
	 bank NO.9
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38}
	 bank NO.10
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28}
	 bank NO.11
		readers: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
Shift Register Output: 
	memtiles IO:: 
	register IO:: 

add input: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18 to pt2wire
add output: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19 to pt2wire
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36}
rddom: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 0, d3 = 0] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0, 0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2, 0, 0] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0, 0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2, 0, 0] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x, 0, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_0[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read
find bd for op :op_hcompute_hw_kernel_global_wrapper_stencil
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_0[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
vectorization buf name: hw_kernel_global_wrapper_stencil_BANK_0
	 original range input access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
	 dim id: 2
{hw_kernel_global_wrapper_stencil_BANK_0[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_0[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_0[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0[3i0 + i1] }
{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 28, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_0[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
merge pair: {0, 1} , {1, 2} 
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36 stencil valid map: {  }
	merged access map: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	merged schedule: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
{hw_kernel_global_wrapper_stencil_BANK_0[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_0[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_0[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0[3i0 + i1] }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 36, up_level_stride : 36
span range: 0, up_level_stride : 12
span range: 0, up_level_stride : 0
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 0, 0] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 8 }
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 stencil valid map: {  }
	merged access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 0] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 8 }
	merged schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 0] -> [12i1] : i1 <= 8 and 12i1 >= -11 }
Ext by dim: {9}
  buffer_vectorization Vectorizing: hw_kernel_global_wrapper_stencil_BANK_0
   On addr dim: 0, fetch_width: 4
--- hw_kernel_global_wrapper_stencil_BANK_0
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 0] : 0 <= i1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 0] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 0] -> [12i1] : i1 <= 8 and 12i1 >= -11 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[8] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
			dom : { op_hcompute_conv_stencil_3[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	vectorize input port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [0, 0]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 9, 1, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 0] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 8 }, transform: { hw_kernel_global_wrapper_stencil_BANK_0[d0] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[d0] }
access map : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 0] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 8 }need to find inner dim
dim id: 0
Relation map{0, 1, 0}
vec loop dim: 1
Autogen trans:{ op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1] -> op_hcompute_hw_kernel_global_wrapper_stencil[i0, 4i1, i2] }
sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 0] }
	sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 0] }
	sched before trans: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 0] -> [12i1] : i1 <= 8 and 12i1 >= -11 }
	sched after trans: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [48i1] : 0 <= i1 <= 2 }
Fetch_ii: 48
	final sched: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_0[i0] -> hw_kernel_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 2 , origin max: 2
agg2sram sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 0] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 0] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 0] -> [12i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 0] -> [12d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
AGG : --- hw_kernel_global_wrapper_stencil_BANK_0_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 0] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 0] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 0] -> [12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

AGG Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 0] -> [12d1] : 0 <= d1 <= 8; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
Vectorize output port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read
	Vectorize output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_0[i0] -> hw_kernel_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_kernel_global_wrapper_stencil_BANK_0[i0] -> hw_kernel_global_wrapper_stencil_BANK_0[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_conv_stencil_3[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3] -> [(i1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 1 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3]->op_hcompute_conv_stencil_3[d0, floor(d1/4), d1%4, d2, d3]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3] -> op_hcompute_conv_stencil_3[d0, o1, o2, d2, d3] : (-d1 + o2) mod 4 = 0 and -3 + d1 <= 4o1 <= d1 and 0 <= o2 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 3]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
access map expr:[i1]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] -> [(i1)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] -> [(i1)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }need to find inner dim
dim id: 0
Relation map{0, 1, 0, 0, 0}
Vectorization dimension: 1
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] -> [(i1)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
new: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : i2 >= 0 and -4i1 <= i2 <= 8 - 4i1 and i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2, i3, i4]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2, i3, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
remove dimension: {4, 3, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3 = 0, i4 = 0] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 2 }
remove dimension: {4, 3, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 2 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 2 }need to find inner dim
dim id: 0
Relation map{0, 1}
vectorization dimension after irrelevant dimension removal: 1
sched before adjust: { op_hcompute_conv_stencil_3[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 9, 28, 28, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0[4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0[1 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[1 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0[2 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[2 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0[3 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[3 + 4i1] }
	Add TB output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36
origin: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }, transform: { hw_kernel_global_wrapper_stencil_BANK_0[d0] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[d0] }
access map expr:[i1]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_0[i1] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_0_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_0_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out

TB Schedule: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27; op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
SRAM: --- hw_kernel_global_wrapper_stencil_BANK_0_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_0_0_agg
--- hw_kernel_global_wrapper_stencil_BANK_0_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 0] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 0] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 0] -> [12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_0_0_tb
--- hw_kernel_global_wrapper_stencil_BANK_0_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_0_sram
--- hw_kernel_global_wrapper_stencil_BANK_0_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_0_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_36_out_3

sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 0] -> [12d1] : 0 <= d1 <= 8 }
remove dimension: {2}
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 0] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[d1] : 0 <= d1 <= 8 }
remove dimension: {2}
{ hw_kernel_global_wrapper_stencil_BANK_0_0_agg[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[4i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_0_0_tb[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_0_sram[i0] : 0 <= i0 <= 11 and (((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[4i1] : 0 <= i1 <= 2 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",3602,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",3584,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
"dimensionality",4,0
"cycle_starting_addr",3604,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",9,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_0_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [37 + 48i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",37,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",48,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_sram[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> [12d1] : 0 <= d1 <= 8 }
"dimensionality",2,0
"cycle_starting_addr",0,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",12,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> hw_kernel_global_wrapper_stencil_BANK_0_0_agg[d1] : 0 <= d1 <= 8 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[37],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}}
Add lake node:ub_hw_kernel_global_wrapper_stencil_BANK_0 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_0
Module: cgralib.Mem_amber(ID:_U7, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U7__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26}
rddom: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 1, d3 = 0] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> [4 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0, 1, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2, 1, 0] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0, 1, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2, 1, 0] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x, 1, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> [4 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> [4 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> [4 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> [4 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_1[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> [4 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26

find bd for op :op_hcompute_conv_stencil_4
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read
find bd for op :op_hcompute_hw_kernel_global_wrapper_stencil
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_1[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
vectorization buf name: hw_kernel_global_wrapper_stencil_BANK_1
	 original range input access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
	 dim id: 2
{hw_kernel_global_wrapper_stencil_BANK_1[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_1[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_1[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1[3i0 + i1] }
{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 28, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_1[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
merge pair: {0, 1} , {1, 2} 
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26 stencil valid map: {  }
	merged access map: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	merged schedule: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
{hw_kernel_global_wrapper_stencil_BANK_1[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_1[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_1[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1[3i0 + i1] }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> [4 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 36, up_level_stride : 36
span range: 0, up_level_stride : 12
span range: 0, up_level_stride : 0
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1, 0] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 8 }
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 stencil valid map: {  }
	merged access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 8 }
	merged schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] -> [4 + 12i1] : i1 <= 8 and 12i1 >= -11 }
Ext by dim: {9}
  buffer_vectorization Vectorizing: hw_kernel_global_wrapper_stencil_BANK_1
   On addr dim: 0, fetch_width: 4
--- hw_kernel_global_wrapper_stencil_BANK_1
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] : 0 <= i1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] -> [4 + 12i1] : i1 <= 8 and 12i1 >= -11 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[8] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
			dom : { op_hcompute_conv_stencil_4[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	vectorize input port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [1, 1]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 9, 1, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 8 }, transform: { hw_kernel_global_wrapper_stencil_BANK_1[d0] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[d0] }
access map : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 8 }need to find inner dim
dim id: 0
Relation map{0, 1, 0}
vec loop dim: 1
Autogen trans:{ op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1] -> op_hcompute_hw_kernel_global_wrapper_stencil[i0, 4i1, i2] }
sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 1] }
	sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 1] }
	sched before trans: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] -> [4 + 12i1] : i1 <= 8 and 12i1 >= -11 }
	sched after trans: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [4 + 48i1] : 0 <= i1 <= 2 }
Fetch_ii: 48
	final sched: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_1[i0] -> hw_kernel_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 2 , origin max: 2
agg2sram sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 1] -> [4 + 12i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> [4 + 12d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
AGG : --- hw_kernel_global_wrapper_stencil_BANK_1_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> [4 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

AGG Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> [4 + 12d1] : 0 <= d1 <= 8; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
Vectorize output port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read
	Vectorize output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_1[i0] -> hw_kernel_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_kernel_global_wrapper_stencil_BANK_1[i0] -> hw_kernel_global_wrapper_stencil_BANK_1[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_conv_stencil_4[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	aff : { op_hcompute_conv_stencil_4[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_4[i0, i1, i2, i3] -> [(i1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 1 denom: 4
	Trans str{op_hcompute_conv_stencil_4[d0, d1, d2, d3]->op_hcompute_conv_stencil_4[d0, floor(d1/4), d1%4, d2, d3]}
{ op_hcompute_conv_stencil_4[d0, d1, d2, d3] -> op_hcompute_conv_stencil_4[d0, o1, o2, d2, d3] : (-d1 + o2) mod 4 = 0 and -3 + d1 <= 4o1 <= d1 and 0 <= o2 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 3]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
access map expr:[i1]
{ op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] -> [(i1)] }
{ op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] -> [(i1)] }
access map : { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }need to find inner dim
dim id: 0
Relation map{0, 1, 0, 0, 0}
Vectorization dimension: 1
	aff : { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] -> [(i1)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
new: { op_hcompute_conv_stencil_4[0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : i2 >= 0 and -4i1 <= i2 <= 8 - 4i1 and i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
base_str : {op_hcompute_conv_stencil_4[i0=0, i1=0, i2, i3, i4]}
	{ op_hcompute_conv_stencil_4[i0 = 0, i1 = 0, i2, i3, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
remove dimension: {4, 3, 2}
before:{ op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
after:{ op_hcompute_conv_stencil_4[i0 = 0, i1, i2 = 0, i3 = 0, i4 = 0] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 2 }
remove dimension: {4, 3, 2}
sched before projection: { op_hcompute_conv_stencil_4[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
access: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 2 }
access map : { op_hcompute_conv_stencil_4[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 2 }need to find inner dim
dim id: 0
Relation map{0, 1}
vectorization dimension after irrelevant dimension removal: 1
sched before adjust: { op_hcompute_conv_stencil_4[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 output sched: { op_hcompute_conv_stencil_4[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 temp sched: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final schedule: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final access: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 9, 28, 28, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1[4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1[1 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+1]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[1 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1[2 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+2]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[2 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1[3 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+3]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[3 + 4i1] }
	Add TB output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26
origin: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }, transform: { hw_kernel_global_wrapper_stencil_BANK_1[d0] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[d0] }
access map expr:[i1]
domain: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_conv_stencil_4[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_1[i1] }
	Access map decouple reuse: { op_hcompute_conv_stencil_4[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_1_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out

before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_1_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out

TB Schedule: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2; op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
SRAM: --- hw_kernel_global_wrapper_stencil_BANK_1_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_3

SRAM Schedule: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_1_0_agg
--- hw_kernel_global_wrapper_stencil_BANK_1_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> [4 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_1_0_tb
--- hw_kernel_global_wrapper_stencil_BANK_1_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_1_sram
--- hw_kernel_global_wrapper_stencil_BANK_1_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_1_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_out_3

sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> [4 + 12d1] : 0 <= d1 <= 8 }
remove dimension: {2}
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[d1] : 0 <= d1 <= 8 }
remove dimension: {2}
{ hw_kernel_global_wrapper_stencil_BANK_1_0_agg[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[4i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
write map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_1_0_tb[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_1_sram[i0] : 0 <= i0 <= 11 and (((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[4i1] : 0 <= i1 <= 2 }
	Sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",3602,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",3584,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
"dimensionality",4,0
"cycle_starting_addr",3604,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",9,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_1_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [41 + 48i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",41,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",48,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_sram[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> [4 + 12d1] : 0 <= d1 <= 8 }
"dimensionality",2,0
"cycle_starting_addr",4,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",12,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> hw_kernel_global_wrapper_stencil_BANK_1_0_agg[d1] : 0 <= d1 <= 8 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[41],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}}
Add lake node:ub_hw_kernel_global_wrapper_stencil_BANK_1 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_1
Module: cgralib.Mem_amber(ID:_U8, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U8__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19}
rddom: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 2, d3 = 0] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> [8 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0, 2, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2, 2, 0] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0, 2, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2, 2, 0] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x, 2, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> [8 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> [8 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> [8 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> [8 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_2[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> [8 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19

find bd for op :op_hcompute_conv_stencil_5
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read
find bd for op :op_hcompute_hw_kernel_global_wrapper_stencil
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_2[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
vectorization buf name: hw_kernel_global_wrapper_stencil_BANK_2
	 original range input access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
	 dim id: 2
{hw_kernel_global_wrapper_stencil_BANK_2[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_2[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_2[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2[3i0 + i1] }
{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 28, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_2[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
merge pair: {0, 1} , {1, 2} 
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19 stencil valid map: {  }
	merged access map: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	merged schedule: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
{hw_kernel_global_wrapper_stencil_BANK_2[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_2[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_2[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2[3i0 + i1] }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> [8 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 36, up_level_stride : 36
span range: 0, up_level_stride : 12
span range: 0, up_level_stride : 0
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2, 0] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 8 }
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 stencil valid map: {  }
	merged access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 8 }
	merged schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> [8 + 12i1] : i1 <= 8 and 12i1 >= -11 }
Ext by dim: {9}
  buffer_vectorization Vectorizing: hw_kernel_global_wrapper_stencil_BANK_2
   On addr dim: 0, fetch_width: 4
--- hw_kernel_global_wrapper_stencil_BANK_2
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] : 0 <= i1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> [8 + 12i1] : i1 <= 8 and 12i1 >= -11 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[8] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
			dom : { op_hcompute_conv_stencil_5[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	vectorize input port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [2, 2]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 9, 1, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 8 }, transform: { hw_kernel_global_wrapper_stencil_BANK_2[d0] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[d0] }
access map : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 8 }need to find inner dim
dim id: 0
Relation map{0, 1, 0}
vec loop dim: 1
Autogen trans:{ op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1] -> op_hcompute_hw_kernel_global_wrapper_stencil[i0, 4i1, i2] }
sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 2] }
	sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 2] }
	sched before trans: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> [8 + 12i1] : i1 <= 8 and 12i1 >= -11 }
	sched after trans: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [8 + 48i1] : 0 <= i1 <= 2 }
Fetch_ii: 48
	final sched: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_2[i0] -> hw_kernel_global_wrapper_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 2 , origin max: 2
agg2sram sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 2] -> [8 + 12i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [8 + 12d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
AGG : --- hw_kernel_global_wrapper_stencil_BANK_2_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [8 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

AGG Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [8 + 12d1] : 0 <= d1 <= 8; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
Vectorize output port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read
	Vectorize output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_2[i0] -> hw_kernel_global_wrapper_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_kernel_global_wrapper_stencil_BANK_2[i0] -> hw_kernel_global_wrapper_stencil_BANK_2[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_conv_stencil_5[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	aff : { op_hcompute_conv_stencil_5[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_5[i0, i1, i2, i3] -> [(i1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 1 denom: 4
	Trans str{op_hcompute_conv_stencil_5[d0, d1, d2, d3]->op_hcompute_conv_stencil_5[d0, floor(d1/4), d1%4, d2, d3]}
{ op_hcompute_conv_stencil_5[d0, d1, d2, d3] -> op_hcompute_conv_stencil_5[d0, o1, o2, d2, d3] : (-d1 + o2) mod 4 = 0 and -3 + d1 <= 4o1 <= d1 and 0 <= o2 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 3]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
access map expr:[i1]
{ op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] -> [(i1)] }
{ op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] -> [(i1)] }
access map : { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }need to find inner dim
dim id: 0
Relation map{0, 1, 0, 0, 0}
Vectorization dimension: 1
	aff : { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] -> [(i1)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
new: { op_hcompute_conv_stencil_5[0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : i2 >= 0 and -4i1 <= i2 <= 8 - 4i1 and i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
base_str : {op_hcompute_conv_stencil_5[i0=0, i1=0, i2, i3, i4]}
	{ op_hcompute_conv_stencil_5[i0 = 0, i1 = 0, i2, i3, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
remove dimension: {4, 3, 2}
before:{ op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
after:{ op_hcompute_conv_stencil_5[i0 = 0, i1, i2 = 0, i3 = 0, i4 = 0] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 2 }
remove dimension: {4, 3, 2}
sched before projection: { op_hcompute_conv_stencil_5[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
access: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 2 }
access map : { op_hcompute_conv_stencil_5[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 2 }need to find inner dim
dim id: 0
Relation map{0, 1}
vectorization dimension after irrelevant dimension removal: 1
sched before adjust: { op_hcompute_conv_stencil_5[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 output sched: { op_hcompute_conv_stencil_5[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 temp sched: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final schedule: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final access: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 9, 28, 28, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2[4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2[1 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+1]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[1 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2[2 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+2]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[2 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2[3 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+3]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[3 + 4i1] }
	Add TB output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19
origin: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }, transform: { hw_kernel_global_wrapper_stencil_BANK_2[d0] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[d0] }
access map expr:[i1]
domain: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_conv_stencil_5[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_2[i1] }
	Access map decouple reuse: { op_hcompute_conv_stencil_5[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_2_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out

before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_2_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out

TB Schedule: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27; op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
SRAM: --- hw_kernel_global_wrapper_stencil_BANK_2_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_3

SRAM Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2; op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_2_0_agg
--- hw_kernel_global_wrapper_stencil_BANK_2_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [8 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_2_0_tb
--- hw_kernel_global_wrapper_stencil_BANK_2_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_2_sram
--- hw_kernel_global_wrapper_stencil_BANK_2_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_2_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_out_3

sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [8 + 12d1] : 0 <= d1 <= 8 }
remove dimension: {2}
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[d1] : 0 <= d1 <= 8 }
remove dimension: {2}
{ hw_kernel_global_wrapper_stencil_BANK_2_0_agg[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[4i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_2_0_tb[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_2_sram[i0] : 0 <= i0 <= 11 and (((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[4i1] : 0 <= i1 <= 2 }
	Sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",3602,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",3584,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
"dimensionality",4,0
"cycle_starting_addr",3604,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",9,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_2_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [45 + 48i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",45,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",48,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_sram[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> [8 + 12d1] : 0 <= d1 <= 8 }
"dimensionality",2,0
"cycle_starting_addr",8,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",12,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> hw_kernel_global_wrapper_stencil_BANK_2_0_agg[d1] : 0 <= d1 <= 8 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[45],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}}
Add lake node:ub_hw_kernel_global_wrapper_stencil_BANK_2 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_2
Module: cgralib.Mem_amber(ID:_U9, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U9__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37}
rddom: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 0, d3 = 1] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> [1 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0, 0, 1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2, 0, 1] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0, 0, 1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2, 0, 1] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x, 0, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> [1 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> [1 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> [1 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> [1 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_3[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> [1 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read
find bd for op :op_hcompute_hw_kernel_global_wrapper_stencil
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_3[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
vectorization buf name: hw_kernel_global_wrapper_stencil_BANK_3
	 original range input access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
	 dim id: 2
{hw_kernel_global_wrapper_stencil_BANK_3[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_3[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_3[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3[3i0 + i1] }
{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 28, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_3[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
merge pair: {0, 1} , {1, 2} 
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37 stencil valid map: {  }
	merged access map: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	merged schedule: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
{hw_kernel_global_wrapper_stencil_BANK_3[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_3[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_3[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3[3i0 + i1] }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> [1 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 36, up_level_stride : 36
span range: 0, up_level_stride : 12
span range: 0, up_level_stride : 0
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_3[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 0, 1] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 8 }
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 stencil valid map: {  }
	merged access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 8 }
	merged schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] -> [1 + 12i1] : i1 <= 8 and 12i1 >= -11 }
Ext by dim: {9}
  buffer_vectorization Vectorizing: hw_kernel_global_wrapper_stencil_BANK_3
   On addr dim: 0, fetch_width: 4
--- hw_kernel_global_wrapper_stencil_BANK_3
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] : 0 <= i1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] -> [1 + 12i1] : i1 <= 8 and 12i1 >= -11 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[8] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
			dom : { op_hcompute_conv_stencil_3[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	vectorize input port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [1, 1]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 9, 1, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 8 }, transform: { hw_kernel_global_wrapper_stencil_BANK_3[d0] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[d0] }
access map : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 8 }need to find inner dim
dim id: 0
Relation map{0, 1, 0}
vec loop dim: 1
Autogen trans:{ op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1] -> op_hcompute_hw_kernel_global_wrapper_stencil[i0, 4i1, i2] }
sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 1] }
	sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 1] }
	sched before trans: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1] -> [1 + 12i1] : i1 <= 8 and 12i1 >= -11 }
	sched after trans: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [1 + 48i1] : 0 <= i1 <= 2 }
Fetch_ii: 48
	final sched: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_3[i0] -> hw_kernel_global_wrapper_stencil_BANK_3[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 2 , origin max: 2
agg2sram sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 1] -> [1 + 12i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> [1 + 12d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
AGG : --- hw_kernel_global_wrapper_stencil_BANK_3_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> [1 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

AGG Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> [1 + 12d1] : 0 <= d1 <= 8; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
Vectorize output port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read
	Vectorize output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_3[i0] -> hw_kernel_global_wrapper_stencil_BANK_3[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_kernel_global_wrapper_stencil_BANK_3[i0] -> hw_kernel_global_wrapper_stencil_BANK_3[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_conv_stencil_3[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3] -> [(i1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 1 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3]->op_hcompute_conv_stencil_3[d0, floor(d1/4), d1%4, d2, d3]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3] -> op_hcompute_conv_stencil_3[d0, o1, o2, d2, d3] : (-d1 + o2) mod 4 = 0 and -3 + d1 <= 4o1 <= d1 and 0 <= o2 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 3]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
access map expr:[i1]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] -> [(i1)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] -> [(i1)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }need to find inner dim
dim id: 0
Relation map{0, 1, 0, 0, 0}
Vectorization dimension: 1
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] -> [(i1)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
new: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : i2 >= 0 and -4i1 <= i2 <= 8 - 4i1 and i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2, i3, i4]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2, i3, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
remove dimension: {4, 3, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3 = 0, i4 = 0] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 2 }
remove dimension: {4, 3, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 2 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 2 }need to find inner dim
dim id: 0
Relation map{0, 1}
vectorization dimension after irrelevant dimension removal: 1
sched before adjust: { op_hcompute_conv_stencil_3[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 9, 28, 28, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3[4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3[1 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[1 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3[2 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[2 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3[3 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[3 + 4i1] }
	Add TB output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37
origin: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }, transform: { hw_kernel_global_wrapper_stencil_BANK_3[d0] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[d0] }
access map expr:[i1]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_3[i1] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_3_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_3_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out

TB Schedule: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27; op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
SRAM: --- hw_kernel_global_wrapper_stencil_BANK_3_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_3_0_agg
--- hw_kernel_global_wrapper_stencil_BANK_3_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> [1 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_3_0_tb
--- hw_kernel_global_wrapper_stencil_BANK_3_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_3_sram
--- hw_kernel_global_wrapper_stencil_BANK_3_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_3_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_37_out_3

sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> [1 + 12d1] : 0 <= d1 <= 8 }
remove dimension: {2}
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[d1] : 0 <= d1 <= 8 }
remove dimension: {2}
{ hw_kernel_global_wrapper_stencil_BANK_3_0_agg[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[4i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_3_0_tb[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_3_sram[i0] : 0 <= i0 <= 11 and (((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[4i1] : 0 <= i1 <= 2 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",3602,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",3584,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
"dimensionality",4,0
"cycle_starting_addr",3604,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",9,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_3_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [38 + 48i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",38,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",48,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_sram[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> [1 + 12d1] : 0 <= d1 <= 8 }
"dimensionality",2,0
"cycle_starting_addr",1,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",12,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> hw_kernel_global_wrapper_stencil_BANK_3_0_agg[d1] : 0 <= d1 <= 8 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[38],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}}
Add lake node:ub_hw_kernel_global_wrapper_stencil_BANK_3 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_3
Module: cgralib.Mem_amber(ID:_U10, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U10__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27}
rddom: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 1, d3 = 1] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_4
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> [5 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0, 1, 1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2, 1, 1] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0, 1, 1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2, 1, 1] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x, 1, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_4
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> [5 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> [5 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> [5 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_4
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> [5 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_4[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_4
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> [5 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27

find bd for op :op_hcompute_conv_stencil_4
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read
find bd for op :op_hcompute_hw_kernel_global_wrapper_stencil
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_4[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
vectorization buf name: hw_kernel_global_wrapper_stencil_BANK_4
	 original range input access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
	 dim id: 2
{hw_kernel_global_wrapper_stencil_BANK_4[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_4[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_4[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4[3i0 + i1] }
{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 28, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_4[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
merge pair: {0, 1} , {1, 2} 
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27 stencil valid map: {  }
	merged access map: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	merged schedule: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
{hw_kernel_global_wrapper_stencil_BANK_4[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_4[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_4[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4[3i0 + i1] }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> [5 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 36, up_level_stride : 36
span range: 0, up_level_stride : 12
span range: 0, up_level_stride : 0
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_4[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1, 1] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 8 }
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 stencil valid map: {  }
	merged access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 8 }
	merged schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> [5 + 12i1] : i1 <= 8 and 12i1 >= -11 }
Ext by dim: {9}
  buffer_vectorization Vectorizing: hw_kernel_global_wrapper_stencil_BANK_4
   On addr dim: 0, fetch_width: 4
--- hw_kernel_global_wrapper_stencil_BANK_4
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] : 0 <= i1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> [5 + 12i1] : i1 <= 8 and 12i1 >= -11 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[8] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
			dom : { op_hcompute_conv_stencil_4[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	vectorize input port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [2, 2]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 9, 1, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 8 }, transform: { hw_kernel_global_wrapper_stencil_BANK_4[d0] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[d0] }
access map : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 8 }need to find inner dim
dim id: 0
Relation map{0, 1, 0}
vec loop dim: 1
Autogen trans:{ op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1] -> op_hcompute_hw_kernel_global_wrapper_stencil[i0, 4i1, i2] }
sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 2] }
	sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 2] }
	sched before trans: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> [5 + 12i1] : i1 <= 8 and 12i1 >= -11 }
	sched after trans: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [5 + 48i1] : 0 <= i1 <= 2 }
Fetch_ii: 48
	final sched: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_4[i0] -> hw_kernel_global_wrapper_stencil_BANK_4[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 2 , origin max: 2
agg2sram sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 2] -> [5 + 12i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [5 + 12d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
AGG : --- hw_kernel_global_wrapper_stencil_BANK_4_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [5 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

AGG Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [5 + 12d1] : 0 <= d1 <= 8; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
Vectorize output port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read
	Vectorize output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_4[i0] -> hw_kernel_global_wrapper_stencil_BANK_4[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_kernel_global_wrapper_stencil_BANK_4[i0] -> hw_kernel_global_wrapper_stencil_BANK_4[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_conv_stencil_4[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	aff : { op_hcompute_conv_stencil_4[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_4[i0, i1, i2, i3] -> [(i1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 1 denom: 4
	Trans str{op_hcompute_conv_stencil_4[d0, d1, d2, d3]->op_hcompute_conv_stencil_4[d0, floor(d1/4), d1%4, d2, d3]}
{ op_hcompute_conv_stencil_4[d0, d1, d2, d3] -> op_hcompute_conv_stencil_4[d0, o1, o2, d2, d3] : (-d1 + o2) mod 4 = 0 and -3 + d1 <= 4o1 <= d1 and 0 <= o2 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 3]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
access map expr:[i1]
{ op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] -> [(i1)] }
{ op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] -> [(i1)] }
access map : { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }need to find inner dim
dim id: 0
Relation map{0, 1, 0, 0, 0}
Vectorization dimension: 1
	aff : { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] -> [(i1)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
new: { op_hcompute_conv_stencil_4[0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : i2 >= 0 and -4i1 <= i2 <= 8 - 4i1 and i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
base_str : {op_hcompute_conv_stencil_4[i0=0, i1=0, i2, i3, i4]}
	{ op_hcompute_conv_stencil_4[i0 = 0, i1 = 0, i2, i3, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
remove dimension: {4, 3, 2}
before:{ op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
after:{ op_hcompute_conv_stencil_4[i0 = 0, i1, i2 = 0, i3 = 0, i4 = 0] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 2 }
remove dimension: {4, 3, 2}
sched before projection: { op_hcompute_conv_stencil_4[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
access: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 2 }
access map : { op_hcompute_conv_stencil_4[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 2 }need to find inner dim
dim id: 0
Relation map{0, 1}
vectorization dimension after irrelevant dimension removal: 1
sched before adjust: { op_hcompute_conv_stencil_4[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 output sched: { op_hcompute_conv_stencil_4[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 temp sched: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final schedule: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final access: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 9, 28, 28, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4[4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4[1 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+1]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[1 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4[2 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+2]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[2 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4[3 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+3]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[3 + 4i1] }
	Add TB output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27
origin: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }, transform: { hw_kernel_global_wrapper_stencil_BANK_4[d0] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[d0] }
access map expr:[i1]
domain: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_conv_stencil_4[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_4[i1] }
	Access map decouple reuse: { op_hcompute_conv_stencil_4[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_4_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out

before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_4_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out

TB Schedule: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2; op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
SRAM: --- hw_kernel_global_wrapper_stencil_BANK_4_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_3

SRAM Schedule: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_4_0_agg
--- hw_kernel_global_wrapper_stencil_BANK_4_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [5 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_4_0_tb
--- hw_kernel_global_wrapper_stencil_BANK_4_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_4_sram
--- hw_kernel_global_wrapper_stencil_BANK_4_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_4_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_out_3

sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [5 + 12d1] : 0 <= d1 <= 8 }
remove dimension: {2}
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[d1] : 0 <= d1 <= 8 }
remove dimension: {2}
{ hw_kernel_global_wrapper_stencil_BANK_4_0_agg[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[4i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
write map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_4_0_tb[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_4_sram[i0] : 0 <= i0 <= 11 and (((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[4i1] : 0 <= i1 <= 2 }
	Sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",3602,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",3584,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
"dimensionality",4,0
"cycle_starting_addr",3604,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",9,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_4_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [42 + 48i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",42,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",48,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_sram[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> [5 + 12d1] : 0 <= d1 <= 8 }
"dimensionality",2,0
"cycle_starting_addr",5,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",12,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> hw_kernel_global_wrapper_stencil_BANK_4_0_agg[d1] : 0 <= d1 <= 8 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[42],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}}
Add lake node:ub_hw_kernel_global_wrapper_stencil_BANK_4 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_4
Module: cgralib.Mem_amber(ID:_U11, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U11__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16}
rddom: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 2, d3 = 1] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_5
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> [9 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0, 2, 1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2, 2, 1] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0, 2, 1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2, 2, 1] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x, 2, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_5
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> [9 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> [9 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> [9 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_5
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> [9 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_5[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_5
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> [9 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16

find bd for op :op_hcompute_conv_stencil_5
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read
find bd for op :op_hcompute_hw_kernel_global_wrapper_stencil
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_5[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
vectorization buf name: hw_kernel_global_wrapper_stencil_BANK_5
	 original range input access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
	 dim id: 2
{hw_kernel_global_wrapper_stencil_BANK_5[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_5[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_5[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5[3i0 + i1] }
{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 28, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_5[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
merge pair: {0, 1} , {1, 2} 
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16 stencil valid map: {  }
	merged access map: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	merged schedule: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
{hw_kernel_global_wrapper_stencil_BANK_5[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_5[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_5[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5[3i0 + i1] }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> [9 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 36, up_level_stride : 36
span range: 0, up_level_stride : 12
span range: 0, up_level_stride : 0
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 1] -> hw_kernel_global_wrapper_stencil_BANK_5[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2, 1] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 8 }
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 stencil valid map: {  }
	merged access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 8 }
	merged schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> [9 + 12i1] : i1 <= 8 and 12i1 >= -11 }
Ext by dim: {9}
  buffer_vectorization Vectorizing: hw_kernel_global_wrapper_stencil_BANK_5
   On addr dim: 0, fetch_width: 4
--- hw_kernel_global_wrapper_stencil_BANK_5
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] : 0 <= i1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> [9 + 12i1] : i1 <= 8 and 12i1 >= -11 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[8] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
			dom : { op_hcompute_conv_stencil_5[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	vectorize input port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [3, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 9, 1, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 8 }, transform: { hw_kernel_global_wrapper_stencil_BANK_5[d0] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[d0] }
access map : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 8 }need to find inner dim
dim id: 0
Relation map{0, 1, 0}
vec loop dim: 1
Autogen trans:{ op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1] -> op_hcompute_hw_kernel_global_wrapper_stencil[i0, 4i1, i2] }
sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 3] }
	sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 3] }
	sched before trans: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> [9 + 12i1] : i1 <= 8 and 12i1 >= -11 }
	sched after trans: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [9 + 48i1] : 0 <= i1 <= 2 }
Fetch_ii: 48
	final sched: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_5[i0] -> hw_kernel_global_wrapper_stencil_BANK_5[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 2 , origin max: 2
agg2sram sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 3] -> [9 + 12i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [9 + 12d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
AGG : --- hw_kernel_global_wrapper_stencil_BANK_5_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [9 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

AGG Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [9 + 12d1] : 0 <= d1 <= 8; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
Vectorize output port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read
	Vectorize output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_5[i0] -> hw_kernel_global_wrapper_stencil_BANK_5[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_kernel_global_wrapper_stencil_BANK_5[i0] -> hw_kernel_global_wrapper_stencil_BANK_5[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_conv_stencil_5[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	aff : { op_hcompute_conv_stencil_5[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_5[i0, i1, i2, i3] -> [(i1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 1 denom: 4
	Trans str{op_hcompute_conv_stencil_5[d0, d1, d2, d3]->op_hcompute_conv_stencil_5[d0, floor(d1/4), d1%4, d2, d3]}
{ op_hcompute_conv_stencil_5[d0, d1, d2, d3] -> op_hcompute_conv_stencil_5[d0, o1, o2, d2, d3] : (-d1 + o2) mod 4 = 0 and -3 + d1 <= 4o1 <= d1 and 0 <= o2 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 3]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
access map expr:[i1]
{ op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] -> [(i1)] }
{ op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] -> [(i1)] }
access map : { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }need to find inner dim
dim id: 0
Relation map{0, 1, 0, 0, 0}
Vectorization dimension: 1
	aff : { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] -> [(i1)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
new: { op_hcompute_conv_stencil_5[0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : i2 >= 0 and -4i1 <= i2 <= 8 - 4i1 and i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
base_str : {op_hcompute_conv_stencil_5[i0=0, i1=0, i2, i3, i4]}
	{ op_hcompute_conv_stencil_5[i0 = 0, i1 = 0, i2, i3, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
remove dimension: {4, 3, 2}
before:{ op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
after:{ op_hcompute_conv_stencil_5[i0 = 0, i1, i2 = 0, i3 = 0, i4 = 0] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 2 }
remove dimension: {4, 3, 2}
sched before projection: { op_hcompute_conv_stencil_5[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
access: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 2 }
access map : { op_hcompute_conv_stencil_5[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 2 }need to find inner dim
dim id: 0
Relation map{0, 1}
vectorization dimension after irrelevant dimension removal: 1
sched before adjust: { op_hcompute_conv_stencil_5[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 output sched: { op_hcompute_conv_stencil_5[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 temp sched: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final schedule: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final access: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 9, 28, 28, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5[4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5[1 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+1]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[1 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5[2 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+2]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[2 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5[3 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+3]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[3 + 4i1] }
	Add TB output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16
origin: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }, transform: { hw_kernel_global_wrapper_stencil_BANK_5[d0] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[d0] }
access map expr:[i1]
domain: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_conv_stencil_5[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_5[i1] }
	Access map decouple reuse: { op_hcompute_conv_stencil_5[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_5_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out

before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_5_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out

TB Schedule: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27; op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
SRAM: --- hw_kernel_global_wrapper_stencil_BANK_5_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_3

SRAM Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2; op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_5_0_agg
--- hw_kernel_global_wrapper_stencil_BANK_5_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [9 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_5_0_tb
--- hw_kernel_global_wrapper_stencil_BANK_5_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_5_sram
--- hw_kernel_global_wrapper_stencil_BANK_5_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_5_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_out_3

sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [9 + 12d1] : 0 <= d1 <= 8 }
remove dimension: {2}
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[d1] : 0 <= d1 <= 8 }
remove dimension: {2}
{ hw_kernel_global_wrapper_stencil_BANK_5_0_agg[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[4i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_5_0_tb[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_5_sram[i0] : 0 <= i0 <= 11 and (((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[4i1] : 0 <= i1 <= 2 }
	Sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",3602,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",3584,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
"dimensionality",4,0
"cycle_starting_addr",3604,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",9,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_5_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [46 + 48i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",46,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",48,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_sram[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> [9 + 12d1] : 0 <= d1 <= 8 }
"dimensionality",2,0
"cycle_starting_addr",9,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",12,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> hw_kernel_global_wrapper_stencil_BANK_5_0_agg[d1] : 0 <= d1 <= 8 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[46],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}}
Add lake node:ub_hw_kernel_global_wrapper_stencil_BANK_5 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_5
Module: cgralib.Mem_amber(ID:_U12, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U12__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39}
rddom: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 0, d3 = 2] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_6
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> [2 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0, 0, 2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2, 0, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0, 0, 2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2, 0, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x, 0, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_6
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> [2 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> [2 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> [2 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_6
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> [2 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_6[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_6
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> [2 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read
find bd for op :op_hcompute_hw_kernel_global_wrapper_stencil
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_6[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
vectorization buf name: hw_kernel_global_wrapper_stencil_BANK_6
	 original range input access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
	 dim id: 2
{hw_kernel_global_wrapper_stencil_BANK_6[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_6[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_6[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6[3i0 + i1] }
{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 28, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_6[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
merge pair: {0, 1} , {1, 2} 
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39 stencil valid map: {  }
	merged access map: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	merged schedule: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
{hw_kernel_global_wrapper_stencil_BANK_6[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_6[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_6[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6[3i0 + i1] }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> [2 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 36, up_level_stride : 36
span range: 0, up_level_stride : 12
span range: 0, up_level_stride : 0
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_6[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 0, 2] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 8 }
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 stencil valid map: {  }
	merged access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 8 }
	merged schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> [2 + 12i1] : i1 <= 8 and 12i1 >= -11 }
Ext by dim: {9}
  buffer_vectorization Vectorizing: hw_kernel_global_wrapper_stencil_BANK_6
   On addr dim: 0, fetch_width: 4
--- hw_kernel_global_wrapper_stencil_BANK_6
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] : 0 <= i1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> [2 + 12i1] : i1 <= 8 and 12i1 >= -11 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[8] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
			dom : { op_hcompute_conv_stencil_3[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	vectorize input port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [2, 2]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 9, 1, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 8 }, transform: { hw_kernel_global_wrapper_stencil_BANK_6[d0] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[d0] }
access map : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 8 }need to find inner dim
dim id: 0
Relation map{0, 1, 0}
vec loop dim: 1
Autogen trans:{ op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1] -> op_hcompute_hw_kernel_global_wrapper_stencil[i0, 4i1, i2] }
sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 2] }
	sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 2] }
	sched before trans: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2] -> [2 + 12i1] : i1 <= 8 and 12i1 >= -11 }
	sched after trans: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [2 + 48i1] : 0 <= i1 <= 2 }
Fetch_ii: 48
	final sched: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_6[i0] -> hw_kernel_global_wrapper_stencil_BANK_6[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 2 , origin max: 2
agg2sram sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 2] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 2] -> [2 + 12i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [2 + 12d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
AGG : --- hw_kernel_global_wrapper_stencil_BANK_6_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [2 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

AGG Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [2 + 12d1] : 0 <= d1 <= 8; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
Vectorize output port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read
	Vectorize output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_6[i0] -> hw_kernel_global_wrapper_stencil_BANK_6[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_kernel_global_wrapper_stencil_BANK_6[i0] -> hw_kernel_global_wrapper_stencil_BANK_6[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_conv_stencil_3[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3] -> [(i1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 1 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3]->op_hcompute_conv_stencil_3[d0, floor(d1/4), d1%4, d2, d3]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3] -> op_hcompute_conv_stencil_3[d0, o1, o2, d2, d3] : (-d1 + o2) mod 4 = 0 and -3 + d1 <= 4o1 <= d1 and 0 <= o2 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 3]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
access map expr:[i1]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] -> [(i1)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] -> [(i1)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }need to find inner dim
dim id: 0
Relation map{0, 1, 0, 0, 0}
Vectorization dimension: 1
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] -> [(i1)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
new: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : i2 >= 0 and -4i1 <= i2 <= 8 - 4i1 and i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2, i3, i4]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2, i3, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
remove dimension: {4, 3, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3 = 0, i4 = 0] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 2 }
remove dimension: {4, 3, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 2 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 2 }need to find inner dim
dim id: 0
Relation map{0, 1}
vectorization dimension after irrelevant dimension removal: 1
sched before adjust: { op_hcompute_conv_stencil_3[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 9, 28, 28, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6[4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6[1 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[1 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6[2 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[2 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6[3 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[3 + 4i1] }
	Add TB output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39
origin: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }, transform: { hw_kernel_global_wrapper_stencil_BANK_6[d0] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[d0] }
access map expr:[i1]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_6[i1] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_6_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_6_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out

TB Schedule: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27; op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
SRAM: --- hw_kernel_global_wrapper_stencil_BANK_6_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_6_0_agg
--- hw_kernel_global_wrapper_stencil_BANK_6_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [2 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_6_0_tb
--- hw_kernel_global_wrapper_stencil_BANK_6_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_6_sram
--- hw_kernel_global_wrapper_stencil_BANK_6_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_6_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_39_out_3

sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> [2 + 12d1] : 0 <= d1 <= 8 }
remove dimension: {2}
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 2] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[d1] : 0 <= d1 <= 8 }
remove dimension: {2}
{ hw_kernel_global_wrapper_stencil_BANK_6_0_agg[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[4i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_6_0_tb[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_6_sram[i0] : 0 <= i0 <= 11 and (((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[4i1] : 0 <= i1 <= 2 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",3602,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",3584,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
"dimensionality",4,0
"cycle_starting_addr",3604,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",9,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_6_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [39 + 48i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",39,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",48,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_sram[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> [2 + 12d1] : 0 <= d1 <= 8 }
"dimensionality",2,0
"cycle_starting_addr",2,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",12,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> hw_kernel_global_wrapper_stencil_BANK_6_0_agg[d1] : 0 <= d1 <= 8 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[39],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}}
Add lake node:ub_hw_kernel_global_wrapper_stencil_BANK_6 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_6
Module: cgralib.Mem_amber(ID:_U13, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U13__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29}
rddom: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 1, d3 = 2] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_7
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> [6 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0, 1, 2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2, 1, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0, 1, 2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2, 1, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x, 1, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_7
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> [6 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> [6 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> [6 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_7
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> [6 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_7[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_7
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> [6 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29

find bd for op :op_hcompute_conv_stencil_4
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read
find bd for op :op_hcompute_hw_kernel_global_wrapper_stencil
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_7[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
vectorization buf name: hw_kernel_global_wrapper_stencil_BANK_7
	 original range input access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
	 dim id: 2
{hw_kernel_global_wrapper_stencil_BANK_7[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_7[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_7[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7[3i0 + i1] }
{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 28, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_7[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
merge pair: {0, 1} , {1, 2} 
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29 stencil valid map: {  }
	merged access map: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	merged schedule: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
{hw_kernel_global_wrapper_stencil_BANK_7[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_7[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_7[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7[3i0 + i1] }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> [6 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 36, up_level_stride : 36
span range: 0, up_level_stride : 12
span range: 0, up_level_stride : 0
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_7[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1, 2] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 8 }
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 stencil valid map: {  }
	merged access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 8 }
	merged schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> [6 + 12i1] : i1 <= 8 and 12i1 >= -11 }
Ext by dim: {9}
  buffer_vectorization Vectorizing: hw_kernel_global_wrapper_stencil_BANK_7
   On addr dim: 0, fetch_width: 4
--- hw_kernel_global_wrapper_stencil_BANK_7
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] : 0 <= i1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> [6 + 12i1] : i1 <= 8 and 12i1 >= -11 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[8] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
			dom : { op_hcompute_conv_stencil_4[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	vectorize input port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [3, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 9, 1, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 8 }, transform: { hw_kernel_global_wrapper_stencil_BANK_7[d0] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[d0] }
access map : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 8 }need to find inner dim
dim id: 0
Relation map{0, 1, 0}
vec loop dim: 1
Autogen trans:{ op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1] -> op_hcompute_hw_kernel_global_wrapper_stencil[i0, 4i1, i2] }
sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 3] }
	sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 3] }
	sched before trans: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> [6 + 12i1] : i1 <= 8 and 12i1 >= -11 }
	sched after trans: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [6 + 48i1] : 0 <= i1 <= 2 }
Fetch_ii: 48
	final sched: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_7[i0] -> hw_kernel_global_wrapper_stencil_BANK_7[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 2 , origin max: 2
agg2sram sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 3] -> [6 + 12i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [6 + 12d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
AGG : --- hw_kernel_global_wrapper_stencil_BANK_7_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [6 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

AGG Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [6 + 12d1] : 0 <= d1 <= 8; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
Vectorize output port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read
	Vectorize output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_7[i0] -> hw_kernel_global_wrapper_stencil_BANK_7[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_kernel_global_wrapper_stencil_BANK_7[i0] -> hw_kernel_global_wrapper_stencil_BANK_7[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_conv_stencil_4[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	aff : { op_hcompute_conv_stencil_4[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_4[i0, i1, i2, i3] -> [(i1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 1 denom: 4
	Trans str{op_hcompute_conv_stencil_4[d0, d1, d2, d3]->op_hcompute_conv_stencil_4[d0, floor(d1/4), d1%4, d2, d3]}
{ op_hcompute_conv_stencil_4[d0, d1, d2, d3] -> op_hcompute_conv_stencil_4[d0, o1, o2, d2, d3] : (-d1 + o2) mod 4 = 0 and -3 + d1 <= 4o1 <= d1 and 0 <= o2 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 3]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
access map expr:[i1]
{ op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] -> [(i1)] }
{ op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] -> [(i1)] }
access map : { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }need to find inner dim
dim id: 0
Relation map{0, 1, 0, 0, 0}
Vectorization dimension: 1
	aff : { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] -> [(i1)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
new: { op_hcompute_conv_stencil_4[0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : i2 >= 0 and -4i1 <= i2 <= 8 - 4i1 and i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
base_str : {op_hcompute_conv_stencil_4[i0=0, i1=0, i2, i3, i4]}
	{ op_hcompute_conv_stencil_4[i0 = 0, i1 = 0, i2, i3, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
remove dimension: {4, 3, 2}
before:{ op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
after:{ op_hcompute_conv_stencil_4[i0 = 0, i1, i2 = 0, i3 = 0, i4 = 0] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 2 }
remove dimension: {4, 3, 2}
sched before projection: { op_hcompute_conv_stencil_4[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
access: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 2 }
access map : { op_hcompute_conv_stencil_4[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 2 }need to find inner dim
dim id: 0
Relation map{0, 1}
vectorization dimension after irrelevant dimension removal: 1
sched before adjust: { op_hcompute_conv_stencil_4[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 output sched: { op_hcompute_conv_stencil_4[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 temp sched: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final schedule: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final access: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 9, 28, 28, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7[4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7[1 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+1]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[1 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7[2 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+2]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[2 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7[3 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+3]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[3 + 4i1] }
	Add TB output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29
origin: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }, transform: { hw_kernel_global_wrapper_stencil_BANK_7[d0] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[d0] }
access map expr:[i1]
domain: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_conv_stencil_4[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_7[i1] }
	Access map decouple reuse: { op_hcompute_conv_stencil_4[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_7_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out

before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_7_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out

TB Schedule: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2; op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
SRAM: --- hw_kernel_global_wrapper_stencil_BANK_7_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_3

SRAM Schedule: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_7_0_agg
--- hw_kernel_global_wrapper_stencil_BANK_7_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [6 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_7_0_tb
--- hw_kernel_global_wrapper_stencil_BANK_7_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_7_sram
--- hw_kernel_global_wrapper_stencil_BANK_7_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_7_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_out_3

sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [6 + 12d1] : 0 <= d1 <= 8 }
remove dimension: {2}
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[d1] : 0 <= d1 <= 8 }
remove dimension: {2}
{ hw_kernel_global_wrapper_stencil_BANK_7_0_agg[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[4i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
write map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_7_0_tb[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_7_sram[i0] : 0 <= i0 <= 11 and (((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[4i1] : 0 <= i1 <= 2 }
	Sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",3602,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",3584,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
"dimensionality",4,0
"cycle_starting_addr",3604,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",9,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_7_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [43 + 48i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",43,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",48,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_sram[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> [6 + 12d1] : 0 <= d1 <= 8 }
"dimensionality",2,0
"cycle_starting_addr",6,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",12,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> hw_kernel_global_wrapper_stencil_BANK_7_0_agg[d1] : 0 <= d1 <= 8 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[43],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}}
Add lake node:ub_hw_kernel_global_wrapper_stencil_BANK_7 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_7
Module: cgralib.Mem_amber(ID:_U14, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U14__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18}
rddom: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 2, d3 = 2] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_8
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> [10 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0, 2, 2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2, 2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0, 2, 2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2, 2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x, 2, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_8
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> [10 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> [10 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> [10 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_8
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> [10 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_8[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_8
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> [10 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18

find bd for op :op_hcompute_conv_stencil_5
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read
find bd for op :op_hcompute_hw_kernel_global_wrapper_stencil
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_8[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
vectorization buf name: hw_kernel_global_wrapper_stencil_BANK_8
	 original range input access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
	 dim id: 2
{hw_kernel_global_wrapper_stencil_BANK_8[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_8[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_8[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8[3i0 + i1] }
{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 28, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_8[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
merge pair: {0, 1} , {1, 2} 
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18 stencil valid map: {  }
	merged access map: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	merged schedule: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
{hw_kernel_global_wrapper_stencil_BANK_8[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_8[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_8[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8[3i0 + i1] }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> [10 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 36, up_level_stride : 36
span range: 0, up_level_stride : 12
span range: 0, up_level_stride : 0
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 2] -> hw_kernel_global_wrapper_stencil_BANK_8[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2, 2] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 8 }
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 stencil valid map: {  }
	merged access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 8 }
	merged schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] -> [10 + 12i1] : i1 <= 8 and 12i1 >= -11 }
Ext by dim: {9}
  buffer_vectorization Vectorizing: hw_kernel_global_wrapper_stencil_BANK_8
   On addr dim: 0, fetch_width: 4
--- hw_kernel_global_wrapper_stencil_BANK_8
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] : 0 <= i1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] -> [10 + 12i1] : i1 <= 8 and 12i1 >= -11 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[8] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
			dom : { op_hcompute_conv_stencil_5[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	vectorize input port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [4, 4]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 9, 1, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 8 }, transform: { hw_kernel_global_wrapper_stencil_BANK_8[d0] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[d0] }
access map : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 8 }need to find inner dim
dim id: 0
Relation map{0, 1, 0}
vec loop dim: 1
Autogen trans:{ op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1] -> op_hcompute_hw_kernel_global_wrapper_stencil[i0, 4i1, i2] }
sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 4] }
	sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 4] }
	sched before trans: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] -> [10 + 12i1] : i1 <= 8 and 12i1 >= -11 }
	sched after trans: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [10 + 48i1] : 0 <= i1 <= 2 }
Fetch_ii: 48
	final sched: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_8[i0] -> hw_kernel_global_wrapper_stencil_BANK_8[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 2 , origin max: 2
agg2sram sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 4] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 4] -> [10 + 12i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> [10 + 12d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
AGG : --- hw_kernel_global_wrapper_stencil_BANK_8_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> [10 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

AGG Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> [10 + 12d1] : 0 <= d1 <= 8; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
Vectorize output port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read
	Vectorize output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_8[i0] -> hw_kernel_global_wrapper_stencil_BANK_8[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_kernel_global_wrapper_stencil_BANK_8[i0] -> hw_kernel_global_wrapper_stencil_BANK_8[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_conv_stencil_5[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	aff : { op_hcompute_conv_stencil_5[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_5[i0, i1, i2, i3] -> [(i1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 1 denom: 4
	Trans str{op_hcompute_conv_stencil_5[d0, d1, d2, d3]->op_hcompute_conv_stencil_5[d0, floor(d1/4), d1%4, d2, d3]}
{ op_hcompute_conv_stencil_5[d0, d1, d2, d3] -> op_hcompute_conv_stencil_5[d0, o1, o2, d2, d3] : (-d1 + o2) mod 4 = 0 and -3 + d1 <= 4o1 <= d1 and 0 <= o2 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 3]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
access map expr:[i1]
{ op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] -> [(i1)] }
{ op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] -> [(i1)] }
access map : { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }need to find inner dim
dim id: 0
Relation map{0, 1, 0, 0, 0}
Vectorization dimension: 1
	aff : { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] -> [(i1)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
new: { op_hcompute_conv_stencil_5[0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : i2 >= 0 and -4i1 <= i2 <= 8 - 4i1 and i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
base_str : {op_hcompute_conv_stencil_5[i0=0, i1=0, i2, i3, i4]}
	{ op_hcompute_conv_stencil_5[i0 = 0, i1 = 0, i2, i3, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
remove dimension: {4, 3, 2}
before:{ op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
after:{ op_hcompute_conv_stencil_5[i0 = 0, i1, i2 = 0, i3 = 0, i4 = 0] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 2 }
remove dimension: {4, 3, 2}
sched before projection: { op_hcompute_conv_stencil_5[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
access: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 2 }
access map : { op_hcompute_conv_stencil_5[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 2 }need to find inner dim
dim id: 0
Relation map{0, 1}
vectorization dimension after irrelevant dimension removal: 1
sched before adjust: { op_hcompute_conv_stencil_5[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 output sched: { op_hcompute_conv_stencil_5[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 temp sched: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final schedule: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final access: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 9, 28, 28, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8[4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8[1 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+1]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[1 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8[2 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+2]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[2 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8[3 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+3]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[3 + 4i1] }
	Add TB output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18
origin: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }, transform: { hw_kernel_global_wrapper_stencil_BANK_8[d0] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[d0] }
access map expr:[i1]
domain: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_conv_stencil_5[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_8[i1] }
	Access map decouple reuse: { op_hcompute_conv_stencil_5[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_8_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out

before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_8_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out

TB Schedule: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27; op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
SRAM: --- hw_kernel_global_wrapper_stencil_BANK_8_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_3

SRAM Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2; op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_8_0_agg
--- hw_kernel_global_wrapper_stencil_BANK_8_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> [10 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_8_0_tb
--- hw_kernel_global_wrapper_stencil_BANK_8_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_8_sram
--- hw_kernel_global_wrapper_stencil_BANK_8_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_8_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_out_3

sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> [10 + 12d1] : 0 <= d1 <= 8 }
remove dimension: {2}
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[d1] : 0 <= d1 <= 8 }
remove dimension: {2}
{ hw_kernel_global_wrapper_stencil_BANK_8_0_agg[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[4i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_8_0_tb[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_8_sram[i0] : 0 <= i0 <= 11 and (((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[4i1] : 0 <= i1 <= 2 }
	Sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",3602,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",3584,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
"dimensionality",4,0
"cycle_starting_addr",3604,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",9,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_8_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [47 + 48i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",47,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",48,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_sram[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> [10 + 12d1] : 0 <= d1 <= 8 }
"dimensionality",2,0
"cycle_starting_addr",10,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",12,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> hw_kernel_global_wrapper_stencil_BANK_8_0_agg[d1] : 0 <= d1 <= 8 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[47],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}}
Add lake node:ub_hw_kernel_global_wrapper_stencil_BANK_8 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_8
Module: cgralib.Mem_amber(ID:_U15, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U15__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38}
rddom: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 0, d3 = 3] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_9
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> [3 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0, 0, 3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2, 0, 3] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0, 0, 3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2, 0, 3] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x, 0, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0, 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x, 0] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 0] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_9
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> [3 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> [3 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> [3 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_9
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> [3 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_9[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_9
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> [3 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
			dom : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38

find bd for op :op_hcompute_conv_stencil_3
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read
find bd for op :op_hcompute_hw_kernel_global_wrapper_stencil
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_3[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_9[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
vectorization buf name: hw_kernel_global_wrapper_stencil_BANK_9
	 original range input access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
	 dim id: 2
{hw_kernel_global_wrapper_stencil_BANK_9[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_9[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_9[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9[3i0 + i1] }
{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
{ op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 28, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_3[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_9[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
merge pair: {0, 1} , {1, 2} 
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38 stencil valid map: {  }
	merged access map: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	merged schedule: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
{hw_kernel_global_wrapper_stencil_BANK_9[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_9[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_9[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9[3i0 + i1] }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> [3 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 36, up_level_stride : 36
span range: 0, up_level_stride : 12
span range: 0, up_level_stride : 0
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 0, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_9[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 0, 3] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 8 }
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 stencil valid map: {  }
	merged access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 8 }
	merged schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> [3 + 12i1] : i1 <= 8 and 12i1 >= -11 }
Ext by dim: {9}
  buffer_vectorization Vectorizing: hw_kernel_global_wrapper_stencil_BANK_9
   On addr dim: 0, fetch_width: 4
--- hw_kernel_global_wrapper_stencil_BANK_9
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] : 0 <= i1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> [3 + 12i1] : i1 <= 8 and 12i1 >= -11 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[8] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
			dom : { op_hcompute_conv_stencil_3[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	vectorize input port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [3, 3]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 9, 1, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 8 }, transform: { hw_kernel_global_wrapper_stencil_BANK_9[d0] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[d0] }
access map : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 8 }need to find inner dim
dim id: 0
Relation map{0, 1, 0}
vec loop dim: 1
Autogen trans:{ op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1] -> op_hcompute_hw_kernel_global_wrapper_stencil[i0, 4i1, i2] }
sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 3] }
	sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 3] }
	sched before trans: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 3] -> [3 + 12i1] : i1 <= 8 and 12i1 >= -11 }
	sched after trans: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [3 + 48i1] : 0 <= i1 <= 2 }
Fetch_ii: 48
	final sched: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_9[i0] -> hw_kernel_global_wrapper_stencil_BANK_9[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 2 , origin max: 2
agg2sram sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 3] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 3] -> [3 + 12i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [3 + 12d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
AGG : --- hw_kernel_global_wrapper_stencil_BANK_9_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [3 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

AGG Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [3 + 12d1] : 0 <= d1 <= 8; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
Vectorize output port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read
	Vectorize output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_9[i0] -> hw_kernel_global_wrapper_stencil_BANK_9[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_kernel_global_wrapper_stencil_BANK_9[i0] -> hw_kernel_global_wrapper_stencil_BANK_9[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_conv_stencil_3[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_3[i0, i1, i2, i3] -> [(i1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 1 denom: 4
	Trans str{op_hcompute_conv_stencil_3[d0, d1, d2, d3]->op_hcompute_conv_stencil_3[d0, floor(d1/4), d1%4, d2, d3]}
{ op_hcompute_conv_stencil_3[d0, d1, d2, d3] -> op_hcompute_conv_stencil_3[d0, o1, o2, d2, d3] : (-d1 + o2) mod 4 = 0 and -3 + d1 <= 4o1 <= d1 and 0 <= o2 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 3]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
access map expr:[i1]
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] -> [(i1)] }
{ op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] -> [(i1)] }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }need to find inner dim
dim id: 0
Relation map{0, 1, 0, 0, 0}
Vectorization dimension: 1
	aff : { op_hcompute_conv_stencil_3[i0, i1, i2, i3, i4] -> [(i1)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
new: { op_hcompute_conv_stencil_3[0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : i2 >= 0 and -4i1 <= i2 <= 8 - 4i1 and i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
base_str : {op_hcompute_conv_stencil_3[i0=0, i1=0, i2, i3, i4]}
	{ op_hcompute_conv_stencil_3[i0 = 0, i1 = 0, i2, i3, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
sched domain: { op_hcompute_conv_stencil_3[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
remove dimension: {4, 3, 2}
before:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
after:{ op_hcompute_conv_stencil_3[i0 = 0, i1, i2 = 0, i3 = 0, i4 = 0] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 2 }
remove dimension: {4, 3, 2}
sched before projection: { op_hcompute_conv_stencil_3[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
access: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 2 }
access map : { op_hcompute_conv_stencil_3[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 2 }need to find inner dim
dim id: 0
Relation map{0, 1}
vectorization dimension after irrelevant dimension removal: 1
sched before adjust: { op_hcompute_conv_stencil_3[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 output sched: { op_hcompute_conv_stencil_3[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 temp sched: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final schedule: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final access: { op_hcompute_conv_stencil_3[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 9, 28, 28, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9[4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9[1 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+1]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[1 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9[2 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+2]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[2 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9[3 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+3]
domain: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[3 + 4i1] }
	Add TB output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38
origin: { op_hcompute_conv_stencil_3[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }, transform: { hw_kernel_global_wrapper_stencil_BANK_9[d0] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[d0] }
access map expr:[i1]
domain: { op_hcompute_conv_stencil_3[i0 = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_9[i1] }
	Access map decouple reuse: { op_hcompute_conv_stencil_3[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_9_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out

before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_3_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_9_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out

TB Schedule: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27; op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
SRAM: --- hw_kernel_global_wrapper_stencil_BANK_9_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_3

SRAM Schedule: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_9_0_agg
--- hw_kernel_global_wrapper_stencil_BANK_9_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [3 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_9_0_tb
--- hw_kernel_global_wrapper_stencil_BANK_9_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out
			dom : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_9_sram
--- hw_kernel_global_wrapper_stencil_BANK_9_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_0
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_1
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_2
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_3
			dom : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_9_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_38_out_3

sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> [3 + 12d1] : 0 <= d1 <= 8 }
remove dimension: {2}
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 3] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[d1] : 0 <= d1 <= 8 }
remove dimension: {2}
{ hw_kernel_global_wrapper_stencil_BANK_9_0_agg[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[4i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_9_0_tb[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_9_sram[i0] : 0 <= i0 <= 11 and (((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[4i1] : 0 <= i1 <= 2 }
	Sched: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",3602,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",3584,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_3_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
"dimensionality",4,0
"cycle_starting_addr",3604,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",9,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_3_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_9_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [40 + 48i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",40,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",48,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_sram[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> [3 + 12d1] : 0 <= d1 <= 8 }
"dimensionality",2,0
"cycle_starting_addr",3,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",12,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> hw_kernel_global_wrapper_stencil_BANK_9_0_agg[d1] : 0 <= d1 <= 8 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[40],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}}
Add lake node:ub_hw_kernel_global_wrapper_stencil_BANK_9 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_9
Module: cgralib.Mem_amber(ID:_U16, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U16__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28}
rddom: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 1, d3 = 3] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_10
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> [7 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0, 1, 3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2, 1, 3] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0, 1, 3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2, 1, 3] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x, 1, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1, 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x, 1] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 1] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_10
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> [7 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> [7 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> [7 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_10
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> [7 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_10[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_10
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> [7 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28

find bd for op :op_hcompute_conv_stencil_4
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read
find bd for op :op_hcompute_hw_kernel_global_wrapper_stencil
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_4[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_10[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
vectorization buf name: hw_kernel_global_wrapper_stencil_BANK_10
	 original range input access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
	 dim id: 2
{hw_kernel_global_wrapper_stencil_BANK_10[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_10[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_10[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10[3i0 + i1] }
{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
{ op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 28, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_4[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_10[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
merge pair: {0, 1} , {1, 2} 
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28 stencil valid map: {  }
	merged access map: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	merged schedule: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
{hw_kernel_global_wrapper_stencil_BANK_10[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_10[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_10[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10[3i0 + i1] }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> [7 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 36, up_level_stride : 36
span range: 0, up_level_stride : 12
span range: 0, up_level_stride : 0
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 1, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_10[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 1, 3] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 8 }
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 stencil valid map: {  }
	merged access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 8 }
	merged schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] -> [7 + 12i1] : i1 <= 8 and 12i1 >= -11 }
Ext by dim: {9}
  buffer_vectorization Vectorizing: hw_kernel_global_wrapper_stencil_BANK_10
   On addr dim: 0, fetch_width: 4
--- hw_kernel_global_wrapper_stencil_BANK_10
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] : 0 <= i1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] -> [7 + 12i1] : i1 <= 8 and 12i1 >= -11 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[8] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
			dom : { op_hcompute_conv_stencil_4[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	vectorize input port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [4, 4]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 9, 1, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 8 }, transform: { hw_kernel_global_wrapper_stencil_BANK_10[d0] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[d0] }
access map : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 8 }need to find inner dim
dim id: 0
Relation map{0, 1, 0}
vec loop dim: 1
Autogen trans:{ op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1] -> op_hcompute_hw_kernel_global_wrapper_stencil[i0, 4i1, i2] }
sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 4] }
	sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 4] }
	sched before trans: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 4] -> [7 + 12i1] : i1 <= 8 and 12i1 >= -11 }
	sched after trans: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [7 + 48i1] : 0 <= i1 <= 2 }
Fetch_ii: 48
	final sched: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_10[i0] -> hw_kernel_global_wrapper_stencil_BANK_10[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 2 , origin max: 2
agg2sram sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 4] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 4] -> [7 + 12i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> [7 + 12d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
AGG : --- hw_kernel_global_wrapper_stencil_BANK_10_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> [7 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

AGG Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> [7 + 12d1] : 0 <= d1 <= 8; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
Vectorize output port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read
	Vectorize output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_10[i0] -> hw_kernel_global_wrapper_stencil_BANK_10[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_kernel_global_wrapper_stencil_BANK_10[i0] -> hw_kernel_global_wrapper_stencil_BANK_10[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_conv_stencil_4[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	aff : { op_hcompute_conv_stencil_4[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_4[i0, i1, i2, i3] -> [(i1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 1 denom: 4
	Trans str{op_hcompute_conv_stencil_4[d0, d1, d2, d3]->op_hcompute_conv_stencil_4[d0, floor(d1/4), d1%4, d2, d3]}
{ op_hcompute_conv_stencil_4[d0, d1, d2, d3] -> op_hcompute_conv_stencil_4[d0, o1, o2, d2, d3] : (-d1 + o2) mod 4 = 0 and -3 + d1 <= 4o1 <= d1 and 0 <= o2 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 3]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
access map expr:[i1]
{ op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] -> [(i1)] }
{ op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] -> [(i1)] }
access map : { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }need to find inner dim
dim id: 0
Relation map{0, 1, 0, 0, 0}
Vectorization dimension: 1
	aff : { op_hcompute_conv_stencil_4[i0, i1, i2, i3, i4] -> [(i1)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
new: { op_hcompute_conv_stencil_4[0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : i2 >= 0 and -4i1 <= i2 <= 8 - 4i1 and i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
base_str : {op_hcompute_conv_stencil_4[i0=0, i1=0, i2, i3, i4]}
	{ op_hcompute_conv_stencil_4[i0 = 0, i1 = 0, i2, i3, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
sched domain: { op_hcompute_conv_stencil_4[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
remove dimension: {4, 3, 2}
before:{ op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
after:{ op_hcompute_conv_stencil_4[i0 = 0, i1, i2 = 0, i3 = 0, i4 = 0] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 2 }
remove dimension: {4, 3, 2}
sched before projection: { op_hcompute_conv_stencil_4[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
access: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 2 }
access map : { op_hcompute_conv_stencil_4[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 2 }need to find inner dim
dim id: 0
Relation map{0, 1}
vectorization dimension after irrelevant dimension removal: 1
sched before adjust: { op_hcompute_conv_stencil_4[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 output sched: { op_hcompute_conv_stencil_4[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 temp sched: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final schedule: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final access: { op_hcompute_conv_stencil_4[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 9, 28, 28, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10[4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10[1 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+1]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[1 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10[2 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+2]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[2 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10[3 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+3]
domain: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[3 + 4i1] }
	Add TB output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28
origin: { op_hcompute_conv_stencil_4[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }, transform: { hw_kernel_global_wrapper_stencil_BANK_10[d0] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[d0] }
access map expr:[i1]
domain: { op_hcompute_conv_stencil_4[i0 = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_conv_stencil_4[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_10[i1] }
	Access map decouple reuse: { op_hcompute_conv_stencil_4[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_10_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out

before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_4_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_10_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out

TB Schedule: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2; op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
SRAM: --- hw_kernel_global_wrapper_stencil_BANK_10_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_3

SRAM Schedule: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_10_0_agg
--- hw_kernel_global_wrapper_stencil_BANK_10_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> [7 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_10_0_tb
--- hw_kernel_global_wrapper_stencil_BANK_10_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out
			dom : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_10_sram
--- hw_kernel_global_wrapper_stencil_BANK_10_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_0
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_1
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_2
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_3
			dom : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_10_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_out_3

sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> [7 + 12d1] : 0 <= d1 <= 8 }
remove dimension: {2}
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 4] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[d1] : 0 <= d1 <= 8 }
remove dimension: {2}
{ hw_kernel_global_wrapper_stencil_BANK_10_0_agg[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[4i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
write map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_10_0_tb[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_10_sram[i0] : 0 <= i0 <= 11 and (((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[4i1] : 0 <= i1 <= 2 }
	Sched: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",3602,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",3584,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_4_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
"dimensionality",4,0
"cycle_starting_addr",3604,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",9,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_4_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_10_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [44 + 48i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",44,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",48,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_sram[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> [7 + 12d1] : 0 <= d1 <= 8 }
"dimensionality",2,0
"cycle_starting_addr",7,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",12,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> hw_kernel_global_wrapper_stencil_BANK_10_0_agg[d1] : 0 <= d1 <= 8 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[44],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}}
Add lake node:ub_hw_kernel_global_wrapper_stencil_BANK_10 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_10
Module: cgralib.Mem_amber(ID:_U17, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U17__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
CGPL level :0
impl inputs: {hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6}
impl outpts: {hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17}
rddom: { hw_kernel_global_wrapper_stencil[d0, d1, d2 = 2, d3 = 3] : 0 <= d0 <= 2 and 0 <= d1 <= 2 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
--- hw_kernel_global_wrapper_stencil_BANK_11
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> [11 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0, 2, 3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2, 2, 3] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0, 2, 3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2, 2, 3] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17

    cons rem: {3, 2}
    prod rem: {3, 2}
    its: {3, 2}
    Dim:3 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x, 2, 3] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:3 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2, 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
    Dim:2 will be project out: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x, 2] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    Dim:2 will be project out: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, 2] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
after ubuffer regen: --- hw_kernel_global_wrapper_stencil_BANK_11
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> [11 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17

addr need tight: {}
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> [11 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> [11 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
After dim id set: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }

	UBuffer after address tighten--- hw_kernel_global_wrapper_stencil_BANK_11
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> [11 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17

getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_11[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9

	UBuffer after cgpl optimization--- hw_kernel_global_wrapper_stencil_BANK_11
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> [11 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			dom : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			acc : { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[conv_s1_r_y, conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			sched: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0, 0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[2, 2] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17

find bd for op :op_hcompute_conv_stencil_5
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read
find bd for op :op_hcompute_hw_kernel_global_wrapper_stencil
	find candidate: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_y)] }
	div dim: 0
	aff : { op_hcompute_conv_stencil_5[root, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [(conv_s1_r_x)] }
	div dim: 0
getting rddom
rddom = { hw_kernel_global_wrapper_stencil_BANK_11[i0, i1] : 0 <= i0 <= 2 and 0 <= i1 <= 2 }
Vectorization buffer capacity: 9
vectorization buf name: hw_kernel_global_wrapper_stencil_BANK_11
	 original range input access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
	 dim id: 2
{hw_kernel_global_wrapper_stencil_BANK_11[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_11[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_11[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11[3i0 + i1] }
{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
{ op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> [3604 + 2688conv_s1_r_y + 896conv_s1_r_x + 32conv_s1_y + conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 2688, up_level_stride : 2688
span range: 896, up_level_stride : 896
span range: 28, up_level_stride : 32
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_conv_stencil_5[root = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> hw_kernel_global_wrapper_stencil_BANK_11[3conv_s1_r_y + conv_s1_r_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
merge pair: {0, 1} , {1, 2} 
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17 stencil valid map: {  }
	merged access map: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
	merged schedule: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
{hw_kernel_global_wrapper_stencil_BANK_11[i0,i1]->hw_kernel_global_wrapper_stencil_BANK_11[i0*3+i1*1]}
merge transform: { hw_kernel_global_wrapper_stencil_BANK_11[i0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11[3i0 + i1] }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
{ op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> [11 + 36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
span range: 3, up_level_stride : 3
span range: 0, up_level_stride : 1
span range: 0, up_level_stride : 0
span range: 36, up_level_stride : 36
span range: 0, up_level_stride : 12
span range: 0, up_level_stride : 0
	access map merge pair: {{2, 3} , {0, 1} }
	schedule merge pair: {{2, 3} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w = 2, hw_kernel_global_wrapper_s0_z = 3] -> hw_kernel_global_wrapper_stencil_BANK_11[3hw_kernel_global_wrapper_s0_y + hw_kernel_global_wrapper_s0_x] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 2, 3] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 8 }
Add pt: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6 stencil valid map: {  }
	merged access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 5] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 8 }
	merged schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 5] -> [11 + 12i1] : i1 <= 8 and 12i1 >= -11 }
Ext by dim: {9}
  buffer_vectorization Vectorizing: hw_kernel_global_wrapper_stencil_BANK_11
   On addr dim: 0, fetch_width: 4
--- hw_kernel_global_wrapper_stencil_BANK_11
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 5] : 0 <= i1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 5] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 5] -> [11 + 12i1] : i1 <= 8 and 12i1 >= -11 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[8] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
			dom : { op_hcompute_conv_stencil_5[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17

in bundle  = 1
out bundle = 1
Vectorize input port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
	vectorize input port: hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [5, 5]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 4
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
	---- In range: [1, 9, 1, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, ]
		]

origin: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 5] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 8 }, transform: { hw_kernel_global_wrapper_stencil_BANK_11[d0] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[d0] }
access map : { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 5] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 8 }need to find inner dim
dim id: 0
Relation map{0, 1, 0}
vec loop dim: 1
Autogen trans:{ op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1] -> op_hcompute_hw_kernel_global_wrapper_stencil[i0, 4i1, i2] }
sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 5] }
	sched domain: { op_hcompute_hw_kernel_global_wrapper_stencil[i0, i1, i2 = 5] }
	sched before trans: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, 5] -> [11 + 12i1] : i1 <= 8 and 12i1 >= -11 }
	sched after trans: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [11 + 48i1] : 0 <= i1 <= 2 }
Fetch_ii: 48
	final sched: { op_hcompute_hw_kernel_global_wrapper_stencil[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_11[i0] -> hw_kernel_global_wrapper_stencil_BANK_11[o0] : -3 + i0 <= 4o0 <= i0 }
trans max: 2 , origin max: 2
agg2sram sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 5] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 5] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[0, i1, 5] -> [11 + 12i1] : 0 <= i1 <= 8 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 5] -> [11 + 12d1] : 0 <= d1 <= 8 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
AGG : --- hw_kernel_global_wrapper_stencil_BANK_11_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 5] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 5] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 5] -> [11 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

AGG Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 5] -> [11 + 12d1] : 0 <= d1 <= 8; op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
Vectorize output port bundle: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read
	Vectorize output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
Autogen slice:{ hw_kernel_global_wrapper_stencil_BANK_11[i0] -> hw_kernel_global_wrapper_stencil_BANK_11[o0] : -3 + i0 <= 4o0 <= i0 }
Range slice: { hw_kernel_global_wrapper_stencil_BANK_11[i0] -> hw_kernel_global_wrapper_stencil_BANK_11[o0] : -3 + i0 <= 4o0 <= i0 }
after slice{ op_hcompute_conv_stencil_5[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	aff : { op_hcompute_conv_stencil_5[i0, i1, i2, i3] -> [(floor((i1)/4))] }
	div dim: 1
    === div: { op_hcompute_conv_stencil_5[i0, i1, i2, i3] -> [(i1)/4] }
      denom = 4
      coeff  = 1/4
      num = 1
      denom= 4
	Dim: 1 denom: 4
	Trans str{op_hcompute_conv_stencil_5[d0, d1, d2, d3]->op_hcompute_conv_stencil_5[d0, floor(d1/4), d1%4, d2, d3]}
{ op_hcompute_conv_stencil_5[d0, d1, d2, d3] -> op_hcompute_conv_stencil_5[d0, o1, o2, d2, d3] : (-d1 + o2) mod 4 = 0 and -3 + d1 <= 4o1 <= d1 and 0 <= o2 <= 3 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Domain space on <i2> is: [0, 3]
Domain space on <i3> is: [0, 27]
Domain space on <i4> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
access map expr:[i1]
{ op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] -> [(i1)] }
{ op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] -> [(i1)] }
access map : { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }need to find inner dim
dim id: 0
Relation map{0, 1, 0, 0, 0}
Vectorization dimension: 1
	aff : { op_hcompute_conv_stencil_5[i0, i1, i2, i3, i4] -> [(i1)] }
	div dim: 0
rem: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
new: { op_hcompute_conv_stencil_5[0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : i2 >= 0 and -4i1 <= i2 <= 8 - 4i1 and i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
base_str : {op_hcompute_conv_stencil_5[i0=0, i1=0, i2, i3, i4]}
	{ op_hcompute_conv_stencil_5[i0 = 0, i1 = 0, i2, i3, i4] }
origin max: 0
trans max: 0
ahead_step : 0
sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
sched domain: { op_hcompute_conv_stencil_5[i0, i1, i2 = 0, i3 = 0, i4 = 0] }
remove dimension: {4, 3, 2}
before:{ op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3, i4] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 2 and 0 <= i2 <= 3 and 0 <= i3 <= 27 and 0 <= i4 <= 27 }
after:{ op_hcompute_conv_stencil_5[i0 = 0, i1, i2 = 0, i3 = 0, i4 = 0] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 2 }
remove dimension: {4, 3, 2}
sched before projection: { op_hcompute_conv_stencil_5[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
access: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 2 }
access map : { op_hcompute_conv_stencil_5[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 2 }need to find inner dim
dim id: 0
Relation map{0, 1}
vectorization dimension after irrelevant dimension removal: 1
sched before adjust: { op_hcompute_conv_stencil_5[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 output sched: { op_hcompute_conv_stencil_5[0, i1] -> [3604 + 3584i1] : 0 <= i1 <= 2 }
	 temp sched: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final schedule: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
final access: { op_hcompute_conv_stencil_5[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 8]
Domain space on <i2> is: [0, 27]
Domain space on <i3> is: [0, 27]
Stride : 1	Origin: 1
ADDR dim <0> range: 9, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:1
	var_name: i1, idx: 2, coef: 1, vec_stride_in_addr:1
before rewrite: --- Variable Dimension: 5
	---nameid map: 
		 name: const	 id: 0
		 name: i0	 id: 1
		 name: i1	 id: 2
		 name: i2	 id: 3
		 name: i3	 id: 4
	---- In range: [1, 9, 28, 28, ]
	---- Out range: [9, ]
	---- Stride: 
	---- Start Addr: [0, ]
	---- Access Matrix: 
		[[0, 0, 1, 0, 0, ]
		]

	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11[4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 0
output_dim: 0
	var_name: const, idx: 0, coef: 0, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11[1 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 1
output_dim: 0
	var_name: const, idx: 0, coef: 1, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+1]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[1 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11[2 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 2
output_dim: 0
	var_name: const, idx: 0, coef: 2, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+2]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[2 + 4i1] }
	 rewrite access map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11[3 + 4i1] : 0 <= i1 <= 2 }
Domain space on <i0> is: [0, 0]
Domain space on <i1> is: [0, 2]
Stride : 4	Origin: 4
ADDR dim <0> range: 3, offset: 3
output_dim: 0
	var_name: const, idx: 0, coef: 3, vec_stride_in_addr:4
	var_name: i1, idx: 2, coef: 4, vec_stride_in_addr:4
access map expr:[4*i1+3]
domain: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
access map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[3 + 4i1] }
	Add TB output port: hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17
origin: { op_hcompute_conv_stencil_5[0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }, transform: { hw_kernel_global_wrapper_stencil_BANK_11[d0] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[d0] }
access map expr:[i1]
domain: { op_hcompute_conv_stencil_5[i0 = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
access map: { op_hcompute_conv_stencil_5[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_11[i1] }
	Access map decouple reuse: { op_hcompute_conv_stencil_5[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_11_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out

before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
before dim id set :{ op_hcompute_conv_stencil_5_tb2out_0[0, i1, i2, i3] -> [3604 + 896i1 + 32i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
After dim id set: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
TB  : --- hw_kernel_global_wrapper_stencil_BANK_11_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out

TB Schedule: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27; op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[1 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[1 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[2 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[2 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[3 + 4i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[3 + 4i1] : 0 <= i1 <= 2 }
before dim id set :{ op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After dim id set: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
SRAM: --- hw_kernel_global_wrapper_stencil_BANK_11_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_3

SRAM Schedule: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2; op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_11_0_agg
--- hw_kernel_global_wrapper_stencil_BANK_11_0_agg
	---- 1 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 5] : 0 <= d1 <= 8 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 5] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[d1] : 0 <= d1 <= 8 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 5] -> [11 + 12d1] : 0 <= d1 <= 8 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[8] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_agg[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write_agg_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_out_3

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_11_0_tb
--- hw_kernel_global_wrapper_stencil_BANK_11_0_tb
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[11] }

	---- 1 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out
			dom : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			acc : { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
			sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_0_tb[8] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read_tb_in
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read_tb_out
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out

After vectorization codegen: hw_kernel_global_wrapper_stencil_BANK_11_sram
--- hw_kernel_global_wrapper_stencil_BANK_11_sram
	---- 4 in ports
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
			dom : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[11] }

	---- 4 out ports:
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_0
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[0] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[8] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_1
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[1 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[1] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[9] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_2
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[2 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[2] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[10] }

		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_3
			dom : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] : 0 <= i1 <= 2 }
			acc : { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[3 + 4i1] : 0 <= i1 <= 2 }
			sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
			min location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[3] }
			max location: { hw_kernel_global_wrapper_stencil_BANK_11_sram[11] }

	---- Input Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_write
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_0
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_1
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_2
			hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_6_in_3
	---- Output Bundles
		hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_read
		---- Ports...
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_0
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_1
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_2
			hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_out_3

sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 5] -> [11 + 12d1] : 0 <= d1 <= 8 }
remove dimension: {2}
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1, d2 = 5] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[d1] : 0 <= d1 <= 8 }
remove dimension: {2}
{ hw_kernel_global_wrapper_stencil_BANK_11_0_agg[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[4i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_11_0_tb[i0] : 0 <= i0 <= 11 and (i0 <= 8 or ((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
write map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[4i1] : 0 <= i1 <= 2 }
{ hw_kernel_global_wrapper_stencil_BANK_11_sram[i0] : 0 <= i0 <= 11 and (((2 + i0) mod 4 = 0 and 2 <= i0 <= 10) or ((1 + i0) mod 4 = 0 and i0 >= 3) or ((i0) mod 4 = 0 and i0 <= 8) or ((-1 + i0) mod 4 = 0 and 0 < i0 <= 9)) }
read map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[4i1] : 0 <= i1 <= 2 }
	Sched: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> [3602 + 3584i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",3602,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",3584,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_sram2tb_0[root = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_sram2tb_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_conv_stencil_5_tb2out_0[d0 = 0, d1, d2, d3] -> [3604 + 896d1 + 32d2 + d3] : 0 <= d1 <= 8 and 0 <= d2 <= 27 and 0 <= d3 <= 27 }
"dimensionality",4,0
"cycle_starting_addr",3604,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",9,0
"cycle_stride_2",896,0
"extent_1",28,0
"cycle_stride_1",32,0
"extent_0",28,0
"cycle_stride_0",1,0
	Micro buf name: tb
  Before Merge: 
    acc map: { op_hcompute_conv_stencil_5_tb2out_0[root = 0, i1, i2, i3] -> hw_kernel_global_wrapper_stencil_BANK_11_0_tb[i1] : 0 <= i1 <= 8 and 0 <= i2 <= 27 and 0 <= i3 <= 27 }
"read_data_starting_addr",0,0
"read_data_stride_3",0,0
"read_data_stride_2",1,0
"read_data_stride_1",0,0
"read_data_stride_0",0,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> [48 + 48i1] : 0 <= i1 <= 2 }
"dimensionality",2,0
"cycle_starting_addr",48,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",3,0
"cycle_stride_0",48,0
	Micro buf name: sram
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_sram[4i1] : 0 <= i1 <= 2 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_agg2sram_0[i0 = 0, i1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[4i1] : 0 <= i1 <= 2 }
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Sched: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> [11 + 12d1] : 0 <= d1 <= 8 }
"dimensionality",2,0
"cycle_starting_addr",11,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",9,0
"cycle_stride_0",12,0
	Micro buf name: agg
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil_in2agg_0[d0 = 0, d1] -> hw_kernel_global_wrapper_stencil_BANK_11_0_agg[d1] : 0 <= d1 <= 8 }
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
{"agg2sram_0":{"cycle_starting_addr":[48],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[11],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}}
Add lake node:ub_hw_kernel_global_wrapper_stencil_BANK_11 with input_num = 1, output_num = 1
Config mode: lake
Generating Verilog Testing Collateral for: ub_hw_kernel_global_wrapper_stencil_BANK_11
Module: cgralib.Mem_amber(ID:_U18, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U18__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
addr need tight: {}
Global range: { hw_kernel_stencil[i0, i1, i2, i3] : 0 <= i0 <= 2 and 0 <= i1 <= 2 and 0 <= i2 <= 2 and 0 <= i3 <= 3 }
Sorted ops: {op_hcompute_hw_kernel_global_wrapper_stencil}
  Before Merge: 
    acc map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
    sched: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
    reduce_map: { hw_kernel_stencil[d0, d1, d2, d3] -> hw_kernel_stencil[36d0 + 12d1 + 4d2 + d3] }
  Dim: 2
    Schedule dom range: 3, current_level_stride : 12, up_level_stride : 36
    Address dom range: 3, current_level_stride : 12, up_level_stride : 36
  Dim: 3
    Schedule dom range: 3, current_level_stride : 4, up_level_stride : 12
    Address dom range: 3, current_level_stride : 4, up_level_stride : 12
  Dim: 4
    Schedule dom range: 4, current_level_stride : 1, up_level_stride : 4
    Address dom range: 4, current_level_stride : 1, up_level_stride : 4
span range: 36, up_level_stride : 36
span range: 12, up_level_stride : 12
span range: 4, up_level_stride : 4
span range: 36, up_level_stride : 36
span range: 12, up_level_stride : 12
span range: 4, up_level_stride : 4
	access map merge pair: {{2, 3} , {1, 2} , {0, 1} }
	schedule merge pair: {{2, 3} , {1, 2} , {0, 1} }
merge pair: {2, 3} , {2, 3} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
merge pair: {1, 2} , {1, 2} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, i2, i3] -> hw_kernel_stencil[12i1 + 4i2 + i3] : 0 <= i1 <= 8 and 0 <= i2 <= 2 and 0 <= i3 <= 3 }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1, i2] -> hw_kernel_stencil[4i1 + i2] : 0 <= i1 <= 26 and 0 <= i2 <= 3 }
  After Merge: 
    schedule: { op_hcompute_hw_kernel_global_wrapper_stencil[0, i1] -> [i1] : 0 <= i1 <= 107 }
"dimensionality",2,0
"cycle_starting_addr",0,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",108,0
"cycle_stride_0",1,0
"read_data_starting_addr",0,0
"read_data_stride_1",0,0
"read_data_stride_0",1,0
	Read map: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> hw_kernel_stencil[hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[108],"read_data_starting_addr":[0],"read_data_stride":[1]}}
addr need tight: {}
Global range: { hw_output_stencil_clkwrk_0[0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Sorted ops: {op_hcompute_hw_output_stencil}
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_0[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
    sched: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
    reduce_map: { hw_output_stencil_clkwrk_0[d0, d1, d2] -> hw_output_stencil_clkwrk_0[784d0 + 28d1 + d2] }
    1d acc map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_0[28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
  Dim: 2
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 28
    Address dom range: 28, current_level_stride : 1, up_level_stride : 28
span range: 28, up_level_stride : 28
span range: 28, up_level_stride : 28
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_0[28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
  After Merge: 
    schedule: { op_hcompute_hw_output_stencil[0, i1] -> [11664 + i1] : 0 <= i1 <= 783 }
"dimensionality",2,0
"cycle_starting_addr",11664,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",784,0
"cycle_stride_0",1,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> hw_output_stencil_clkwrk_0[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
{"in2glb_0":{"cycle_starting_addr":[11664],"cycle_stride":[1],"dimensionality":1,"extent":[784],"write_data_starting_addr":[0],"write_data_stride":[1]}}
addr need tight: {}
Global range: { hw_output_stencil_clkwrk_1[0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Sorted ops: {op_hcompute_hw_output_stencil_1}
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> hw_output_stencil_clkwrk_1[0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
    sched: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
    reduce_map: { hw_output_stencil_clkwrk_1[d0, d1, d2] -> hw_output_stencil_clkwrk_1[784d0 + 28d1 + d2] }
    1d acc map: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> hw_output_stencil_clkwrk_1[28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
  Dim: 2
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 28
    Address dom range: 28, current_level_stride : 1, up_level_stride : 28
span range: 28, up_level_stride : 28
span range: 28, up_level_stride : 28
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> hw_output_stencil_clkwrk_1[28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
  After Merge: 
    schedule: { op_hcompute_hw_output_stencil_1[0, i1] -> [11664 + i1] : 0 <= i1 <= 783 }
"dimensionality",2,0
"cycle_starting_addr",11664,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",784,0
"cycle_stride_0",1,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> hw_output_stencil_clkwrk_1[0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
{"in2glb_0":{"cycle_starting_addr":[11664],"cycle_stride":[1],"dimensionality":1,"extent":[784],"write_data_starting_addr":[0],"write_data_stride":[1]}}
addr need tight: {}
Global range: { hw_output_stencil_clkwrk_2[0, i1, i2] : 0 <= i1 <= 27 and 0 <= i2 <= 27 }
Sorted ops: {op_hcompute_hw_output_stencil_2}
  Before Merge: 
    acc map: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> hw_output_stencil_clkwrk_2[0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
    sched: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
    reduce_map: { hw_output_stencil_clkwrk_2[d0, d1, d2] -> hw_output_stencil_clkwrk_2[784d0 + 28d1 + d2] }
    1d acc map: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> hw_output_stencil_clkwrk_2[28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
  Dim: 2
    Schedule dom range: 28, current_level_stride : 1, up_level_stride : 28
    Address dom range: 28, current_level_stride : 1, up_level_stride : 28
span range: 28, up_level_stride : 28
span range: 28, up_level_stride : 28
	access map merge pair: {{0, 1} }
	schedule merge pair: {{0, 1} }
merge pair: {0, 1} , {0, 1} 
access map: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> hw_output_stencil_clkwrk_2[28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
  After Merge: 
    schedule: { op_hcompute_hw_output_stencil_2[0, i1] -> [11664 + i1] : 0 <= i1 <= 783 }
"dimensionality",2,0
"cycle_starting_addr",11664,0
"extent_1",1,0
"cycle_stride_1",0,0
"extent_0",784,0
"cycle_stride_0",1,0
"write_data_starting_addr",0,0
"write_data_stride_1",0,0
"write_data_stride_0",1,0
	Write map: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> hw_output_stencil_clkwrk_2[0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
{"in2glb_0":{"cycle_starting_addr":[11664],"cycle_stride":[1],"dimensionality":1,"extent":[784],"write_data_starting_addr":[0],"write_data_stride":[1]}}
Visit op: op_hcompute_hw_output_stencil_2
Schedule to generate affine controller: { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
pma: { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [(11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2)] : root = 0 and 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
sched = { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> [(11664 + 28hw_output_s0_y_yi_2 + hw_output_s0_x_xi_2)] }
  dom = { op_hcompute_hw_output_stencil_2[root = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
ls = { op_hcompute_hw_output_stencil_2[root, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] }
v = 0
Add ub node to be aff ctrl
"dimensionality",3,0
"cycle_starting_addr",11664,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_output_stencil_2_port_controller
Module: cgralib.Mem_amber(ID:_U19, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U19__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
getting incoming buffers to op_hcompute_hw_output_stencil_2
  consumed: conv_stencil
Visit op: op_hcompute_hw_output_stencil_1
Schedule to generate affine controller: { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
pma: { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [(11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1)] : root = 0 and 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
sched = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> [(11664 + 28hw_output_s0_y_yi_1 + hw_output_s0_x_xi_1)] }
  dom = { op_hcompute_hw_output_stencil_1[root = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
ls = { op_hcompute_hw_output_stencil_1[root, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] }
v = 0
Add ub node to be aff ctrl
"dimensionality",3,0
"cycle_starting_addr",11664,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_output_stencil_1_port_controller
Module: cgralib.Mem_amber(ID:_U23, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U23__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
getting incoming buffers to op_hcompute_hw_output_stencil_1
  consumed: conv_stencil
Visit op: op_hcompute_hw_output_stencil
Schedule to generate affine controller: { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
pma: { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi)] : root = 0 and 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
sched = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] -> [(11664 + 28hw_output_s0_y_yi + hw_output_s0_x_xi)] }
  dom = { op_hcompute_hw_output_stencil[root = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
ls = { op_hcompute_hw_output_stencil[root, hw_output_s0_y_yi, hw_output_s0_x_xi] }
v = 0
Add ub node to be aff ctrl
"dimensionality",3,0
"cycle_starting_addr",11664,0
"extent_2",1,0
"cycle_stride_2",0,0
"extent_1",28,0
"cycle_stride_1",28,0
"extent_0",28,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_output_stencil_port_controller
Module: cgralib.Mem_amber(ID:_U27, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U27__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
getting incoming buffers to op_hcompute_hw_output_stencil
  consumed: conv_stencil
Visit op: op_hcompute_conv_stencil_5
getting incoming buffers to op_hcompute_conv_stencil_5
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Visit op: op_hcompute_conv_stencil_4
getting incoming buffers to op_hcompute_conv_stencil_4
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Visit op: op_hcompute_conv_stencil_3
getting incoming buffers to op_hcompute_conv_stencil_3
  consumed: conv_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_input_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_global_wrapper_stencil
Visit op: op_hcompute_conv_stencil_2
getting incoming buffers to op_hcompute_conv_stencil_2
Visit op: op_hcompute_conv_stencil_1
getting incoming buffers to op_hcompute_conv_stencil_1
Visit op: op_hcompute_conv_stencil
getting incoming buffers to op_hcompute_conv_stencil
Visit op: op_hcompute_hw_kernel_global_wrapper_stencil
getting incoming buffers to op_hcompute_hw_kernel_global_wrapper_stencil
  consumed: hw_kernel_stencil
Schedule to generate affine controller: { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
pma: { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z)] : root = 0 and 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
sched = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] -> [(36hw_kernel_global_wrapper_s0_y + 12hw_kernel_global_wrapper_s0_x + 4hw_kernel_global_wrapper_s0_w + hw_kernel_global_wrapper_s0_z)] }
  dom = { op_hcompute_hw_kernel_global_wrapper_stencil[root = 0, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] : 0 <= hw_kernel_global_wrapper_s0_y <= 2 and 0 <= hw_kernel_global_wrapper_s0_x <= 2 and 0 <= hw_kernel_global_wrapper_s0_w <= 2 and 0 <= hw_kernel_global_wrapper_s0_z <= 3 }
ls = { op_hcompute_hw_kernel_global_wrapper_stencil[root, hw_kernel_global_wrapper_s0_y, hw_kernel_global_wrapper_s0_x, hw_kernel_global_wrapper_s0_w, hw_kernel_global_wrapper_s0_z] }
v = 0
Add ub node to be aff ctrl
"dimensionality",5,0
"cycle_starting_addr",0,0
"extent_4",1,0
"cycle_stride_4",0,0
"extent_3",3,0
"cycle_stride_3",36,0
"extent_2",3,0
"cycle_stride_2",12,0
"extent_1",3,0
"cycle_stride_1",4,0
"extent_0",4,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_kernel_global_wrapper_stencil_port_controller
Module: cgralib.Mem_amber(ID:_U31, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U31__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
Visit op: op_hcompute_hw_input_global_wrapper_stencil
getting incoming buffers to op_hcompute_hw_input_global_wrapper_stencil
  consumed: hw_input_stencil
Schedule to generate affine controller: { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
pma: { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z)] : root = 0 and 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
sched = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] -> [(120hw_input_global_wrapper_s0_y + 4hw_input_global_wrapper_s0_x + hw_input_global_wrapper_s0_z)] }
  dom = { op_hcompute_hw_input_global_wrapper_stencil[root = 0, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] : 0 <= hw_input_global_wrapper_s0_y <= 29 and 0 <= hw_input_global_wrapper_s0_x <= 29 and 0 <= hw_input_global_wrapper_s0_z <= 3 }
ls = { op_hcompute_hw_input_global_wrapper_stencil[root, hw_input_global_wrapper_s0_y, hw_input_global_wrapper_s0_x, hw_input_global_wrapper_s0_z] }
v = 0
Add ub node to be aff ctrl
"dimensionality",4,0
"cycle_starting_addr",0,0
"extent_3",1,0
"cycle_stride_3",0,0
"extent_2",30,0
"cycle_stride_2",120,0
"extent_1",30,0
"cycle_stride_1",4,0
"extent_0",4,0
"cycle_stride_0",1,0
Generating Verilog Testing Collateral for: op_hcompute_hw_input_global_wrapper_stencil_port_controller
Module: cgralib.Mem_amber(ID:_U36, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
  Type: {'rst_n':BitIn, 'clk_en':BitIn, 'clk':coreir.clkIn, 'data_in_0':BitIn[16], 'chain_data_in_0':BitIn[16], 'data_out_0':Bit[16], 'stencil_valid':Bit, 'flush':BitIn}
  Def? No
Verilog module type: cgralib_Mem_amber__ID_U36__ctrl_width16__has_chain_enFalse__has_external_addrgenFalse__has_flushTrue__has_read_validFalse__has_resetFalse__has_stencil_validTrue__has_validFalse__is_romFalse__num_inputs1__num_outputs1__use_prebuilt_memTrue__width16
Find compute
Done Finding compute , op Latency : 0, read Latency: 0
Delaying read
Returning delayed...
Delaying exe
Returning delayed...
Delaying writes
Returning delayed...
Module: global.resnet
  Type: {'clk':coreir.clkIn, 'reset':BitIn, 'hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en':Bit, 'hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read':BitIn[16][1], 'hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en':Bit, 'hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read':BitIn[16][1], 'hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid':Bit, 'hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write':Bit[16][1], 'hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid':Bit, 'hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write':Bit[16][1], 'hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid':Bit, 'hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write':Bit[16][1]}
  Def? Yes
  Def:
    Instances:
      _U35 : reg(has_clr:False, has_en:False, has_rst:False, width:16)
      _U40 : reg(has_clr:False, has_en:False, has_rst:False, width:16)
      conv_stencil : conv_stencil_ub
      hw_input_global_wrapper_stencil : hw_input_global_wrapper_stencil_ub
      hw_kernel_global_wrapper_stencil : hw_kernel_global_wrapper_stencil_ub
      op_hcompute_conv_stencil : cu_op_hcompute_conv_stencil
      op_hcompute_conv_stencil_1 : cu_op_hcompute_conv_stencil_1
      op_hcompute_conv_stencil_2 : cu_op_hcompute_conv_stencil_2
      op_hcompute_conv_stencil_3 : cu_op_hcompute_conv_stencil_3
      op_hcompute_conv_stencil_4 : cu_op_hcompute_conv_stencil_4
      op_hcompute_conv_stencil_5 : cu_op_hcompute_conv_stencil_5
      op_hcompute_hw_input_global_wrapper_stencil : cu_op_hcompute_hw_input_global_wrapper_stencil
      op_hcompute_hw_input_global_wrapper_stencil_exe_start : op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U38
      op_hcompute_hw_input_global_wrapper_stencil_port_controller : Mem_amber(ID:_U36, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const : const
      op_hcompute_hw_input_global_wrapper_stencil_read_start : op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U37
      op_hcompute_hw_input_global_wrapper_stencil_write_start : op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U39
      op_hcompute_hw_kernel_global_wrapper_stencil : cu_op_hcompute_hw_kernel_global_wrapper_stencil
      op_hcompute_hw_kernel_global_wrapper_stencil_exe_start : op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U33
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller : Mem_amber(ID:_U31, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const : const
      op_hcompute_hw_kernel_global_wrapper_stencil_read_start : op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U32
      op_hcompute_hw_kernel_global_wrapper_stencil_write_start : op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U34
      op_hcompute_hw_output_stencil : cu_op_hcompute_hw_output_stencil
      op_hcompute_hw_output_stencil_1 : cu_op_hcompute_hw_output_stencil_1
      op_hcompute_hw_output_stencil_1_exe_start : op_hcompute_hw_output_stencil_1_exe_start_pt__U25
      op_hcompute_hw_output_stencil_1_port_controller : Mem_amber(ID:_U23, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_output_stencil_1_port_controller_clk_en_const : const
      op_hcompute_hw_output_stencil_1_read_start : op_hcompute_hw_output_stencil_1_read_start_pt__U24
      op_hcompute_hw_output_stencil_1_write_start : op_hcompute_hw_output_stencil_1_write_start_pt__U26
      op_hcompute_hw_output_stencil_2 : cu_op_hcompute_hw_output_stencil_2
      op_hcompute_hw_output_stencil_2_exe_start : op_hcompute_hw_output_stencil_2_exe_start_pt__U21
      op_hcompute_hw_output_stencil_2_port_controller : Mem_amber(ID:_U19, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_output_stencil_2_port_controller_clk_en_const : const
      op_hcompute_hw_output_stencil_2_read_start : op_hcompute_hw_output_stencil_2_read_start_pt__U20
      op_hcompute_hw_output_stencil_2_write_start : op_hcompute_hw_output_stencil_2_write_start_pt__U22
      op_hcompute_hw_output_stencil_exe_start : op_hcompute_hw_output_stencil_exe_start_pt__U29
      op_hcompute_hw_output_stencil_port_controller : Mem_amber(ID:_U27, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)
      op_hcompute_hw_output_stencil_port_controller_clk_en_const : const
      op_hcompute_hw_output_stencil_read_start : op_hcompute_hw_output_stencil_read_start_pt__U28
      op_hcompute_hw_output_stencil_write_start : op_hcompute_hw_output_stencil_write_start_pt__U30
    Connections:
      conv_stencil.reset <=> self.reset
      hw_input_global_wrapper_stencil.reset <=> self.reset
      hw_kernel_global_wrapper_stencil.reset <=> self.reset
      op_hcompute_hw_output_stencil_2_port_controller.flush <=> self.reset
      op_hcompute_hw_output_stencil_1_port_controller.flush <=> self.reset
      op_hcompute_hw_output_stencil_port_controller.flush <=> self.reset
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.flush <=> self.reset
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush <=> self.reset
      op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write <=> self.hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write
      op_hcompute_hw_output_stencil_2_port_controller.clk <=> self.clk
      op_hcompute_hw_output_stencil_1_port_controller.clk <=> self.clk
      op_hcompute_hw_output_stencil_port_controller.clk <=> self.clk
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk <=> self.clk
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk <=> self.clk
      op_hcompute_hw_output_stencil_2_port_controller.clk_en <=> op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_2_port_controller.rst_n <=> op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_2_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_2_read_start.in
      op_hcompute_hw_output_stencil_2_exe_start.in <=> op_hcompute_hw_output_stencil_2_port_controller.stencil_valid
      op_hcompute_hw_output_stencil_2_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_2_write_start.in
      op_hcompute_hw_output_stencil_2_write_start.out <=> self.hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid
      op_hcompute_hw_output_stencil_1_write_start.out <=> self.hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid
      conv_stencil.op_hcompute_hw_output_stencil_2_read <=> op_hcompute_hw_output_stencil_2.conv_stencil_op_hcompute_hw_output_stencil_2_read
      op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write <=> self.hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write
      conv_stencil.op_hcompute_hw_output_stencil_1_read <=> op_hcompute_hw_output_stencil_1.conv_stencil_op_hcompute_hw_output_stencil_1_read
      op_hcompute_hw_output_stencil_1_port_controller.clk_en <=> op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_1_port_controller.rst_n <=> op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_1_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_1_read_start.in
      op_hcompute_hw_output_stencil_1_exe_start.in <=> op_hcompute_hw_output_stencil_1_port_controller.stencil_valid
      op_hcompute_hw_output_stencil_1_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_1_write_start.in
      op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write <=> self.hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write
      op_hcompute_hw_output_stencil_port_controller.clk_en <=> op_hcompute_hw_output_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_port_controller.rst_n <=> op_hcompute_hw_output_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_output_stencil_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_read_start.in
      op_hcompute_hw_output_stencil_exe_start.in <=> op_hcompute_hw_output_stencil_port_controller.stencil_valid
      op_hcompute_hw_output_stencil_port_controller.stencil_valid <=> op_hcompute_hw_output_stencil_write_start.in
      op_hcompute_hw_output_stencil_write_start.out <=> self.hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid
      conv_stencil.op_hcompute_hw_output_stencil_read <=> op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read
      conv_stencil.op_hcompute_conv_stencil_5_write <=> op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write
      conv_stencil.op_hcompute_conv_stencil_5_read <=> op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_read
      hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read <=> op_hcompute_conv_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read
      hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read <=> op_hcompute_conv_stencil_5.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read
      conv_stencil.op_hcompute_conv_stencil_4_write <=> op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write
      conv_stencil.op_hcompute_conv_stencil_4_read <=> op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_read
      hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read <=> op_hcompute_conv_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read
      hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read <=> op_hcompute_conv_stencil_4.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read
      conv_stencil.op_hcompute_conv_stencil_3_write <=> op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write
      conv_stencil.op_hcompute_conv_stencil_3_read <=> op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_read
      hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read <=> op_hcompute_conv_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read
      hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read <=> op_hcompute_conv_stencil_3.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read
      conv_stencil.op_hcompute_conv_stencil_2_write <=> op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write
      conv_stencil.op_hcompute_conv_stencil_1_write <=> op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write
      conv_stencil.op_hcompute_conv_stencil_write <=> op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write
      hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write <=> op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk_en <=> op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.rst_n <=> op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid <=> op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in
      op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in <=> op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid
      op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.stencil_valid <=> op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in
      op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out <=> self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en
      op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read <=> self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read
      _U35.in <=> self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0]
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out
      hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write <=> op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid <=> op_hcompute_hw_input_global_wrapper_stencil_read_start.in
      op_hcompute_hw_input_global_wrapper_stencil_exe_start.in <=> op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid
      op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid <=> op_hcompute_hw_input_global_wrapper_stencil_write_start.in
      op_hcompute_hw_input_global_wrapper_stencil_read_start.out <=> self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en
      op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read <=> self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read
      _U40.in <=> self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0]

Find top interface: clk
Find top interface: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read
Find top interface: hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en
Find top interface: hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read
Find top interface: hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en
Find top interface: hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write
Find top interface: hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid
Find top interface: hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write
Find top interface: hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid
Find top interface: hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write
Find top interface: hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid
Find top interface: reset
    Connect the read directly to write port of GLB!
    ub_conv_stencil_BANK_0(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_conv_stencil_BANK_1(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_conv_stencil_BANK_2(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_0(ID:_U3, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_1(ID:_U4, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_2(ID:_U5, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_input_global_wrapper_stencil_BANK_3(ID:_U6, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_kernel_global_wrapper_stencil_BANK_0(ID:_U7, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_kernel_global_wrapper_stencil_BANK_1(ID:_U8, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_kernel_global_wrapper_stencil_BANK_2(ID:_U9, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_kernel_global_wrapper_stencil_BANK_3(ID:_U10, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_kernel_global_wrapper_stencil_BANK_4(ID:_U11, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_kernel_global_wrapper_stencil_BANK_5(ID:_U12, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_kernel_global_wrapper_stencil_BANK_6(ID:_U13, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_kernel_global_wrapper_stencil_BANK_7(ID:_U14, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_kernel_global_wrapper_stencil_BANK_8(ID:_U15, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_kernel_global_wrapper_stencil_BANK_9(ID:_U16, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_kernel_global_wrapper_stencil_BANK_10(ID:_U17, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    ub_hw_kernel_global_wrapper_stencil_BANK_11(ID:_U18, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
    Connect the read directly to write port of GLB!
    op_hcompute_hw_output_stencil_2_port_controller(ID:_U19, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
    Connect the read directly to write port of GLB!
    op_hcompute_hw_output_stencil_1_port_controller(ID:_U23, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
    Connect the read directly to write port of GLB!
    op_hcompute_hw_kernel_global_wrapper_stencil_port_controller(ID:_U31, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
    Connect the read directly to write port of GLB!
    op_hcompute_hw_output_stencil_port_controller(ID:_U27, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
    Connect the read directly to write port of GLB!
    op_hcompute_hw_input_global_wrapper_stencil_port_controller(ID:_U36, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
inlining op_hcompute_hw_output_stencil_write_start
inlining op_hcompute_hw_output_stencil_read_start
inlining op_hcompute_hw_output_stencil_exe_start
inlining op_hcompute_hw_output_stencil_2_write_start
inlining op_hcompute_hw_output_stencil_2_read_start
inlining op_hcompute_hw_output_stencil_2_exe_start
inlining op_hcompute_hw_output_stencil_1_write_start
inlining op_hcompute_hw_output_stencil_1_read_start
inlining op_hcompute_hw_output_stencil_1_exe_start
inlining op_hcompute_hw_kernel_global_wrapper_stencil_write_start
inlining op_hcompute_hw_kernel_global_wrapper_stencil_read_start
inlining op_hcompute_hw_kernel_global_wrapper_stencil_exe_start
inlining op_hcompute_hw_input_global_wrapper_stencil_write_start
inlining op_hcompute_hw_input_global_wrapper_stencil_read_start
inlining op_hcompute_hw_input_global_wrapper_stencil_exe_start
inlining inner_compute$i2132_i2133_i131
inlining inner_compute$i2137_i2138_i131
inlining inner_compute$i2142_i2143_i131
inlining inner_compute$add_683_689_690_tree$_join_i2165_i2127
inlining inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808
inlining inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110
inlining inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461
inlining inner_compute$add_718_724_725_tree$_join_i2190_i2127
inlining inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808
inlining inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110
inlining inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461
inlining inner_compute$add_753_759_760_tree$_join_i2215_i2127
inlining inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808
inlining inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110
inlining inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127
inlining inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461
inlining i2132_i2133_i131
inlining i2137_i2138_i131
inlining i2142_i2143_i131
inlining add_683_689_690_tree$_join_i2165_i2127
inlining add_683_689_690_tree$opN_0$_join_i2161_i1808
inlining add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110
inlining add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127
inlining mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461
inlining add_718_724_725_tree$_join_i2190_i2127
inlining add_718_724_725_tree$opN_0$_join_i2186_i1808
inlining add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110
inlining add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127
inlining mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461
inlining add_753_759_760_tree$_join_i2215_i2127
inlining add_753_759_760_tree$opN_0$_join_i2211_i1808
inlining add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110
inlining add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127
inlining mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461
inlining _U35
inlining _U40
inlining op_hcompute_hw_output_stencil_2
inlining op_hcompute_hw_output_stencil_1
inlining op_hcompute_hw_output_stencil
inlining op_hcompute_hw_kernel_global_wrapper_stencil
inlining op_hcompute_hw_input_global_wrapper_stencil
inlining inner_compute$c0
inlining inner_compute$c0
inlining inner_compute$c0
inlining inner_compute$c0
inlining inner_compute$c1
inlining inner_compute$c2
inlining inner_compute$c3
inlining inner_compute$c4
inlining inner_compute$c0
inlining inner_compute$c1
inlining inner_compute$c2
inlining inner_compute$c3
inlining inner_compute$c4
inlining inner_compute$c0
inlining inner_compute$c1
inlining inner_compute$c2
inlining inner_compute$c3
inlining inner_compute$c4
inlining c0
inlining c0
inlining c0
inlining c0
inlining c1
inlining c2
inlining c3
inlining c4
inlining c0
inlining c1
inlining c2
inlining c3
inlining c4
inlining c0
inlining c1
inlining c2
inlining c3
inlining c4
inlining op_hcompute_conv_stencil_5
inlining op_hcompute_conv_stencil_4
inlining op_hcompute_conv_stencil_3
inlining op_hcompute_conv_stencil_2
inlining op_hcompute_conv_stencil_1
inlining op_hcompute_conv_stencil
inlining ub_conv_stencil_BANK_0_clk_en_const
inlining ub_conv_stencil_BANK_1_clk_en_const
inlining ub_conv_stencil_BANK_2_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const
inlining ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_0_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_10_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_11_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_1_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_2_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_3_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_4_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_5_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_6_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_7_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_8_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_9_clk_en_const
inlining op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const
inlining op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk_en_const
inlining op_hcompute_hw_output_stencil_1_port_controller_clk_en_const
inlining op_hcompute_hw_output_stencil_2_port_controller_clk_en_const
inlining op_hcompute_hw_output_stencil_port_controller_clk_en_const
inlining ub_hw_kernel_global_wrapper_stencil_BANK_2
inlining ub_hw_kernel_global_wrapper_stencil_BANK_1
inlining ub_hw_kernel_global_wrapper_stencil_BANK_0
inlining ub_hw_input_global_wrapper_stencil_BANK_3
inlining ub_hw_input_global_wrapper_stencil_BANK_2
inlining ub_hw_input_global_wrapper_stencil_BANK_1
inlining ub_hw_input_global_wrapper_stencil_BANK_0
inlining hw_input_global_wrapper_stencil
inlining op_hcompute_hw_input_global_wrapper_stencil_port_controller
inlining op_hcompute_hw_kernel_global_wrapper_stencil_port_controller
inlining ub_conv_stencil_BANK_2
inlining op_hcompute_hw_output_stencil_port_controller
inlining op_hcompute_hw_output_stencil_1_port_controller
inlining ub_conv_stencil_BANK_1
inlining op_hcompute_hw_output_stencil_2_port_controller
inlining ub_hw_kernel_global_wrapper_stencil_BANK_11
inlining ub_hw_kernel_global_wrapper_stencil_BANK_10
inlining ub_hw_kernel_global_wrapper_stencil_BANK_9
inlining ub_hw_kernel_global_wrapper_stencil_BANK_8
inlining ub_hw_kernel_global_wrapper_stencil_BANK_7
inlining ub_hw_kernel_global_wrapper_stencil_BANK_6
inlining ub_hw_kernel_global_wrapper_stencil_BANK_5
inlining ub_hw_kernel_global_wrapper_stencil_BANK_4
inlining ub_hw_kernel_global_wrapper_stencil_BANK_3
inlining hw_kernel_global_wrapper_stencil
inlining ub_conv_stencil_BANK_0
inlining conv_stencil
    new memory syntax transformation!
    ub_conv_stencil_BANK_0(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting cnst_port: data_in_1
Connecting cnst_port: chain_data_in_1
Connecting output cnst_port: data_out_0
Connecting output cnst_port: data_out_1
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_conv_stencil_BANK_1(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting cnst_port: data_in_1
Connecting cnst_port: chain_data_in_1
Connecting output cnst_port: data_out_0
Connecting output cnst_port: data_out_1
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_conv_stencil_BANK_2(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting cnst_port: data_in_1
Connecting cnst_port: chain_data_in_1
Connecting output cnst_port: data_out_0
Connecting output cnst_port: data_out_1
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_0(ID:_U3, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_1(ID:_U4, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_2(ID:_U5, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_input_global_wrapper_stencil_BANK_3(ID:_U6, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_0(ID:_U7, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_1(ID:_U8, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_2(ID:_U9, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_3(ID:_U10, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_4(ID:_U11, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_5(ID:_U12, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_6(ID:_U13, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_7(ID:_U14, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_8(ID:_U15, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_9(ID:_U16, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_10(ID:_U17, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    ub_hw_kernel_global_wrapper_stencil_BANK_11(ID:_U18, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_output_stencil_2_port_controller(ID:_U19, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting output cnst_port: stencil_valid
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_output_stencil_1_port_controller(ID:_U23, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting output cnst_port: stencil_valid
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_kernel_global_wrapper_stencil_port_controller(ID:_U31, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting output cnst_port: stencil_valid
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_output_stencil_port_controller(ID:_U27, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting output cnst_port: stencil_valid
Connecting cnst_port: flush
    new memory syntax transformation!
    op_hcompute_hw_input_global_wrapper_stencil_port_controller(ID:_U36, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:True, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: flush
    Sel: rst_n
    Sel: stencil_valid
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting output cnst_port: stencil_valid
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0(ID:_U3, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1(ID:_U4, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2(ID:_U5, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3(ID:_U6, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_0(ID:_U7, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_1(ID:_U8, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_10(ID:_U17, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_11(ID:_U18, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_2(ID:_U9, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_3(ID:_U10, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_4(ID:_U11, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_5(ID:_U12, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_6(ID:_U13, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_7(ID:_U14, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_8(ID:_U15, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_9(ID:_U16, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:1, num_outputs:1, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_out_0
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting output cnst_port: data_out_0
Connecting cnst_port: flush
    new memory syntax transformation!
    conv_stencil$ub_conv_stencil_BANK_0(ID:_U0, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting cnst_port: data_in_1
Connecting cnst_port: chain_data_in_1
Connecting output cnst_port: data_out_0
Connecting output cnst_port: data_out_1
Connecting cnst_port: flush
    new memory syntax transformation!
    conv_stencil$ub_conv_stencil_BANK_1(ID:_U1, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting cnst_port: data_in_1
Connecting cnst_port: chain_data_in_1
Connecting output cnst_port: data_out_0
Connecting output cnst_port: data_out_1
Connecting cnst_port: flush
    new memory syntax transformation!
    conv_stencil$ub_conv_stencil_BANK_2(ID:_U2, ctrl_width:16, has_chain_en:False, has_external_addrgen:False, has_flush:True, has_read_valid:False, has_reset:False, has_stencil_valid:False, has_valid:False, is_rom:False, num_inputs:2, num_outputs:2, use_prebuilt_mem:True, width:16)() : cgralib.Mem_amber
    Sel: clk
    Sel: clk_en
    Sel: data_in_0
    Sel: data_in_1
    Sel: data_out_0
    Sel: data_out_1
    Sel: flush
    Sel: rst_n
Not Connecting cnst_port: rst_n
Not Connecting cnst_port: clk_en
Not Connecting cnst_port: clk
Connecting cnst_port: data_in_0
Connecting cnst_port: chain_data_in_0
Connecting cnst_port: data_in_1
Connecting cnst_port: chain_data_in_1
Connecting output cnst_port: data_out_0
Connecting output cnst_port: data_out_1
Connecting cnst_port: flush
