Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Sep 26 09:40:43 2017
| Host         : vldmr-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file srio_example_test_timing_summary_routed.rpt -rpx srio_example_test_timing_summary_routed.rpx
| Design       : srio_example_test
| Device       : 7k325t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.805        0.000                      0                25317        0.050        0.000                      0                25317        1.700        0.000                       0                 11964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clkp                                                                 {0.000 3.200}        6.400           156.250         
  clkfbout                                                               {0.000 3.200}        6.400           156.250         
  clkout0                                                                {0.000 3.200}        6.400           156.250         
  clkout1                                                                {0.000 12.800}       25.600          39.063          
  clkout2                                                                {0.000 6.400}        12.800          78.125          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.188        0.000                      0                  657        0.066        0.000                      0                  657       15.590        0.000                       0                   345  
sys_clkp                                                                       5.228        0.000                      0                   12        0.172        0.000                      0                   12        1.700        0.000                       0                    20  
  clkfbout                                                                                                                                                                                                                 5.151        0.000                       0                     2  
  clkout0                                                                      3.805        0.000                      0                  116        0.108        0.000                      0                  116        2.400        0.000                       0                    64  
  clkout1                                                                     17.921        0.000                      0                22770        0.050        0.000                      0                22770       11.890        0.000                       0                 10946  
  clkout2                                                                      8.442        0.000                      0                  975        0.068        0.000                      0                  975        4.800        0.000                       0                   587  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout1             9.559        0.000                      0                  128        0.119        0.000                      0                  128  
clkout1       clkout2             7.395        0.000                      0                  125        0.066        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        clkout1                                                                  clkout1                                                                       22.294        0.000                      0                  496        0.140        0.000                      0                  496  
**async_default**                                                        clkout2                                                                  clkout1                                                                       10.196        0.000                      0                    4        0.330        0.000                      0                    4  
**async_default**                                                        clkout1                                                                  clkout2                                                                       10.222        0.000                      0                    5        0.217        0.000                      0                    5  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.404        0.000                      0                  118        0.191        0.000                      0                  118  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.651ns (11.930%)  route 4.806ns (88.070%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.587     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y121        LUT4 (Prop_lut4_I3_O)        0.053     8.489 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.105     9.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y112        LUT3 (Prop_lut3_I1_O)        0.053     9.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.470    10.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X81Y110        LUT4 (Prop_lut4_I0_O)        0.053    10.170 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.362    10.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X85Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X85Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.532    37.999    
                         clock uncertainty           -0.035    37.964    
    SLICE_X85Y111        FDCE (Setup_fdce_C_CE)      -0.244    37.720    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         37.720    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                 27.188    

Slack (MET) :             27.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.651ns (11.930%)  route 4.806ns (88.070%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.587     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y121        LUT4 (Prop_lut4_I3_O)        0.053     8.489 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.105     9.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y112        LUT3 (Prop_lut3_I1_O)        0.053     9.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.470    10.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X81Y110        LUT4 (Prop_lut4_I0_O)        0.053    10.170 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.362    10.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X85Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X85Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.532    37.999    
                         clock uncertainty           -0.035    37.964    
    SLICE_X85Y111        FDCE (Setup_fdce_C_CE)      -0.244    37.720    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         37.720    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                 27.188    

Slack (MET) :             27.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.651ns (11.930%)  route 4.806ns (88.070%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.587     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y121        LUT4 (Prop_lut4_I3_O)        0.053     8.489 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.105     9.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y112        LUT3 (Prop_lut3_I1_O)        0.053     9.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.470    10.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X81Y110        LUT4 (Prop_lut4_I0_O)        0.053    10.170 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.362    10.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X85Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X85Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.532    37.999    
                         clock uncertainty           -0.035    37.964    
    SLICE_X85Y111        FDCE (Setup_fdce_C_CE)      -0.244    37.720    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         37.720    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                 27.188    

Slack (MET) :             27.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.651ns (11.930%)  route 4.806ns (88.070%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.587     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y121        LUT4 (Prop_lut4_I3_O)        0.053     8.489 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.105     9.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y112        LUT3 (Prop_lut3_I1_O)        0.053     9.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.470    10.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X81Y110        LUT4 (Prop_lut4_I0_O)        0.053    10.170 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.362    10.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X85Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X85Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.532    37.999    
                         clock uncertainty           -0.035    37.964    
    SLICE_X85Y111        FDCE (Setup_fdce_C_CE)      -0.244    37.720    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         37.720    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                 27.188    

Slack (MET) :             27.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.651ns (11.930%)  route 4.806ns (88.070%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.587     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y121        LUT4 (Prop_lut4_I3_O)        0.053     8.489 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.105     9.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y112        LUT3 (Prop_lut3_I1_O)        0.053     9.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.470    10.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X81Y110        LUT4 (Prop_lut4_I0_O)        0.053    10.170 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.362    10.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X85Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X85Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.532    37.999    
                         clock uncertainty           -0.035    37.964    
    SLICE_X85Y111        FDCE (Setup_fdce_C_CE)      -0.244    37.720    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.720    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                 27.188    

Slack (MET) :             27.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.651ns (11.930%)  route 4.806ns (88.070%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.587     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y121        LUT4 (Prop_lut4_I3_O)        0.053     8.489 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.105     9.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y112        LUT3 (Prop_lut3_I1_O)        0.053     9.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.470    10.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X81Y110        LUT4 (Prop_lut4_I0_O)        0.053    10.170 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.362    10.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X85Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X85Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.532    37.999    
                         clock uncertainty           -0.035    37.964    
    SLICE_X85Y111        FDCE (Setup_fdce_C_CE)      -0.244    37.720    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.720    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                 27.188    

Slack (MET) :             27.188ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.651ns (11.930%)  route 4.806ns (88.070%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.587     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y121        LUT4 (Prop_lut4_I3_O)        0.053     8.489 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.105     9.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y112        LUT3 (Prop_lut3_I1_O)        0.053     9.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.470    10.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X81Y110        LUT4 (Prop_lut4_I0_O)        0.053    10.170 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.362    10.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X85Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X85Y111        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.532    37.999    
                         clock uncertainty           -0.035    37.964    
    SLICE_X85Y111        FDCE (Setup_fdce_C_CE)      -0.244    37.720    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.720    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                 27.188    

Slack (MET) :             27.271ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.651ns (12.116%)  route 4.722ns (87.884%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 37.466 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.587     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y121        LUT4 (Prop_lut4_I3_O)        0.053     8.489 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.105     9.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y112        LUT3 (Prop_lut3_I1_O)        0.053     9.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.299     9.946    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X81Y110        LUT4 (Prop_lut4_I2_O)        0.053     9.999 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.449    10.448    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X83Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.481    37.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X83Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                         clock pessimism              0.532    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X83Y110        FDRE (Setup_fdre_C_CE)      -0.244    37.719    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         37.719    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                 27.271    

Slack (MET) :             27.271ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.651ns (12.116%)  route 4.722ns (87.884%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 37.466 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.587     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y121        LUT4 (Prop_lut4_I3_O)        0.053     8.489 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.105     9.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y112        LUT3 (Prop_lut3_I1_O)        0.053     9.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.299     9.946    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X81Y110        LUT4 (Prop_lut4_I2_O)        0.053     9.999 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.449    10.448    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X83Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.481    37.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X83Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                         clock pessimism              0.532    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X83Y110        FDRE (Setup_fdre_C_CE)      -0.244    37.719    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         37.719    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                 27.271    

Slack (MET) :             27.271ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.651ns (12.116%)  route 4.722ns (87.884%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 37.466 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.587     8.436    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y121        LUT4 (Prop_lut4_I3_O)        0.053     8.489 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.105     9.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTARGET_reg[8][0]
    SLICE_X80Y112        LUT3 (Prop_lut3_I1_O)        0.053     9.647 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=24, routed)          0.299     9.946    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fifo_rd_en
    SLICE_X81Y110        LUT4 (Prop_lut4_I2_O)        0.053     9.999 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.449    10.448    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X83Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.481    37.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/CLK
    SLICE_X83Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism              0.532    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X83Y110        FDRE (Setup_fdre_C_CE)      -0.244    37.719    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         37.719    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                 27.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.638%)  route 0.110ns (52.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.595     2.201    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X85Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDCE (Prop_fdce_C_Q)         0.100     2.301 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.110     2.411    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X86Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.813     2.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.477     2.214    
    SLICE_X86Y114        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.345    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.638%)  route 0.110ns (52.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.594     2.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X85Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDCE (Prop_fdce_C_Q)         0.100     2.300 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.110     2.410    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X86Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     2.689    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y116        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.477     2.212    
    SLICE_X86Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.343    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.330%)  route 0.111ns (52.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.595     2.201    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X85Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDCE (Prop_fdce_C_Q)         0.100     2.301 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.111     2.413    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X86Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y115        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.477     2.213    
    SLICE_X86Y115        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.038%)  route 0.233ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     2.199    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_fdce_C_Q)         0.100     2.299 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.233     2.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.813     2.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.460     2.231    
    SLICE_X86Y114        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.456    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.038%)  route 0.233ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     2.199    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_fdce_C_Q)         0.100     2.299 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.233     2.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.813     2.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.460     2.231    
    SLICE_X86Y114        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.456    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.038%)  route 0.233ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     2.199    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_fdce_C_Q)         0.100     2.299 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.233     2.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.813     2.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.460     2.231    
    SLICE_X86Y114        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.456    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.038%)  route 0.233ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     2.199    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_fdce_C_Q)         0.100     2.299 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.233     2.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.813     2.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.460     2.231    
    SLICE_X86Y114        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.456    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.038%)  route 0.233ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     2.199    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_fdce_C_Q)         0.100     2.299 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.233     2.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.813     2.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.460     2.231    
    SLICE_X86Y114        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.456    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.038%)  route 0.233ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     2.199    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_fdce_C_Q)         0.100     2.299 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.233     2.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.813     2.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y114        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.460     2.231    
    SLICE_X86Y114        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     2.456    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.038%)  route 0.233ns (69.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.593     2.199    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y114        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDCE (Prop_fdce_C_Q)         0.100     2.299 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.233     2.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X86Y114        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.813     2.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X86Y114        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.460     2.231    
    SLICE_X86Y114        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.225     2.456    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y16  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X82Y121   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X82Y121   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X81Y121   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X81Y120   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X80Y121   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X76Y120   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X76Y119   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X76Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X76Y118   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y116   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clkp
  To Clock:  sys_clkp

Setup :            0  Failing Endpoints,  Worst Slack        5.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     5.538 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.538    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y155       FDRE (Setup_fdre_C_D)        0.071    10.765    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 9.539 - 6.400 ) 
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.643     4.328    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y159       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     5.536 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.536    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.522     9.539    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.189    10.728    
                         clock uncertainty           -0.035    10.692    
    SLICE_X142Y159       FDRE (Setup_fdre_C_D)        0.071    10.763    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.246ns (28.983%)  route 0.603ns (71.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.644     4.329    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y158       FDRE (Prop_fdre_C_Q)         0.246     4.575 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/Q
                         net (fo=2, routed)           0.603     5.177    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync5
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/C
                         clock pessimism              1.189    10.729    
                         clock uncertainty           -0.035    10.693    
    SLICE_X145Y158       FDRE (Setup_fdre_C_D)       -0.120    10.573    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         10.573    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.246ns (29.474%)  route 0.589ns (70.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.644     4.329    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y158       FDRE (Prop_fdre_C_Q)         0.246     4.575 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.589     5.163    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync1
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
                         clock pessimism              1.189    10.729    
                         clock uncertainty           -0.035    10.693    
    SLICE_X145Y158       FDRE (Setup_fdre_C_D)       -0.126    10.567    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         10.567    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 9.539 - 6.400 ) 
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.643     4.328    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y159       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.224 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.224    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.522     9.539    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.189    10.728    
                         clock uncertainty           -0.035    10.692    
    SLICE_X142Y159       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    10.648    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     5.235 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.235    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y155       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    10.668    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 9.539 - 6.400 ) 
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.643     4.328    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y159       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     5.233 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     5.233    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.522     9.539    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.189    10.728    
                         clock uncertainty           -0.035    10.692    
    SLICE_X142Y159       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    10.666    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.226 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.226    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y155       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    10.664    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 9.539 - 6.400 ) 
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.643     4.328    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y159       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.224 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.224    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.522     9.539    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.189    10.728    
                         clock uncertainty           -0.035    10.692    
    SLICE_X142Y159       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    10.662    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.246ns (36.125%)  route 0.435ns (63.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.329ns
    Clock Pessimism Removal (CPR):    1.189ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.644     4.329    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y158       FDRE (Prop_fdre_C_Q)         0.246     4.575 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/Q
                         net (fo=1, routed)           0.435     5.010    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync3
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
                         clock pessimism              1.189    10.729    
                         clock uncertainty           -0.035    10.693    
    SLICE_X145Y158       FDRE (Setup_fdre_C_D)       -0.119    10.574    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         10.574    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  5.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.219 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.219    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y155       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.047    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.505     0.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y159       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.218 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.218    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.710     1.443    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.496     0.947    
    SLICE_X142Y159       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.046    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.224 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.224    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y155       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.050    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.505     0.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y159       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.223 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.223    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.710     1.443    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.496     0.947    
    SLICE_X142Y159       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.505     0.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y159       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.223 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.223    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.710     1.443    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.496     0.947    
    SLICE_X142Y159       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.041    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.861%)  route 0.204ns (67.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.505     0.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y158       FDRE (Prop_fdre_C_Q)         0.100     1.047 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/Q
                         net (fo=1, routed)           0.204     1.251    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync2
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.710     1.443    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
                         clock pessimism             -0.496     0.947    
    SLICE_X145Y158       FDRE (Hold_fdre_C_D)         0.044     0.991    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.190%)  route 0.211ns (67.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.505     0.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y158       FDRE (Prop_fdre_C_Q)         0.100     1.047 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/Q
                         net (fo=1, routed)           0.211     1.257    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync4
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.710     1.443    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
                         clock pessimism             -0.496     0.947    
    SLICE_X145Y158       FDRE (Hold_fdre_C_D)         0.047     0.994    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.216%)  route 0.183ns (66.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.505     0.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y158       FDRE (Prop_fdre_C_Q)         0.091     1.038 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/Q
                         net (fo=1, routed)           0.183     1.221    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync3
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.710     1.443    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
                         clock pessimism             -0.496     0.947    
    SLICE_X145Y158       FDRE (Hold_fdre_C_D)        -0.004     0.943    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.346 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.346    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y155       FDRE (Hold_fdre_C_D)         0.087     1.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.505     0.947    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y159       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.345 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.345    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.710     1.443    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.496     0.947    
    SLICE_X142Y159       FDRE (Hold_fdre_C_D)         0.087     1.034    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clkp
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     BUFG/I                   n/a            1.600         6.400       4.800      BUFGCTRL_X0Y0       srio_ip/inst/srio_clk_inst/refclk_bufg_inst/I
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.538         6.400       4.862      IBUFDS_GTE2_X0Y0    srio_ip/inst/srio_clk_inst/u_refclk_ibufds/I
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         6.400       4.907      GTXE2_COMMON_X0Y0   srio_ip/inst/k7_v7_gtxe2_common_inst/gtxe2_common_0_i/GTREFCLK0
Min Period        n/a     MMCME2_ADV/CLKIN1        n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X145Y158      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X145Y158      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X145Y158      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.400       5.700      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.400       5.700      SLICE_X142Y159      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/C
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y159      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y159      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y159      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y159      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y159      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y159      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y159      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y159      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.428ns (18.711%)  route 1.859ns (81.289%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.943ns = ( 14.343 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.612ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.700    10.523    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X132Y162       LUT6 (Prop_lut6_I1_O)        0.053    10.576 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.473    11.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y164       LUT6 (Prop_lut6_I5_O)        0.053    11.102 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.348    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.441    11.842    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.359    14.343    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              1.612    15.955    
                         clock uncertainty           -0.063    15.891    
    SLICE_X133Y161       FDRE (Setup_fdre_C_CE)      -0.244    15.647    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.647    
                         arrival time                         -11.842    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.428ns (18.711%)  route 1.859ns (81.289%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.943ns = ( 14.343 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.612ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.700    10.523    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X132Y162       LUT6 (Prop_lut6_I1_O)        0.053    10.576 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.473    11.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y164       LUT6 (Prop_lut6_I5_O)        0.053    11.102 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.348    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.441    11.842    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.359    14.343    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              1.612    15.955    
                         clock uncertainty           -0.063    15.891    
    SLICE_X133Y161       FDRE (Setup_fdre_C_CE)      -0.244    15.647    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.647    
                         arrival time                         -11.842    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.428ns (18.711%)  route 1.859ns (81.289%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.943ns = ( 14.343 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.612ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.700    10.523    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X132Y162       LUT6 (Prop_lut6_I1_O)        0.053    10.576 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.473    11.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y164       LUT6 (Prop_lut6_I5_O)        0.053    11.102 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.348    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.441    11.842    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.359    14.343    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              1.612    15.955    
                         clock uncertainty           -0.063    15.891    
    SLICE_X133Y161       FDRE (Setup_fdre_C_CE)      -0.244    15.647    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.647    
                         arrival time                         -11.842    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.428ns (18.711%)  route 1.859ns (81.289%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.943ns = ( 14.343 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.612ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.700    10.523    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X132Y162       LUT6 (Prop_lut6_I1_O)        0.053    10.576 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.473    11.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y164       LUT6 (Prop_lut6_I5_O)        0.053    11.102 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.348    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.441    11.842    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.359    14.343    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              1.612    15.955    
                         clock uncertainty           -0.063    15.891    
    SLICE_X133Y161       FDRE (Setup_fdre_C_CE)      -0.244    15.647    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.647    
                         arrival time                         -11.842    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.428ns (18.975%)  route 1.828ns (81.025%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 14.342 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.700    10.523    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X132Y162       LUT6 (Prop_lut6_I1_O)        0.053    10.576 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.473    11.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y164       LUT6 (Prop_lut6_I5_O)        0.053    11.102 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.348    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.409    11.810    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.358    14.342    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              1.591    15.933    
                         clock uncertainty           -0.063    15.869    
    SLICE_X133Y162       FDRE (Setup_fdre_C_CE)      -0.244    15.625    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.428ns (18.975%)  route 1.828ns (81.025%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 14.342 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.700    10.523    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X132Y162       LUT6 (Prop_lut6_I1_O)        0.053    10.576 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.473    11.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y164       LUT6 (Prop_lut6_I5_O)        0.053    11.102 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.348    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.409    11.810    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.358    14.342    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              1.591    15.933    
                         clock uncertainty           -0.063    15.869    
    SLICE_X133Y162       FDRE (Setup_fdre_C_CE)      -0.244    15.625    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.428ns (18.975%)  route 1.828ns (81.025%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 14.342 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.700    10.523    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X132Y162       LUT6 (Prop_lut6_I1_O)        0.053    10.576 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.473    11.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y164       LUT6 (Prop_lut6_I5_O)        0.053    11.102 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.348    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.409    11.810    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.358    14.342    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              1.591    15.933    
                         clock uncertainty           -0.063    15.869    
    SLICE_X133Y162       FDRE (Setup_fdre_C_CE)      -0.244    15.625    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.428ns (18.975%)  route 1.828ns (81.025%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 14.342 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.700    10.523    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X132Y162       LUT6 (Prop_lut6_I1_O)        0.053    10.576 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.473    11.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y164       LUT6 (Prop_lut6_I5_O)        0.053    11.102 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.348    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.409    11.810    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.358    14.342    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              1.591    15.933    
                         clock uncertainty           -0.063    15.869    
    SLICE_X133Y162       FDRE (Setup_fdre_C_CE)      -0.244    15.625    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.428ns (19.058%)  route 1.818ns (80.942%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.941ns = ( 14.341 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.700    10.523    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X132Y162       LUT6 (Prop_lut6_I1_O)        0.053    10.576 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.473    11.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y164       LUT6 (Prop_lut6_I5_O)        0.053    11.102 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.348    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.400    11.800    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y164       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.357    14.341    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y164       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              1.591    15.932    
                         clock uncertainty           -0.063    15.868    
    SLICE_X133Y164       FDRE (Setup_fdre_C_CE)      -0.244    15.624    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.624    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.428ns (19.058%)  route 1.818ns (80.942%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.941ns = ( 14.341 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.700    10.523    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X132Y162       LUT6 (Prop_lut6_I1_O)        0.053    10.576 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.473    11.049    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X132Y164       LUT6 (Prop_lut6_I5_O)        0.053    11.102 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.246    11.348    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X132Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.401 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.400    11.800    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X133Y164       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.357    14.341    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y164       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              1.591    15.932    
                         clock uncertainty           -0.063    15.868    
    SLICE_X133Y164       FDRE (Setup_fdre_C_CE)      -0.244    15.624    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.624    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  3.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.589     3.196    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X137Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y163       FDRE (Prop_fdre_C_Q)         0.100     3.296 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.351    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X137Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.789     4.058    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X137Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.862     3.196    
    SLICE_X137Y163       FDRE (Hold_fdre_C_D)         0.047     3.243    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.351    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.054ns
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.587     3.194    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X134Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y167       FDRE (Prop_fdre_C_Q)         0.118     3.312 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.367    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X134Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.785     4.054    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X134Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.860     3.194    
    SLICE_X134Y167       FDRE (Hold_fdre_C_D)         0.042     3.236    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.589     3.196    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X134Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y163       FDRE (Prop_fdre_C_Q)         0.118     3.314 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.369    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X134Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.788     4.057    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X134Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.861     3.196    
    SLICE_X134Y163       FDRE (Hold_fdre_C_D)         0.042     3.238    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.055ns
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.587     3.194    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X136Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y167       FDRE (Prop_fdre_C_Q)         0.118     3.312 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.367    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X136Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.786     4.055    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X136Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.861     3.194    
    SLICE_X136Y167       FDRE (Hold_fdre_C_D)         0.042     3.236    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.367    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.794%)  route 0.106ns (47.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.589     3.196    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X134Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y163       FDRE (Prop_fdre_C_Q)         0.118     3.314 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.106     3.419    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X132Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.788     4.057    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X132Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.830     3.227    
    SLICE_X132Y163       FDRE (Hold_fdre_C_D)         0.032     3.259    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.934%)  route 0.101ns (46.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.054ns
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.587     3.194    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X134Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y167       FDRE (Prop_fdre_C_Q)         0.118     3.312 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.101     3.412    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X135Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.785     4.054    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/gt_clk
    SLICE_X135Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.849     3.205    
    SLICE_X135Y167       FDRE (Hold_fdre_C_D)         0.047     3.252    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.589     3.196    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X137Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y163       FDRE (Prop_fdre_C_Q)         0.091     3.287 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.109     3.395    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X137Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.789     4.058    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X137Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.862     3.196    
    SLICE_X137Y163       FDRE (Hold_fdre_C_D)         0.006     3.202    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.054ns
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.587     3.194    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/gt_clk
    SLICE_X135Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y167       FDRE (Prop_fdre_C_Q)         0.100     3.294 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.141     3.434    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X135Y167       LUT4 (Prop_lut4_I0_O)        0.028     3.462 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     3.462    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_i_1__0_n_0
    SLICE_X135Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.785     4.054    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/gt_clk
    SLICE_X135Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.860     3.194    
    SLICE_X135Y167       FDRE (Hold_fdre_C_D)         0.060     3.254    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.588     3.195    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X132Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y163       FDRE (Prop_fdre_C_Q)         0.118     3.313 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.151     3.463    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X132Y163       LUT4 (Prop_lut4_I0_O)        0.028     3.491 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.491    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X132Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.788     4.057    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X132Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.862     3.195    
    SLICE_X132Y163       FDRE (Hold_fdre_C_D)         0.087     3.282    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.177ns (62.726%)  route 0.105ns (37.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.589     3.196    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y162       FDRE (Prop_fdre_C_Q)         0.100     3.296 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/Q
                         net (fo=2, routed)           0.105     3.401    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]
    SLICE_X133Y162       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.478 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.478    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_4
    SLICE_X133Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.789     4.058    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X133Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism             -0.862     3.196    
    SLICE_X133Y162       FDRE (Hold_fdre_C_D)         0.071     3.267    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            4.000         6.400       2.400      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            4.000         6.400       2.400      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.600         6.400       4.800      BUFGCTRL_X0Y31      srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0      n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X135Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X136Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X136Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X136Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X134Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X134Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0      n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X135Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X136Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X136Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X136Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X134Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X134Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X134Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X132Y163      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X136Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X136Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X135Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X134Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X134Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X134Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X134Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X134Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X134Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X135Y167      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X135Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X135Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/wait_bypass_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       17.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.921ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.625ns  (logic 0.428ns (5.613%)  route 7.197ns (94.387%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 33.672 - 25.600 ) 
    Source Clock Delay      (SCD):    9.676ns
    Clock Pessimism Removal (CPR):    1.593ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.589     9.676    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y118        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.269     9.945 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=225, routed)         5.912    15.857    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X95Y106        LUT5 (Prop_lut5_I1_O)        0.053    15.910 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_4/O
                         net (fo=1, routed)           0.600    16.510    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_4_n_0
    SLICE_X96Y106        LUT6 (Prop_lut6_I0_O)        0.053    16.563 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_2/O
                         net (fo=1, routed)           0.684    17.248    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_2_n_0
    SLICE_X92Y107        LUT6 (Prop_lut6_I1_O)        0.053    17.301 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_1/O
                         net (fo=1, routed)           0.000    17.301    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/p_0_in[3]
    SLICE_X92Y107        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.488    33.672    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X92Y107        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/C
                         clock pessimism              1.593    35.265    
                         clock uncertainty           -0.077    35.187    
    SLICE_X92Y107        FDRE (Setup_fdre_C_D)        0.035    35.222    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]
  -------------------------------------------------------------------
                         required time                         35.222    
                         arrival time                         -17.301    
  -------------------------------------------------------------------
                         slack                                 17.921    

Slack (MET) :             18.057ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 0.428ns (5.687%)  route 7.098ns (94.313%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 33.672 - 25.600 ) 
    Source Clock Delay      (SCD):    9.676ns
    Clock Pessimism Removal (CPR):    1.593ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.589     9.676    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y118        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.269     9.945 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=225, routed)         5.832    15.777    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X96Y101        LUT5 (Prop_lut5_I2_O)        0.053    15.830 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_5/O
                         net (fo=1, routed)           0.721    16.551    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]_0
    SLICE_X94Y106        LUT6 (Prop_lut6_I3_O)        0.053    16.604 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_2/O
                         net (fo=1, routed)           0.545    17.148    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_2_n_0
    SLICE_X94Y107        LUT6 (Prop_lut6_I1_O)        0.053    17.201 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_1/O
                         net (fo=1, routed)           0.000    17.201    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/p_0_in[1]
    SLICE_X94Y107        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.488    33.672    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X94Y107        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/C
                         clock pessimism              1.593    35.265    
                         clock uncertainty           -0.077    35.187    
    SLICE_X94Y107        FDRE (Setup_fdre_C_D)        0.071    35.258    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]
  -------------------------------------------------------------------
                         required time                         35.258    
                         arrival time                         -17.201    
  -------------------------------------------------------------------
                         slack                                 18.057    

Slack (MET) :             18.280ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 0.534ns (7.609%)  route 6.484ns (92.391%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.169ns = ( 33.769 - 25.600 ) 
    Source Clock Delay      (SCD):    9.676ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.589     9.676    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y118        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.269     9.945 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=225, routed)         2.800    12.745    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_daddr_o[1]
    SLICE_X102Y107       LUT6 (Prop_lut6_I5_O)        0.053    12.798 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=3, routed)           0.755    13.552    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[10]
    SLICE_X108Y103       LUT6 (Prop_lut6_I1_O)        0.053    13.605 f  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_4/O
                         net (fo=12, routed)          0.529    14.135    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_4_n_0
    SLICE_X108Y102       LUT5 (Prop_lut5_I0_O)        0.053    14.188 f  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1/O
                         net (fo=17, routed)          0.498    14.685    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt
    SLICE_X110Y100       LUT3 (Prop_lut3_I1_O)        0.053    14.738 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=8, routed)           1.389    16.127    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/pwropt
    SLICE_X131Y109       LUT2 (Prop_lut2_I1_O)        0.053    16.180 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.513    16.693    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_5
    RAMB36_X5Y22         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.586    33.769    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X5Y22         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.587    35.356    
                         clock uncertainty           -0.077    35.279    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.306    34.973    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.973    
                         arrival time                         -16.693    
  -------------------------------------------------------------------
                         slack                                 18.280    

Slack (MET) :             18.318ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 0.657ns (9.089%)  route 6.571ns (90.911%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 33.672 - 25.600 ) 
    Source Clock Delay      (SCD):    9.676ns
    Clock Pessimism Removal (CPR):    1.593ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.589     9.676    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y118        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.269     9.945 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=225, routed)         5.717    15.662    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X96Y101        LUT5 (Prop_lut5_I2_O)        0.053    15.715 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_10/O
                         net (fo=1, routed)           0.510    16.225    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]_0
    SLICE_X95Y104        LUT4 (Prop_lut4_I3_O)        0.053    16.278 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_5/O
                         net (fo=1, routed)           0.000    16.278    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_daddr_r_reg[2]
    SLICE_X95Y104        MUXF7 (Prop_muxf7_I1_O)      0.129    16.407 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[5]_i_2/O
                         net (fo=1, routed)           0.344    16.751    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[5]_i_2_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I1_O)        0.153    16.904 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[5]_i_1/O
                         net (fo=1, routed)           0.000    16.904    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/p_0_in[5]
    SLICE_X95Y107        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.488    33.672    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X95Y107        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/C
                         clock pessimism              1.593    35.265    
                         clock uncertainty           -0.077    35.187    
    SLICE_X95Y107        FDRE (Setup_fdre_C_D)        0.035    35.222    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]
  -------------------------------------------------------------------
                         required time                         35.222    
                         arrival time                         -16.904    
  -------------------------------------------------------------------
                         slack                                 18.318    

Slack (MET) :             18.320ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 0.648ns (8.978%)  route 6.570ns (91.022%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.070ns = ( 33.670 - 25.600 ) 
    Source Clock Delay      (SCD):    9.676ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.589     9.676    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y118        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.269     9.945 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=225, routed)         5.430    15.374    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X94Y102        LUT5 (Prop_lut5_I1_O)        0.053    15.427 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_14/O
                         net (fo=1, routed)           0.430    15.857    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]_0
    SLICE_X94Y102        LUT4 (Prop_lut4_I3_O)        0.053    15.910 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_7/O
                         net (fo=1, routed)           0.000    15.910    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_daddr_r_reg[3]_1
    SLICE_X94Y102        MUXF7 (Prop_muxf7_I1_O)      0.123    16.033 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[6]_i_2/O
                         net (fo=1, routed)           0.710    16.743    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[6]_i_2_n_0
    SLICE_X89Y106        LUT6 (Prop_lut6_I1_O)        0.150    16.893 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[6]_i_1/O
                         net (fo=1, routed)           0.000    16.893    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/p_0_in[6]
    SLICE_X89Y106        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.486    33.670    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X89Y106        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/C
                         clock pessimism              1.587    35.257    
                         clock uncertainty           -0.077    35.179    
    SLICE_X89Y106        FDRE (Setup_fdre_C_D)        0.034    35.213    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]
  -------------------------------------------------------------------
                         required time                         35.213    
                         arrival time                         -16.893    
  -------------------------------------------------------------------
                         slack                                 18.320    

Slack (MET) :             18.415ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 0.428ns (6.001%)  route 6.704ns (93.999%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 33.672 - 25.600 ) 
    Source Clock Delay      (SCD):    9.676ns
    Clock Pessimism Removal (CPR):    1.593ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.589     9.676    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y118        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.269     9.945 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=225, routed)         5.715    15.660    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X97Y102        LUT5 (Prop_lut5_I2_O)        0.053    15.713 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_5/O
                         net (fo=1, routed)           0.575    16.287    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]_0
    SLICE_X96Y104        LUT6 (Prop_lut6_I3_O)        0.053    16.340 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2/O
                         net (fo=1, routed)           0.414    16.755    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2_n_0
    SLICE_X95Y106        LUT6 (Prop_lut6_I1_O)        0.053    16.808 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_1/O
                         net (fo=1, routed)           0.000    16.808    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/p_0_in[2]
    SLICE_X95Y106        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.488    33.672    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X95Y106        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/C
                         clock pessimism              1.593    35.265    
                         clock uncertainty           -0.077    35.187    
    SLICE_X95Y106        FDRE (Setup_fdre_C_D)        0.035    35.222    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]
  -------------------------------------------------------------------
                         required time                         35.222    
                         arrival time                         -16.808    
  -------------------------------------------------------------------
                         slack                                 18.415    

Slack (MET) :             18.557ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/count0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 0.322ns (4.714%)  route 6.508ns (95.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.270ns = ( 33.870 - 25.600 ) 
    Source Clock Delay      (SCD):    9.676ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.589     9.676    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y118        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.269     9.945 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=225, routed)         5.829    15.774    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_daddr_o[1]
    SLICE_X98Y103        LUT4 (Prop_lut4_I0_O)        0.053    15.827 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.679    16.506    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X101Y98        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/count0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.686    33.870    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X101Y98        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/count0_reg[3]/C
                         clock pessimism              1.515    35.385    
                         clock uncertainty           -0.077    35.307    
    SLICE_X101Y98        FDRE (Setup_fdre_C_CE)      -0.244    35.063    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/count0_reg[3]
  -------------------------------------------------------------------
                         required time                         35.063    
                         arrival time                         -16.506    
  -------------------------------------------------------------------
                         slack                                 18.557    

Slack (MET) :             18.557ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/count0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 0.322ns (4.714%)  route 6.508ns (95.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.270ns = ( 33.870 - 25.600 ) 
    Source Clock Delay      (SCD):    9.676ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.589     9.676    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y118        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.269     9.945 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=225, routed)         5.829    15.774    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_daddr_o[1]
    SLICE_X98Y103        LUT4 (Prop_lut4_I0_O)        0.053    15.827 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1/O
                         net (fo=8, routed)           0.679    16.506    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9
    SLICE_X101Y98        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/count0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.686    33.870    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X101Y98        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/count0_reg[6]/C
                         clock pessimism              1.515    35.385    
                         clock uncertainty           -0.077    35.307    
    SLICE_X101Y98        FDRE (Setup_fdre_C_CE)      -0.244    35.063    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/count0_reg[6]
  -------------------------------------------------------------------
                         required time                         35.063    
                         arrival time                         -16.506    
  -------------------------------------------------------------------
                         slack                                 18.557    

Slack (MET) :             18.584ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 0.428ns (6.147%)  route 6.534ns (93.853%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 33.672 - 25.600 ) 
    Source Clock Delay      (SCD):    9.676ns
    Clock Pessimism Removal (CPR):    1.593ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.589     9.676    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X93Y118        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y118        FDRE (Prop_fdre_C_Q)         0.269     9.945 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=225, routed)         5.476    15.420    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X96Y103        LUT5 (Prop_lut5_I2_O)        0.053    15.473 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_6/O
                         net (fo=1, routed)           0.622    16.095    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_3
    SLICE_X95Y106        LUT6 (Prop_lut6_I3_O)        0.053    16.148 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_2/O
                         net (fo=1, routed)           0.437    16.585    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_2_n_0
    SLICE_X95Y107        LUT6 (Prop_lut6_I1_O)        0.053    16.638 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_1/O
                         net (fo=1, routed)           0.000    16.638    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/p_0_in[0]
    SLICE_X95Y107        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.488    33.672    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X95Y107        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/C
                         clock pessimism              1.593    35.265    
                         clock uncertainty           -0.077    35.187    
    SLICE_X95Y107        FDRE (Setup_fdre_C_D)        0.035    35.222    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]
  -------------------------------------------------------------------
                         required time                         35.222    
                         arrival time                         -16.638    
  -------------------------------------------------------------------
                         slack                                 18.584    

Slack (MET) :             18.607ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 0.414ns (6.236%)  route 6.225ns (93.764%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.139ns = ( 33.739 - 25.600 ) 
    Source Clock Delay      (SCD):    9.758ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.671     9.758    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X138Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y144       FDRE (Prop_fdre_C_Q)         0.308    10.066 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_stall_reg/Q
                         net (fo=69, routed)          1.275    11.341    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/PTP_stall_reg
    SLICE_X136Y139       LUT6 (Prop_lut6_I2_O)        0.053    11.394 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_valid_stage2_i_4/O
                         net (fo=97, routed)          2.594    13.987    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_stage3_reg[79]_0
    SLICE_X149Y125       LUT2 (Prop_lut2_I0_O)        0.053    14.040 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_data_mux_inst/no_wirethrough_gen.data_stage3[79]_i_1/O
                         net (fo=70, routed)          2.356    16.397    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_valid_stage3_reg_1[0]
    SLICE_X135Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.555    33.739    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/phy_clk
    SLICE_X135Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[56]/C
                         clock pessimism              1.587    35.326    
                         clock uncertainty           -0.077    35.248    
    SLICE_X135Y136       FDRE (Setup_fdre_C_CE)      -0.244    35.004    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_pkt_stack_inst/no_wirethrough_gen.data_stage3_reg[56]
  -------------------------------------------------------------------
                         required time                         35.004    
                         arrival time                         -16.397    
  -------------------------------------------------------------------
                         slack                                 18.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][74]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.458%)  route 0.154ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.697     3.304    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X134Y91        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y91        FDRE (Prop_fdre_C_Q)         0.118     3.422 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][74]/Q
                         net (fo=1, routed)           0.154     3.575    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/shifted_data_in_reg[8][88][2]
    RAMB36_X5Y18         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.972     4.240    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X5Y18         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.870     3.370    
    RAMB36_X5Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     3.525    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][81]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.458%)  route 0.154ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    3.304ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.697     3.304    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X134Y92        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y92        FDRE (Prop_fdre_C_Q)         0.118     3.422 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][81]/Q
                         net (fo=1, routed)           0.154     3.575    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/shifted_data_in_reg[8][88][8]
    RAMB36_X5Y18         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.972     4.240    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X5Y18         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.870     3.370    
    RAMB36_X5Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     3.525    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][303]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.107ns (51.825%)  route 0.099ns (48.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.123ns
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.604     3.211    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X104Y117       FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][303]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y117       FDRE (Prop_fdre_C_Q)         0.107     3.318 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][303]/Q
                         net (fo=1, routed)           0.099     3.417    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][14]
    RAMB36_X3Y23         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.855     4.123    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/out
    RAMB36_X3Y23         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.868     3.255    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.111     3.366    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][119]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.328%)  route 0.101ns (48.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.167ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.645     3.252    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X132Y106       FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y106       FDRE (Prop_fdre_C_Q)         0.107     3.359 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][119]/Q
                         net (fo=1, routed)           0.101     3.460    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/shifted_data_in_reg[8][124][10]
    RAMB36_X5Y21         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.899     4.167    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X5Y21         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.869     3.298    
    RAMB36_X5Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.111     3.409    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.409    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][295]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.328%)  route 0.101ns (48.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.123ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.603     3.210    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X104Y118       FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][295]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y118       FDRE (Prop_fdre_C_Q)         0.107     3.317 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][295]/Q
                         net (fo=1, routed)           0.101     3.418    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][7]
    RAMB36_X3Y23         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.855     4.123    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/out
    RAMB36_X3Y23         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.868     3.255    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.111     3.366    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           3.418    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][279]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (50.998%)  route 0.103ns (49.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.636     3.243    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X122Y115       FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][279]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y115       FDRE (Prop_fdre_C_Q)         0.107     3.350 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][279]/Q
                         net (fo=1, routed)           0.103     3.452    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/shifted_data_in_reg[8][286][8]
    RAMB36_X4Y23         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.885     4.153    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/out
    RAMB36_X4Y23         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.868     3.285    
    RAMB36_X4Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.111     3.396    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.396    
                         arrival time                           3.452    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.641     3.248    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/log_clk
    SLICE_X143Y117       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y117       FDRE (Prop_fdre_C_Q)         0.100     3.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[44]/Q
                         net (fo=1, routed)           0.101     3.448    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIB0
    SLICE_X142Y118       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.858     4.127    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X142Y118       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB/CLK
                         clock pessimism             -0.868     3.259    
    SLICE_X142Y118       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.391    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB
  -------------------------------------------------------------------
                         required time                         -3.391    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.128ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.641     3.248    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/log_clk
    SLICE_X143Y117       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y117       FDRE (Prop_fdre_C_Q)         0.100     3.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[50]/Q
                         net (fo=1, routed)           0.101     3.448    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIB0
    SLICE_X142Y117       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.859     4.128    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X142Y117       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/CLK
                         clock pessimism             -0.869     3.259    
    SLICE_X142Y117       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.391    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         -3.391    
                         arrival time                           3.448    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][206]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.107ns (47.461%)  route 0.118ns (52.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.639     3.246    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X122Y107       FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y107       FDRE (Prop_fdre_C_Q)         0.107     3.353 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][206]/Q
                         net (fo=1, routed)           0.118     3.471    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/shifted_data_in_reg[8][215][0]
    RAMB36_X4Y21         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.893     4.161    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/out
    RAMB36_X4Y21         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.868     3.293    
    RAMB36_X4Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.119     3.412    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][42]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.118ns (42.299%)  route 0.161ns (57.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.132ns
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.611     3.218    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X106Y102       FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDRE (Prop_fdre_C_Q)         0.118     3.336 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][42]/Q
                         net (fo=1, routed)           0.161     3.497    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][6]
    RAMB36_X3Y20         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.864     4.132    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X3Y20         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.850     3.282    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     3.437    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         25.600      19.200     GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y20        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y20        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X3Y23        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X3Y23        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y17        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y17        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y19        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y19        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y21        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1    n/a            213.360       25.600      187.760    MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X138Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X138Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X138Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X138Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X138Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X138Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X138Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X138Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_66_71/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X132Y129      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/resp_queue_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X132Y129      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/resp_queue_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X86Y112       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X86Y112       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X86Y112       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X86Y112       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X86Y112       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X86Y112       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X86Y112       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X86Y112       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X82Y112       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X82Y112       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        8.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.404ns (9.986%)  route 3.642ns (90.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 20.945 - 12.800 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y157       FDRE (Prop_fdre_C_Q)         0.246     9.803 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.725    12.527    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X143Y142       LUT4 (Prop_lut4_I3_O)        0.158    12.685 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.917    13.602    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X142Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.561    20.945    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X142Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[1]/C
                         clock pessimism              1.513    22.458    
                         clock uncertainty           -0.070    22.388    
    SLICE_X142Y148       FDRE (Setup_fdre_C_R)       -0.344    22.044    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                         -13.602    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.404ns (9.986%)  route 3.642ns (90.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 20.945 - 12.800 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y157       FDRE (Prop_fdre_C_Q)         0.246     9.803 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.725    12.527    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X143Y142       LUT4 (Prop_lut4_I3_O)        0.158    12.685 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.917    13.602    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X142Y148       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.561    20.945    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X142Y148       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[2]/C
                         clock pessimism              1.513    22.458    
                         clock uncertainty           -0.070    22.388    
    SLICE_X142Y148       FDSE (Setup_fdse_C_S)       -0.344    22.044    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                         -13.602    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.404ns (10.199%)  route 3.557ns (89.801%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 20.945 - 12.800 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y157       FDRE (Prop_fdre_C_Q)         0.246     9.803 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.725    12.527    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X143Y142       LUT4 (Prop_lut4_I3_O)        0.158    12.685 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.832    13.518    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X142Y147       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.561    20.945    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X142Y147       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[14]/C
                         clock pessimism              1.513    22.458    
                         clock uncertainty           -0.070    22.388    
    SLICE_X142Y147       FDSE (Setup_fdse_C_S)       -0.344    22.044    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[14]
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                         -13.518    
  -------------------------------------------------------------------
                         slack                                  8.526    

Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.404ns (10.199%)  route 3.557ns (89.801%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 20.945 - 12.800 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y157       FDRE (Prop_fdre_C_Q)         0.246     9.803 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.725    12.527    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X143Y142       LUT4 (Prop_lut4_I3_O)        0.158    12.685 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.832    13.518    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X142Y147       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.561    20.945    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X142Y147       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[18]/C
                         clock pessimism              1.513    22.458    
                         clock uncertainty           -0.070    22.388    
    SLICE_X142Y147       FDSE (Setup_fdse_C_S)       -0.344    22.044    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[18]
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                         -13.518    
  -------------------------------------------------------------------
                         slack                                  8.526    

Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.404ns (10.199%)  route 3.557ns (89.801%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 20.945 - 12.800 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y157       FDRE (Prop_fdre_C_Q)         0.246     9.803 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.725    12.527    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X143Y142       LUT4 (Prop_lut4_I3_O)        0.158    12.685 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.832    13.518    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X142Y147       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.561    20.945    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X142Y147       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[6]/C
                         clock pessimism              1.513    22.458    
                         clock uncertainty           -0.070    22.388    
    SLICE_X142Y147       FDSE (Setup_fdse_C_S)       -0.344    22.044    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[6]
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                         -13.518    
  -------------------------------------------------------------------
                         slack                                  8.526    

Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.404ns (10.199%)  route 3.557ns (89.801%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 20.945 - 12.800 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y157       FDRE (Prop_fdre_C_Q)         0.246     9.803 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.725    12.527    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X143Y142       LUT4 (Prop_lut4_I3_O)        0.158    12.685 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.832    13.518    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X142Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.561    20.945    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X142Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[9]/C
                         clock pessimism              1.513    22.458    
                         clock uncertainty           -0.070    22.388    
    SLICE_X142Y147       FDRE (Setup_fdre_C_R)       -0.344    22.044    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[9]
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                         -13.518    
  -------------------------------------------------------------------
                         slack                                  8.526    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.510ns (12.061%)  route 3.719ns (87.939%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.945ns = ( 20.745 - 12.800 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y157       FDRE (Prop_fdre_C_Q)         0.246     9.803 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.234    12.037    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_rst_q
    SLICE_X138Y160       LUT2 (Prop_lut2_I1_O)        0.158    12.195 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[31]_i_6/O
                         net (fo=36, routed)          1.014    13.208    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[31]_i_6_n_0
    SLICE_X133Y156       LUT6 (Prop_lut6_I0_O)        0.053    13.261 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[20]_i_2/O
                         net (fo=1, routed)           0.471    13.732    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[20]_i_2_n_0
    SLICE_X132Y156       LUT6 (Prop_lut6_I5_O)        0.053    13.785 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[20]_i_1/O
                         net (fo=1, routed)           0.000    13.785    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[20]_i_1_n_0
    SLICE_X132Y156       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.361    20.745    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X132Y156       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[20]/C
                         clock pessimism              1.591    22.336    
                         clock uncertainty           -0.070    22.266    
    SLICE_X132Y156       FDRE (Setup_fdre_C_D)        0.071    22.337    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[20]
  -------------------------------------------------------------------
                         required time                         22.337    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.641ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.404ns (10.568%)  route 3.419ns (89.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 20.945 - 12.800 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y157       FDRE (Prop_fdre_C_Q)         0.246     9.803 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.725    12.527    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X143Y142       LUT4 (Prop_lut4_I3_O)        0.158    12.685 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.694    13.379    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X144Y148       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.561    20.945    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y148       FDSE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[10]/C
                         clock pessimism              1.513    22.458    
                         clock uncertainty           -0.070    22.388    
    SLICE_X144Y148       FDSE (Setup_fdse_C_S)       -0.367    22.021    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[10]
  -------------------------------------------------------------------
                         required time                         22.021    
                         arrival time                         -13.379    
  -------------------------------------------------------------------
                         slack                                  8.641    

Slack (MET) :             8.641ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.404ns (10.568%)  route 3.419ns (89.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.145ns = ( 20.945 - 12.800 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y157       FDRE (Prop_fdre_C_Q)         0.246     9.803 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.725    12.527    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X143Y142       LUT4 (Prop_lut4_I3_O)        0.158    12.685 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1/O
                         net (fo=9, routed)           0.694    13.379    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1[22]_i_1_n_0
    SLICE_X144Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.561    20.945    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[17]/C
                         clock pessimism              1.513    22.458    
                         clock uncertainty           -0.070    22.388    
    SLICE_X144Y148       FDRE (Setup_fdre_C_R)       -0.367    22.021    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[17]
  -------------------------------------------------------------------
                         required time                         22.021    
                         arrival time                         -13.379    
  -------------------------------------------------------------------
                         slack                                  8.641    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.510ns (12.335%)  route 3.625ns (87.665%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.946ns = ( 20.746 - 12.800 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    1.585ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.470     9.557    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X133Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y157       FDRE (Prop_fdre_C_Q)         0.246     9.803 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.234    12.037    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_rst_q
    SLICE_X138Y160       LUT2 (Prop_lut2_I1_O)        0.158    12.195 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[31]_i_6/O
                         net (fo=36, routed)          1.075    13.270    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[31]_i_6_n_0
    SLICE_X134Y154       LUT6 (Prop_lut6_I0_O)        0.053    13.323 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[15]_i_2/O
                         net (fo=1, routed)           0.315    13.638    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[15]_i_2_n_0
    SLICE_X134Y155       LUT6 (Prop_lut6_I5_O)        0.053    13.691 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[15]_i_1/O
                         net (fo=1, routed)           0.000    13.691    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[15]_i_1_n_0
    SLICE_X134Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.362    20.746    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X134Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[15]/C
                         clock pessimism              1.585    22.331    
                         clock uncertainty           -0.070    22.261    
    SLICE_X134Y155       FDRE (Setup_fdre_C_D)        0.072    22.333    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[15]
  -------------------------------------------------------------------
                         required time                         22.333    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                  8.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.360%)  route 0.154ns (60.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y149       FDRE (Prop_fdre_C_Q)         0.100     3.355 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][31]/Q
                         net (fo=1, routed)           0.154     3.509    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][7]
    SLICE_X144Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[31]/C
                         clock pessimism             -0.670     3.394    
    SLICE_X144Y150       FDRE (Hold_fdre_C_D)         0.047     3.441    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.620%)  route 0.146ns (59.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y149       FDRE (Prop_fdre_C_Q)         0.100     3.355 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][15]/Q
                         net (fo=1, routed)           0.146     3.501    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][7]
    SLICE_X144Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[15]/C
                         clock pessimism             -0.670     3.394    
    SLICE_X144Y150       FDRE (Hold_fdre_C_D)         0.032     3.426    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.426    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[0].lane_isk_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_charisk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.896%)  route 0.164ns (62.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[0].lane_isk_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y147       FDRE (Prop_fdre_C_Q)         0.100     3.355 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[0].lane_isk_reg[0][0]/Q
                         net (fo=1, routed)           0.164     3.518    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[0].lane_isk_reg[0]
    SLICE_X144Y151       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_charisk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y151       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_charisk_reg[0]/C
                         clock pessimism             -0.670     3.394    
    SLICE_X144Y151       FDRE (Hold_fdre_C_D)         0.040     3.434    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_charisk_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.434    
                         arrival time                           3.518    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/TXDATA[30]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.091ns (26.364%)  route 0.254ns (73.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.257ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.594     3.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y150       FDRE (Prop_fdre_C_Q)         0.091     3.292 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[6]/Q
                         net (fo=1, routed)           0.254     3.546    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gttx_data[6]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/TXDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.989     4.257    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/sys_clkn
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.849     3.408    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[30])
                                                      0.042     3.450    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           3.546    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.400%)  route 0.066ns (39.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.592     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X133Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y155       FDRE (Prop_fdre_C_Q)         0.100     3.299 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_reg[18]/Q
                         net (fo=2, routed)           0.066     3.364    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data[18]
    SLICE_X132Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.793     4.062    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X132Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[18]/C
                         clock pessimism             -0.852     3.210    
    SLICE_X132Y155       FDRE (Hold_fdre_C_D)         0.059     3.269    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.630%)  route 0.181ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X143Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y147       FDRE (Prop_fdre_C_Q)         0.100     3.355 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][24]/Q
                         net (fo=1, routed)           0.181     3.535    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][0]
    SLICE_X144Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[24]/C
                         clock pessimism             -0.670     3.394    
    SLICE_X144Y152       FDRE (Hold_fdre_C_D)         0.041     3.435    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charissc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.421%)  route 0.077ns (37.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.592     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X143Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y157       FDRE (Prop_fdre_C_Q)         0.100     3.299 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[23]/Q
                         net (fo=3, routed)           0.077     3.376    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg_n_0_[23]
    SLICE_X142Y157       LUT5 (Prop_lut5_I4_O)        0.028     3.404 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charissc[2]_i_1/O
                         net (fo=1, routed)           0.000     3.404    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/is_sc_2
    SLICE_X142Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charissc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.793     4.062    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X142Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charissc_reg[2]/C
                         clock pessimism             -0.852     3.210    
    SLICE_X142Y157       FDRE (Hold_fdre_C_D)         0.087     3.297    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charissc_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charispd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.118%)  route 0.078ns (37.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.592     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X143Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y157       FDRE (Prop_fdre_C_Q)         0.100     3.299 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[23]/Q
                         net (fo=3, routed)           0.078     3.377    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg_n_0_[23]
    SLICE_X142Y157       LUT5 (Prop_lut5_I4_O)        0.028     3.405 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charispd[2]_i_1/O
                         net (fo=1, routed)           0.000     3.405    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/is_pd_2
    SLICE_X142Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charispd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.793     4.062    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X142Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charispd_reg[2]/C
                         clock pessimism             -0.852     3.210    
    SLICE_X142Y157       FDRE (Hold_fdre_C_D)         0.087     3.297    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[2].PPG_gtrx_charispd_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/PPI_reinit_sm_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.613     3.220    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X121Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y144       FDRE (Prop_fdre_C_Q)         0.100     3.320 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_q_reg/Q
                         net (fo=1, routed)           0.081     3.401    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_q
    SLICE_X120Y144       LUT3 (Prop_lut3_I1_O)        0.028     3.429 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/PPI_reinit_sm_i_1/O
                         net (fo=1, routed)           0.000     3.429    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/PPI_reinit_sm0
    SLICE_X120Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/PPI_reinit_sm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.833     4.102    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X120Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/PPI_reinit_sm_reg/C
                         clock pessimism             -0.871     3.231    
    SLICE_X120Y144       FDRE (Hold_fdre_C_D)         0.087     3.318    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/PPI_reinit_sm_reg
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.429    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.167ns
    Source Clock Delay      (SCD):    3.284ns
    Clock Pessimism Removal (CPR):    0.872ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.677     3.284    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X149Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y148       FDRE (Prop_fdre_C_Q)         0.100     3.384 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_reg[0][12]/Q
                         net (fo=1, routed)           0.081     3.465    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_reg_n_0_[0][12]
    SLICE_X148Y148       LUT2 (Prop_lut2_I0_O)        0.028     3.493 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d[0][12]_i_1/O
                         net (fo=1, routed)           0.000     3.493    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d[0][12]_i_1_n_0
    SLICE_X148Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.898     4.167    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X148Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][12]/C
                         clock pessimism             -0.872     3.295    
    SLICE_X148Y148       FDRE (Hold_fdre_C_D)         0.087     3.382    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            8.000         12.800      4.800      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            8.000         12.800      4.800      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.600         12.800      11.200     BUFGCTRL_X0Y29      srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2       n/a            1.249         12.800      11.551     MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X127Y141      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane0_decode_error_cnt_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X127Y142      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_q_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X127Y142      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X120Y141      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X133Y157      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X145Y153      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariscomma_d_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2       n/a            213.360       12.800      200.560    MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X120Y141      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X120Y141      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X146Y147      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/ccomp_freq_ctr_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X147Y147      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/ccomp_freq_ctr_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X146Y147      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/ccomp_freq_ctr_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X147Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X148Y147      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][18]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X148Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][21]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X147Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][23]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X149Y147      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][27]/C
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X120Y141      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X120Y141      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X120Y143      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_force_lane_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X120Y143      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_force_lane_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X120Y143      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_force_lane_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X120Y143      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_port_disable_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X120Y141      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X145Y153      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariscomma_d_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X144Y156      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariscomma_d_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X145Y157      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariscomma_d_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        9.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.559ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.535ns  (logic 0.322ns (12.701%)  route 2.213ns (87.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 33.738 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns = ( 22.553 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.666    22.553    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X127Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y149       FDRE (Prop_fdre_C_Q)         0.269    22.822 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.185    24.007    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X110Y138       LUT6 (Prop_lut6_I1_O)        0.053    24.060 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          1.028    25.088    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X128Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.554    33.738    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X128Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[0]/C
                         clock pessimism              1.351    35.089    
                         clock uncertainty           -0.197    34.891    
    SLICE_X128Y139       FDRE (Setup_fdre_C_CE)      -0.244    34.647    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[0]
  -------------------------------------------------------------------
                         required time                         34.647    
                         arrival time                         -25.088    
  -------------------------------------------------------------------
                         slack                                  9.559    

Slack (MET) :             9.559ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.535ns  (logic 0.322ns (12.701%)  route 2.213ns (87.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 33.738 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns = ( 22.553 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.666    22.553    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X127Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y149       FDRE (Prop_fdre_C_Q)         0.269    22.822 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.185    24.007    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X110Y138       LUT6 (Prop_lut6_I1_O)        0.053    24.060 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          1.028    25.088    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X128Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.554    33.738    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X128Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[2]/C
                         clock pessimism              1.351    35.089    
                         clock uncertainty           -0.197    34.891    
    SLICE_X128Y139       FDRE (Setup_fdre_C_CE)      -0.244    34.647    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[2]
  -------------------------------------------------------------------
                         required time                         34.647    
                         arrival time                         -25.088    
  -------------------------------------------------------------------
                         slack                                  9.559    

Slack (MET) :             9.559ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.535ns  (logic 0.322ns (12.701%)  route 2.213ns (87.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 33.738 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns = ( 22.553 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.666    22.553    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X127Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y149       FDRE (Prop_fdre_C_Q)         0.269    22.822 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.185    24.007    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X110Y138       LUT6 (Prop_lut6_I1_O)        0.053    24.060 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          1.028    25.088    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X128Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.554    33.738    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X128Y139       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[0]/C
                         clock pessimism              1.351    35.089    
                         clock uncertainty           -0.197    34.891    
    SLICE_X128Y139       FDRE (Setup_fdre_C_CE)      -0.244    34.647    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[0]
  -------------------------------------------------------------------
                         required time                         34.647    
                         arrival time                         -25.088    
  -------------------------------------------------------------------
                         slack                                  9.559    

Slack (MET) :             9.645ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.448ns  (logic 0.322ns (13.156%)  route 2.126ns (86.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.136ns = ( 33.736 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns = ( 22.553 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.666    22.553    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X127Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y149       FDRE (Prop_fdre_C_Q)         0.269    22.822 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.185    24.007    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X110Y138       LUT6 (Prop_lut6_I1_O)        0.053    24.060 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.940    25.000    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X128Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.552    33.736    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X128Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[3]/C
                         clock pessimism              1.351    35.087    
                         clock uncertainty           -0.197    34.889    
    SLICE_X128Y137       FDRE (Setup_fdre_C_CE)      -0.244    34.645    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[3]
  -------------------------------------------------------------------
                         required time                         34.645    
                         arrival time                         -25.000    
  -------------------------------------------------------------------
                         slack                                  9.645    

Slack (MET) :             9.645ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.448ns  (logic 0.322ns (13.156%)  route 2.126ns (86.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.136ns = ( 33.736 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns = ( 22.553 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.666    22.553    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X127Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y149       FDRE (Prop_fdre_C_Q)         0.269    22.822 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.185    24.007    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X110Y138       LUT6 (Prop_lut6_I1_O)        0.053    24.060 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.940    25.000    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X128Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.552    33.736    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X128Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[4]/C
                         clock pessimism              1.351    35.087    
                         clock uncertainty           -0.197    34.889    
    SLICE_X128Y137       FDRE (Setup_fdre_C_CE)      -0.244    34.645    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_last_ack_reg[4]
  -------------------------------------------------------------------
                         required time                         34.645    
                         arrival time                         -25.000    
  -------------------------------------------------------------------
                         slack                                  9.645    

Slack (MET) :             9.745ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.348ns  (logic 0.322ns (13.712%)  route 2.026ns (86.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.137ns = ( 33.737 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns = ( 22.553 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.666    22.553    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X127Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y149       FDRE (Prop_fdre_C_Q)         0.269    22.822 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.185    24.007    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X110Y138       LUT6 (Prop_lut6_I1_O)        0.053    24.060 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.841    24.901    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.553    33.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[1]/C
                         clock pessimism              1.351    35.088    
                         clock uncertainty           -0.197    34.890    
    SLICE_X128Y138       FDRE (Setup_fdre_C_CE)      -0.244    34.646    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[1]
  -------------------------------------------------------------------
                         required time                         34.646    
                         arrival time                         -24.901    
  -------------------------------------------------------------------
                         slack                                  9.745    

Slack (MET) :             9.745ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.348ns  (logic 0.322ns (13.712%)  route 2.026ns (86.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.137ns = ( 33.737 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns = ( 22.553 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.666    22.553    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X127Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y149       FDRE (Prop_fdre_C_Q)         0.269    22.822 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.185    24.007    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X110Y138       LUT6 (Prop_lut6_I1_O)        0.053    24.060 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.841    24.901    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.553    33.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[2]/C
                         clock pessimism              1.351    35.088    
                         clock uncertainty           -0.197    34.890    
    SLICE_X128Y138       FDRE (Setup_fdre_C_CE)      -0.244    34.646    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[2]
  -------------------------------------------------------------------
                         required time                         34.646    
                         arrival time                         -24.901    
  -------------------------------------------------------------------
                         slack                                  9.745    

Slack (MET) :             9.745ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.348ns  (logic 0.322ns (13.712%)  route 2.026ns (86.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.137ns = ( 33.737 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns = ( 22.553 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.666    22.553    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X127Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y149       FDRE (Prop_fdre_C_Q)         0.269    22.822 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.185    24.007    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X110Y138       LUT6 (Prop_lut6_I1_O)        0.053    24.060 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.841    24.901    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.553    33.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[3]/C
                         clock pessimism              1.351    35.088    
                         clock uncertainty           -0.197    34.890    
    SLICE_X128Y138       FDRE (Setup_fdre_C_CE)      -0.244    34.646    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[3]
  -------------------------------------------------------------------
                         required time                         34.646    
                         arrival time                         -24.901    
  -------------------------------------------------------------------
                         slack                                  9.745    

Slack (MET) :             9.745ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.348ns  (logic 0.322ns (13.712%)  route 2.026ns (86.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.137ns = ( 33.737 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns = ( 22.553 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.666    22.553    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X127Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y149       FDRE (Prop_fdre_C_Q)         0.269    22.822 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg/Q
                         net (fo=1, routed)           1.185    24.007    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/idle_selected
    SLICE_X110Y138       LUT6 (Prop_lut6_I1_O)        0.053    24.060 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_next_fm[5]_i_3/O
                         net (fo=17, routed)          0.841    24.901    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/idle_selected_reg_0[0]
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.553    33.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X128Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[4]/C
                         clock pessimism              1.351    35.088    
                         clock uncertainty           -0.197    34.890    
    SLICE_X128Y138       FDRE (Setup_fdre_C_CE)      -0.244    34.646    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_next_fm_reg[4]
  -------------------------------------------------------------------
                         required time                         34.646    
                         arrival time                         -24.901    
  -------------------------------------------------------------------
                         slack                                  9.745    

Slack (MET) :             9.757ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.615ns  (logic 0.507ns (19.387%)  route 2.108ns (80.613%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.134ns = ( 33.734 - 25.600 ) 
    Source Clock Delay      (SCD):    9.751ns = ( 22.551 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.664    22.551    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X127Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y142       FDRE (Prop_fdre_C_Q)         0.246    22.797 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_reg[0]/Q
                         net (fo=4, routed)           1.590    24.387    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/lane_sync
    SLICE_X121Y136       LUT6 (Prop_lut6_I4_O)        0.155    24.542 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[13]_i_3/O
                         net (fo=2, routed)           0.280    24.822    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[13]_i_3_n_0
    SLICE_X123Y136       LUT6 (Prop_lut6_I5_O)        0.053    24.875 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[12]_i_3/O
                         net (fo=1, routed)           0.238    25.113    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[12]_i_3_n_0
    SLICE_X125Y136       LUT6 (Prop_lut6_I5_O)        0.053    25.166 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    25.166    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/CCA_cfg_raddr_reg[2][10]
    SLICE_X125Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.550    33.734    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X125Y136       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[12]/C
                         clock pessimism              1.351    35.085    
                         clock uncertainty           -0.197    34.887    
    SLICE_X125Y136       FDRE (Setup_fdre_C_D)        0.035    34.922    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         34.922    
                         arrival time                         -25.166    
  -------------------------------------------------------------------
                         slack                                  9.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.100ns (16.095%)  route 0.521ns (83.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.589     3.196    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y156       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y156       FDRE (Prop_fdre_C_Q)         0.100     3.296 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[15]/Q
                         net (fo=2, routed)           0.521     3.817    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[15]
    SLICE_X124Y156       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.789     4.058    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X124Y156       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[15]/C
                         clock pessimism             -0.589     3.469    
                         clock uncertainty            0.197     3.666    
    SLICE_X124Y156       FDRE (Hold_fdre_C_D)         0.032     3.698    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane0_gt_error_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.146ns (21.229%)  route 0.542ns (78.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.639     3.246    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X126Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane0_gt_error_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y138       FDRE (Prop_fdre_C_Q)         0.118     3.364 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane0_gt_error_cnt_reg[1]/Q
                         net (fo=3, routed)           0.542     3.905    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/lane0_gt_error_cnt_reg[3][1]
    SLICE_X124Y137       LUT6 (Prop_lut6_I4_O)        0.028     3.933 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     3.933    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/CCA_cfg_raddr_reg[2][7]
    SLICE_X124Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.858     4.127    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X124Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[9]/C
                         clock pessimism             -0.589     3.538    
                         clock uncertainty            0.197     3.735    
    SLICE_X124Y137       FDRE (Hold_fdre_C_D)         0.061     3.796    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.796    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane0_gt_error_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.146ns (21.116%)  route 0.545ns (78.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.639     3.246    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X126Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane0_gt_error_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y138       FDRE (Prop_fdre_C_Q)         0.118     3.364 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane0_gt_error_cnt_reg[2]/Q
                         net (fo=5, routed)           0.545     3.909    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/lane0_gt_error_cnt_reg[3][2]
    SLICE_X124Y137       LUT6 (Prop_lut6_I4_O)        0.028     3.937 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_axi_inst/PCR_core_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     3.937    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/CCA_cfg_raddr_reg[2][8]
    SLICE_X124Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.858     4.127    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X124Y137       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[10]/C
                         clock pessimism             -0.589     3.538    
                         clock uncertainty            0.197     3.735    
    SLICE_X124Y137       FDRE (Hold_fdre_C_D)         0.060     3.795    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.795    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.130ns (18.358%)  route 0.578ns (81.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.129ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.640     3.247    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X124Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y141       FDRE (Prop_fdre_C_Q)         0.100     3.347 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/Q
                         net (fo=3, routed)           0.578     3.925    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg[0]
    SLICE_X124Y138       LUT4 (Prop_lut4_I2_O)        0.030     3.955 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     3.955    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata[7]_i_1_n_0
    SLICE_X124Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.860     4.129    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X124Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]/C
                         clock pessimism             -0.589     3.540    
                         clock uncertainty            0.197     3.737    
    SLICE_X124Y138       FDRE (Hold_fdre_C_D)         0.075     3.812    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           3.955    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.100ns (15.433%)  route 0.548ns (84.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.588     3.195    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y158       FDRE (Prop_fdre_C_Q)         0.100     3.295 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[37]/Q
                         net (fo=1, routed)           0.548     3.843    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[37]
    SLICE_X125Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.788     4.057    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X125Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[37]/C
                         clock pessimism             -0.589     3.468    
                         clock uncertainty            0.197     3.665    
    SLICE_X125Y157       FDRE (Hold_fdre_C_D)         0.033     3.698    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[37]
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.843    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.100ns (15.078%)  route 0.563ns (84.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.053ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.585     3.192    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y164       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y164       FDRE (Prop_fdre_C_Q)         0.100     3.292 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[6]/Q
                         net (fo=1, routed)           0.563     3.855    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_charisk_nx_q[6]
    SLICE_X125Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.784     4.053    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X125Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[6]/C
                         clock pessimism             -0.589     3.464    
                         clock uncertainty            0.197     3.661    
    SLICE_X125Y163       FDRE (Hold_fdre_C_D)         0.047     3.708    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.708    
                         arrival time                           3.855    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (14.997%)  route 0.567ns (85.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.051ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.584     3.191    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y166       FDRE (Prop_fdre_C_Q)         0.100     3.291 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/Q
                         net (fo=1, routed)           0.567     3.857    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[33]
    SLICE_X124Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.782     4.051    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X124Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[33]/C
                         clock pessimism             -0.589     3.462    
                         clock uncertainty            0.197     3.659    
    SLICE_X124Y166       FDRE (Hold_fdre_C_D)         0.047     3.706    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[33]
  -------------------------------------------------------------------
                         required time                         -3.706    
                         arrival time                           3.857    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.100ns (15.276%)  route 0.555ns (84.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.583     3.190    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y167       FDRE (Prop_fdre_C_Q)         0.100     3.290 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/Q
                         net (fo=1, routed)           0.555     3.844    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[34]
    SLICE_X124Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.781     4.050    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X124Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[34]/C
                         clock pessimism             -0.589     3.461    
                         clock uncertainty            0.197     3.658    
    SLICE_X124Y167       FDRE (Hold_fdre_C_D)         0.032     3.690    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.690    
                         arrival time                           3.844    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.091ns (14.337%)  route 0.544ns (85.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.053ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.585     3.192    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y164       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y164       FDRE (Prop_fdre_C_Q)         0.091     3.283 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[62]/Q
                         net (fo=1, routed)           0.544     3.826    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[62]
    SLICE_X125Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.784     4.053    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X125Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[62]/C
                         clock pessimism             -0.589     3.464    
                         clock uncertainty            0.197     3.661    
    SLICE_X125Y163       FDRE (Hold_fdre_C_D)         0.011     3.672    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[62]
  -------------------------------------------------------------------
                         required time                         -3.672    
                         arrival time                           3.826    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.128ns (18.127%)  route 0.578ns (81.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.129ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.640     3.247    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X124Y141       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y141       FDRE (Prop_fdre_C_Q)         0.100     3.347 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/Q
                         net (fo=3, routed)           0.578     3.925    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg[0]
    SLICE_X124Y138       LUT4 (Prop_lut4_I2_O)        0.028     3.953 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     3.953    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata[6]_i_1_n_0
    SLICE_X124Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.860     4.129    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X124Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[6]/C
                         clock pessimism             -0.589     3.540    
                         clock uncertainty            0.197     3.737    
    SLICE_X124Y138       FDRE (Hold_fdre_C_D)         0.061     3.798    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.798    
                         arrival time                           3.953    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        7.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.246ns (5.761%)  route 4.024ns (94.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.936ns = ( 20.736 - 12.800 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.666     9.753    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X133Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y138       FDRE (Prop_fdre_C_Q)         0.246     9.999 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         4.024    14.023    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X125Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.352    20.736    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/C
                         clock pessimism              1.351    22.087    
                         clock uncertainty           -0.197    21.889    
    SLICE_X125Y167       FDRE (Setup_fdre_C_R)       -0.472    21.417    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]
  -------------------------------------------------------------------
                         required time                         21.417    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.246ns (5.761%)  route 4.024ns (94.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.936ns = ( 20.736 - 12.800 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.666     9.753    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X133Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y138       FDRE (Prop_fdre_C_Q)         0.246     9.999 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         4.024    14.023    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X125Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.352    20.736    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/C
                         clock pessimism              1.351    22.087    
                         clock uncertainty           -0.197    21.889    
    SLICE_X125Y167       FDRE (Setup_fdre_C_R)       -0.472    21.417    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]
  -------------------------------------------------------------------
                         required time                         21.417    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.246ns (5.761%)  route 4.024ns (94.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.936ns = ( 20.736 - 12.800 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.666     9.753    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X133Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y138       FDRE (Prop_fdre_C_Q)         0.246     9.999 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         4.024    14.023    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X125Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.352    20.736    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[36]/C
                         clock pessimism              1.351    22.087    
                         clock uncertainty           -0.197    21.889    
    SLICE_X125Y167       FDRE (Setup_fdre_C_R)       -0.472    21.417    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[36]
  -------------------------------------------------------------------
                         required time                         21.417    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.246ns (5.761%)  route 4.024ns (94.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.936ns = ( 20.736 - 12.800 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.666     9.753    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X133Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y138       FDRE (Prop_fdre_C_Q)         0.246     9.999 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         4.024    14.023    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X125Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.352    20.736    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y167       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]/C
                         clock pessimism              1.351    22.087    
                         clock uncertainty           -0.197    21.889    
    SLICE_X125Y167       FDRE (Setup_fdre_C_R)       -0.472    21.417    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]
  -------------------------------------------------------------------
                         required time                         21.417    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.246ns (5.911%)  route 3.915ns (94.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.936ns = ( 20.736 - 12.800 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.666     9.753    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X133Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y138       FDRE (Prop_fdre_C_Q)         0.246     9.999 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.915    13.914    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X125Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.352    20.736    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]/C
                         clock pessimism              1.351    22.087    
                         clock uncertainty           -0.197    21.889    
    SLICE_X125Y166       FDRE (Setup_fdre_C_R)       -0.472    21.417    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]
  -------------------------------------------------------------------
                         required time                         21.417    
                         arrival time                         -13.914    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.246ns (5.911%)  route 3.915ns (94.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.936ns = ( 20.736 - 12.800 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.666     9.753    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X133Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y138       FDRE (Prop_fdre_C_Q)         0.246     9.999 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.915    13.914    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X125Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.352    20.736    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/C
                         clock pessimism              1.351    22.087    
                         clock uncertainty           -0.197    21.889    
    SLICE_X125Y166       FDRE (Setup_fdre_C_R)       -0.472    21.417    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]
  -------------------------------------------------------------------
                         required time                         21.417    
                         arrival time                         -13.914    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.246ns (5.911%)  route 3.915ns (94.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.936ns = ( 20.736 - 12.800 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.666     9.753    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X133Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y138       FDRE (Prop_fdre_C_Q)         0.246     9.999 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.915    13.914    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X125Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.352    20.736    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/C
                         clock pessimism              1.351    22.087    
                         clock uncertainty           -0.197    21.889    
    SLICE_X125Y166       FDRE (Setup_fdre_C_R)       -0.472    21.417    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]
  -------------------------------------------------------------------
                         required time                         21.417    
                         arrival time                         -13.914    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.246ns (6.259%)  route 3.684ns (93.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.938ns = ( 20.738 - 12.800 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.666     9.753    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X133Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y138       FDRE (Prop_fdre_C_Q)         0.246     9.999 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.684    13.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X125Y164       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.354    20.738    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y164       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[4]/C
                         clock pessimism              1.351    22.089    
                         clock uncertainty           -0.197    21.891    
    SLICE_X125Y164       FDRE (Setup_fdre_C_R)       -0.472    21.419    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[4]
  -------------------------------------------------------------------
                         required time                         21.419    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  7.736    

Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.246ns (6.259%)  route 3.684ns (93.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.938ns = ( 20.738 - 12.800 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.666     9.753    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X133Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y138       FDRE (Prop_fdre_C_Q)         0.246     9.999 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.684    13.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X125Y164       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.354    20.738    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y164       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]/C
                         clock pessimism              1.351    22.089    
                         clock uncertainty           -0.197    21.891    
    SLICE_X125Y164       FDRE (Setup_fdre_C_R)       -0.472    21.419    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]
  -------------------------------------------------------------------
                         required time                         21.419    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  7.736    

Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.246ns (6.259%)  route 3.684ns (93.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.938ns = ( 20.738 - 12.800 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.666     9.753    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X133Y138       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y138       FDRE (Prop_fdre_C_Q)         0.246     9.999 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         3.684    13.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X125Y164       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.354    20.738    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X125Y164       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[6]/C
                         clock pessimism              1.351    22.089    
                         clock uncertainty           -0.197    21.891    
    SLICE_X125Y164       FDRE (Setup_fdre_C_R)       -0.472    21.419    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[6]
  -------------------------------------------------------------------
                         required time                         21.419    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  7.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.159ns (25.155%)  route 0.473ns (74.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.166ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.676     3.283    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X147Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y145       FDRE (Prop_fdre_C_Q)         0.091     3.374 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[53]/Q
                         net (fo=1, routed)           0.473     3.847    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][53]
    SLICE_X146Y146       LUT3 (Prop_lut3_I0_O)        0.068     3.915 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[21]_i_1/O
                         net (fo=1, routed)           0.000     3.915    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[21]
    SLICE_X146Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.897     4.166    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X146Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]/C
                         clock pessimism             -0.589     3.577    
                         clock uncertainty            0.197     3.774    
    SLICE_X146Y146       FDRE (Hold_fdre_C_D)         0.075     3.849    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.849    
                         arrival time                           3.915    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.685%)  route 0.462ns (78.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.676     3.283    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X146Y143       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y143       FDRE (Prop_fdre_C_Q)         0.100     3.383 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[44]/Q
                         net (fo=1, routed)           0.462     3.845    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][44]
    SLICE_X145Y144       LUT3 (Prop_lut3_I0_O)        0.028     3.873 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[12]_i_1/O
                         net (fo=1, routed)           0.000     3.873    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[12]
    SLICE_X145Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.868     4.137    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X145Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[12]/C
                         clock pessimism             -0.589     3.548    
                         clock uncertainty            0.197     3.745    
    SLICE_X145Y144       FDRE (Hold_fdre_C_D)         0.061     3.806    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.157ns (26.537%)  route 0.435ns (73.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.675     3.282    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X147Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y142       FDRE (Prop_fdre_C_Q)         0.091     3.373 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[42]/Q
                         net (fo=1, routed)           0.435     3.807    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][42]
    SLICE_X145Y144       LUT3 (Prop_lut3_I0_O)        0.066     3.873 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[10]_i_1/O
                         net (fo=1, routed)           0.000     3.873    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[10]
    SLICE_X145Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.868     4.137    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X145Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[10]/C
                         clock pessimism             -0.589     3.548    
                         clock uncertainty            0.197     3.745    
    SLICE_X145Y144       FDRE (Hold_fdre_C_D)         0.060     3.805    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.160ns (25.139%)  route 0.476ns (74.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.647     3.254    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X145Y143       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y143       FDRE (Prop_fdre_C_Q)         0.091     3.345 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[9]/Q
                         net (fo=1, routed)           0.476     3.821    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][9]
    SLICE_X145Y144       LUT3 (Prop_lut3_I1_O)        0.069     3.890 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[9]_i_1/O
                         net (fo=1, routed)           0.000     3.890    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[9]
    SLICE_X145Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.868     4.137    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X145Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[9]/C
                         clock pessimism             -0.589     3.548    
                         clock uncertainty            0.197     3.745    
    SLICE_X145Y144       FDRE (Hold_fdre_C_D)         0.075     3.820    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.820    
                         arrival time                           3.890    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.158ns (24.764%)  route 0.480ns (75.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.166ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.676     3.283    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X147Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y145       FDRE (Prop_fdre_C_Q)         0.091     3.374 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[54]/Q
                         net (fo=1, routed)           0.480     3.854    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][54]
    SLICE_X147Y146       LUT3 (Prop_lut3_I0_O)        0.067     3.921 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[22]_i_1/O
                         net (fo=1, routed)           0.000     3.921    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[22]
    SLICE_X147Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.897     4.166    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/C
                         clock pessimism             -0.589     3.577    
                         clock uncertainty            0.197     3.774    
    SLICE_X147Y146       FDRE (Hold_fdre_C_D)         0.075     3.849    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.849    
                         arrival time                           3.921    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.161ns (25.245%)  route 0.477ns (74.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.166ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.678     3.285    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X150Y143       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y143       FDRE (Prop_fdre_C_Q)         0.091     3.376 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[31]/Q
                         net (fo=1, routed)           0.477     3.852    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][31]
    SLICE_X149Y144       LUT3 (Prop_lut3_I1_O)        0.070     3.922 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_2/O
                         net (fo=1, routed)           0.000     3.922    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[31]
    SLICE_X149Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.897     4.166    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X149Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[31]/C
                         clock pessimism             -0.589     3.577    
                         clock uncertainty            0.197     3.774    
    SLICE_X149Y144       FDRE (Hold_fdre_C_D)         0.075     3.849    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.849    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.155ns (24.804%)  route 0.470ns (75.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.167ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.678     3.285    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X150Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y145       FDRE (Prop_fdre_C_Q)         0.091     3.376 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[47]/Q
                         net (fo=1, routed)           0.470     3.845    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][47]
    SLICE_X150Y146       LUT3 (Prop_lut3_I0_O)        0.064     3.909 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[15]_i_1/O
                         net (fo=1, routed)           0.000     3.909    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[15]
    SLICE_X150Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.898     4.167    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X150Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[15]/C
                         clock pessimism             -0.589     3.578    
                         clock uncertainty            0.197     3.775    
    SLICE_X150Y146       FDRE (Hold_fdre_C_D)         0.060     3.835    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.835    
                         arrival time                           3.909    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.128ns (19.538%)  route 0.527ns (80.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.166ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.647     3.254    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X145Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y145       FDRE (Prop_fdre_C_Q)         0.100     3.354 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[13]/Q
                         net (fo=1, routed)           0.527     3.881    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][13]
    SLICE_X147Y146       LUT3 (Prop_lut3_I1_O)        0.028     3.909 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[13]_i_1/O
                         net (fo=1, routed)           0.000     3.909    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[13]
    SLICE_X147Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.897     4.166    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[13]/C
                         clock pessimism             -0.589     3.577    
                         clock uncertainty            0.197     3.774    
    SLICE_X147Y146       FDRE (Hold_fdre_C_D)         0.060     3.834    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.834    
                         arrival time                           3.909    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.133ns (20.775%)  route 0.507ns (79.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.647     3.254    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X143Y143       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y143       FDRE (Prop_fdre_C_Q)         0.100     3.354 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[29]/Q
                         net (fo=1, routed)           0.507     3.861    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][29]
    SLICE_X143Y145       LUT3 (Prop_lut3_I1_O)        0.033     3.894 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[29]_i_1/O
                         net (fo=1, routed)           0.000     3.894    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[29]
    SLICE_X143Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.867     4.136    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X143Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[29]/C
                         clock pessimism             -0.589     3.547    
                         clock uncertainty            0.197     3.744    
    SLICE_X143Y145       FDRE (Hold_fdre_C_D)         0.075     3.819    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.819    
                         arrival time                           3.894    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.160ns (24.954%)  route 0.481ns (75.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.167ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.678     3.285    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X150Y143       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y143       FDRE (Prop_fdre_C_Q)         0.091     3.376 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[4]/Q
                         net (fo=1, routed)           0.481     3.857    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][4]
    SLICE_X150Y146       LUT3 (Prop_lut3_I1_O)        0.069     3.926 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[4]_i_1/O
                         net (fo=1, routed)           0.000     3.926    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[4]
    SLICE_X150Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.898     4.167    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X150Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[4]/C
                         clock pessimism             -0.589     3.578    
                         clock uncertainty            0.197     3.775    
    SLICE_X150Y146       FDRE (Hold_fdre_C_D)         0.075     3.850    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.850    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       22.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.294ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.269ns (9.253%)  route 2.638ns (90.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.073ns = ( 33.673 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.666     9.753    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X129Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y144       FDPE (Prop_fdpe_C_Q)         0.269    10.022 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=88, routed)          2.638    12.660    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst
    SLICE_X110Y130       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.489    33.673    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_clk
    SLICE_X110Y130       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg/C
                         clock pessimism              1.587    35.260    
                         clock uncertainty           -0.077    35.182    
    SLICE_X110Y130       FDPE (Recov_fdpe_C_PRE)     -0.228    34.954    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_tx_inst/log_rst_q_reg
  -------------------------------------------------------------------
                         required time                         34.954    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                 22.294    

Slack (MET) :             22.639ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/first_bit_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.269ns (10.500%)  route 2.293ns (89.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.072ns = ( 33.672 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.666     9.753    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X129Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y144       FDPE (Prop_fdpe_C_Q)         0.269    10.022 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=88, routed)          2.293    12.314    srio_rx/log_rst
    SLICE_X110Y120       FDPE                                         f  srio_rx/first_bit_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.488    33.672    srio_rx/log_clk
    SLICE_X110Y120       FDPE                                         r  srio_rx/first_bit_reg/C
                         clock pessimism              1.587    35.259    
                         clock uncertainty           -0.077    35.181    
    SLICE_X110Y120       FDPE (Recov_fdpe_C_PRE)     -0.228    34.953    srio_rx/first_bit_reg
  -------------------------------------------------------------------
                         required time                         34.953    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                 22.639    

Slack (MET) :             22.649ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.269ns (9.951%)  route 2.434ns (90.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.197ns = ( 33.797 - 25.600 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.650     9.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X131Y127       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y127       FDPE (Prop_fdpe_C_Q)         0.269    10.006 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         2.434    12.440    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X150Y116       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.613    33.797    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X150Y116       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              1.587    35.384    
                         clock uncertainty           -0.077    35.306    
    SLICE_X150Y116       FDPE (Recov_fdpe_C_PRE)     -0.217    35.089    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         35.089    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                 22.649    

Slack (MET) :             22.649ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.269ns (9.951%)  route 2.434ns (90.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.197ns = ( 33.797 - 25.600 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.650     9.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X131Y127       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y127       FDPE (Prop_fdpe_C_Q)         0.269    10.006 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         2.434    12.440    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X150Y116       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.613    33.797    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X150Y116       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              1.587    35.384    
                         clock uncertainty           -0.077    35.306    
    SLICE_X150Y116       FDPE (Recov_fdpe_C_PRE)     -0.217    35.089    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         35.089    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                 22.649    

Slack (MET) :             22.717ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.269ns (10.254%)  route 2.354ns (89.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.196ns = ( 33.796 - 25.600 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.650     9.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X131Y127       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y127       FDPE (Prop_fdpe_C_Q)         0.269    10.006 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         2.354    12.360    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X148Y116       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.612    33.796    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/phy_clk
    SLICE_X148Y116       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              1.587    35.383    
                         clock uncertainty           -0.077    35.305    
    SLICE_X148Y116       FDPE (Recov_fdpe_C_PRE)     -0.228    35.077    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         35.077    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                 22.717    

Slack (MET) :             22.717ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.269ns (10.254%)  route 2.354ns (89.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.196ns = ( 33.796 - 25.600 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.650     9.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X131Y127       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y127       FDPE (Prop_fdpe_C_Q)         0.269    10.006 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         2.354    12.360    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X148Y116       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.612    33.796    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/phy_clk
    SLICE_X148Y116       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              1.587    35.383    
                         clock uncertainty           -0.077    35.305    
    SLICE_X148Y116       FDPE (Recov_fdpe_C_PRE)     -0.228    35.077    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         35.077    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                 22.717    

Slack (MET) :             22.753ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.269ns (10.254%)  route 2.354ns (89.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.196ns = ( 33.796 - 25.600 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.650     9.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X131Y127       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y127       FDPE (Prop_fdpe_C_Q)         0.269    10.006 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         2.354    12.360    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X148Y116       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.612    33.796    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/phy_clk
    SLICE_X148Y116       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              1.587    35.383    
                         clock uncertainty           -0.077    35.305    
    SLICE_X148Y116       FDPE (Recov_fdpe_C_PRE)     -0.192    35.113    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         35.113    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                 22.753    

Slack (MET) :             22.753ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.269ns (10.254%)  route 2.354ns (89.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.196ns = ( 33.796 - 25.600 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.650     9.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X131Y127       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y127       FDPE (Prop_fdpe_C_Q)         0.269    10.006 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         2.354    12.360    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X148Y116       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.612    33.796    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/phy_clk
    SLICE_X148Y116       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              1.587    35.383    
                         clock uncertainty           -0.077    35.305    
    SLICE_X148Y116       FDPE (Recov_fdpe_C_PRE)     -0.192    35.113    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         35.113    
                         arrival time                         -12.360    
  -------------------------------------------------------------------
                         slack                                 22.753    

Slack (MET) :             22.821ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/current_bit_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.269ns (11.412%)  route 2.088ns (88.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.077ns = ( 33.677 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.666     9.753    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X129Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y144       FDPE (Prop_fdpe_C_Q)         0.269    10.022 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=88, routed)          2.088    12.110    srio_rx/log_rst
    SLICE_X113Y116       FDCE                                         f  srio_rx/current_bit_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.493    33.677    srio_rx/log_clk
    SLICE_X113Y116       FDCE                                         r  srio_rx/current_bit_cnt_reg[4]/C
                         clock pessimism              1.587    35.264    
                         clock uncertainty           -0.077    35.186    
    SLICE_X113Y116       FDCE (Recov_fdce_C_CLR)     -0.255    34.931    srio_rx/current_bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         34.931    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                 22.821    

Slack (MET) :             22.821ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/current_bit_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.269ns (11.412%)  route 2.088ns (88.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.077ns = ( 33.677 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.666     9.753    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X129Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y144       FDPE (Prop_fdpe_C_Q)         0.269    10.022 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=88, routed)          2.088    12.110    srio_rx/log_rst
    SLICE_X113Y116       FDCE                                         f  srio_rx/current_bit_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.493    33.677    srio_rx/log_clk
    SLICE_X113Y116       FDCE                                         r  srio_rx/current_bit_cnt_reg[5]/C
                         clock pessimism              1.587    35.264    
                         clock uncertainty           -0.077    35.186    
    SLICE_X113Y116       FDCE (Recov_fdce_C_CLR)     -0.255    34.931    srio_rx/current_bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         34.931    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                 22.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.171%)  route 0.162ns (61.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.079ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.588     3.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y115        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDPE (Prop_fdpe_C_Q)         0.100     3.295 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.162     3.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X81Y115        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.810     4.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X81Y115        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.690     3.389    
    SLICE_X81Y115        FDPE (Remov_fdpe_C_PRE)     -0.072     3.317    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.317    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.331%)  route 0.200ns (66.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.078ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.588     3.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y115        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDPE (Prop_fdpe_C_Q)         0.100     3.295 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200     3.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.809     4.078    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X82Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.690     3.388    
    SLICE_X82Y116        FDCE (Remov_fdce_C_CLR)     -0.050     3.338    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.331%)  route 0.200ns (66.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.078ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.588     3.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y115        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDPE (Prop_fdpe_C_Q)         0.100     3.295 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200     3.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.809     4.078    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X82Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.690     3.388    
    SLICE_X82Y116        FDCE (Remov_fdce_C_CLR)     -0.050     3.338    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.331%)  route 0.200ns (66.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.078ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.588     3.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y115        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDPE (Prop_fdpe_C_Q)         0.100     3.295 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200     3.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.809     4.078    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X82Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.690     3.388    
    SLICE_X82Y116        FDCE (Remov_fdce_C_CLR)     -0.050     3.338    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.331%)  route 0.200ns (66.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.078ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.588     3.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y115        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDPE (Prop_fdpe_C_Q)         0.100     3.295 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200     3.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.809     4.078    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X82Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.690     3.388    
    SLICE_X82Y116        FDCE (Remov_fdce_C_CLR)     -0.050     3.338    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.331%)  route 0.200ns (66.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.078ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.588     3.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y115        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDPE (Prop_fdpe_C_Q)         0.100     3.295 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200     3.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.809     4.078    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X82Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.690     3.388    
    SLICE_X82Y116        FDCE (Remov_fdce_C_CLR)     -0.050     3.338    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.331%)  route 0.200ns (66.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.078ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.588     3.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y115        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDPE (Prop_fdpe_C_Q)         0.100     3.295 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200     3.495    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X82Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.809     4.078    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X82Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.690     3.388    
    SLICE_X82Y116        FDCE (Remov_fdce_C_CLR)     -0.050     3.338    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.070%)  route 0.256ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.079ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.588     3.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y115        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDPE (Prop_fdpe_C_Q)         0.100     3.295 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.256     3.551    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y115        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.810     4.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.690     3.389    
    SLICE_X82Y115        FDCE (Remov_fdce_C_CLR)     -0.050     3.339    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.339    
                         arrival time                           3.551    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.070%)  route 0.256ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.079ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.588     3.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y115        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDPE (Prop_fdpe_C_Q)         0.100     3.295 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.256     3.551    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y115        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.810     4.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.690     3.389    
    SLICE_X82Y115        FDCE (Remov_fdce_C_CLR)     -0.050     3.339    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.339    
                         arrival time                           3.551    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.070%)  route 0.256ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.079ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.588     3.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X79Y115        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDPE (Prop_fdpe_C_Q)         0.100     3.295 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.256     3.551    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y115        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.810     4.079    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.690     3.389    
    SLICE_X82Y115        FDCE (Remov_fdce_C_CLR)     -0.050     3.339    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.339    
                         arrival time                           3.551    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout2
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       10.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.196ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.729ns  (logic 0.308ns (17.811%)  route 1.421ns (82.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 33.542 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns = ( 22.553 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.666    22.553    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X130Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y144       FDPE (Prop_fdpe_C_Q)         0.308    22.861 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.421    24.282    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X145Y165       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.358    33.542    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X145Y165       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/C
                         clock pessimism              1.351    34.893    
                         clock uncertainty           -0.197    34.695    
    SLICE_X145Y165       FDPE (Recov_fdpe_C_PRE)     -0.217    34.478    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]
  -------------------------------------------------------------------
                         required time                         34.478    
                         arrival time                         -24.282    
  -------------------------------------------------------------------
                         slack                                 10.196    

Slack (MET) :             10.196ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.729ns  (logic 0.308ns (17.811%)  route 1.421ns (82.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 33.542 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns = ( 22.553 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.666    22.553    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X130Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y144       FDPE (Prop_fdpe_C_Q)         0.308    22.861 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.421    24.282    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X145Y165       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.358    33.542    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X145Y165       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/C
                         clock pessimism              1.351    34.893    
                         clock uncertainty           -0.197    34.695    
    SLICE_X145Y165       FDPE (Recov_fdpe_C_PRE)     -0.217    34.478    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         34.478    
                         arrival time                         -24.282    
  -------------------------------------------------------------------
                         slack                                 10.196    

Slack (MET) :             10.379ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.544ns  (logic 0.308ns (19.942%)  route 1.236ns (80.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.940ns = ( 33.540 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns = ( 22.553 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.666    22.553    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X130Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y144       FDPE (Prop_fdpe_C_Q)         0.308    22.861 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.236    24.097    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X139Y166       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.356    33.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X139Y166       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/C
                         clock pessimism              1.351    34.891    
                         clock uncertainty           -0.197    34.693    
    SLICE_X139Y166       FDPE (Recov_fdpe_C_PRE)     -0.217    34.476    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         34.476    
                         arrival time                         -24.097    
  -------------------------------------------------------------------
                         slack                                 10.379    

Slack (MET) :             10.379ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.544ns  (logic 0.308ns (19.942%)  route 1.236ns (80.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.940ns = ( 33.540 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns = ( 22.553 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.666    22.553    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X130Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y144       FDPE (Prop_fdpe_C_Q)         0.308    22.861 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.236    24.097    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X139Y166       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.356    33.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X139Y166       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/C
                         clock pessimism              1.351    34.891    
                         clock uncertainty           -0.197    34.693    
    SLICE_X139Y166       FDPE (Recov_fdpe_C_PRE)     -0.217    34.476    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         34.476    
                         arrival time                         -24.097    
  -------------------------------------------------------------------
                         slack                                 10.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.118ns (17.547%)  route 0.554ns (82.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.056ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.643     3.250    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X130Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y144       FDPE (Prop_fdpe_C_Q)         0.118     3.368 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.554     3.922    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X139Y166       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.787     4.056    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X139Y166       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/C
                         clock pessimism             -0.589     3.467    
                         clock uncertainty            0.197     3.664    
    SLICE_X139Y166       FDPE (Remov_fdpe_C_PRE)     -0.072     3.592    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.592    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.118ns (17.547%)  route 0.554ns (82.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.056ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.643     3.250    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X130Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y144       FDPE (Prop_fdpe_C_Q)         0.118     3.368 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.554     3.922    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X139Y166       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.787     4.056    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X139Y166       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/C
                         clock pessimism             -0.589     3.467    
                         clock uncertainty            0.197     3.664    
    SLICE_X139Y166       FDPE (Remov_fdpe_C_PRE)     -0.072     3.592    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.592    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.118ns (15.260%)  route 0.655ns (84.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.643     3.250    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X130Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y144       FDPE (Prop_fdpe_C_Q)         0.118     3.368 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.655     4.023    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X145Y165       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.788     4.057    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X145Y165       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/C
                         clock pessimism             -0.589     3.468    
                         clock uncertainty            0.197     3.665    
    SLICE_X145Y165       FDPE (Remov_fdpe_C_PRE)     -0.072     3.593    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.593    
                         arrival time                           4.023    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.118ns (15.260%)  route 0.655ns (84.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.643     3.250    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X130Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y144       FDPE (Prop_fdpe_C_Q)         0.118     3.368 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.655     4.023    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X145Y165       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.788     4.057    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X145Y165       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/C
                         clock pessimism             -0.589     3.468    
                         clock uncertainty            0.197     3.665    
    SLICE_X145Y165       FDPE (Remov_fdpe_C_PRE)     -0.072     3.593    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.593    
                         arrival time                           4.023    
  -------------------------------------------------------------------
                         slack                                  0.430    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       10.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.361ns (19.095%)  route 1.530ns (80.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.139ns = ( 20.939 - 12.800 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.665     9.752    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X126Y145       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y145       FDRE (Prop_fdre_C_Q)         0.308    10.060 r  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/Q
                         net (fo=6, routed)           0.720    10.780    srio_ip/inst/srio_rst_inst/reset_state[2]
    SLICE_X126Y145       LUT5 (Prop_lut5_I0_O)        0.053    10.833 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.809    11.642    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X130Y144       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.555    20.939    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X130Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                         clock pessimism              1.351    22.290    
                         clock uncertainty           -0.197    22.092    
    SLICE_X130Y144       FDPE (Recov_fdpe_C_PRE)     -0.228    21.864    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         21.864    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.258ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.361ns (19.095%)  route 1.530ns (80.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.139ns = ( 20.939 - 12.800 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.665     9.752    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X126Y145       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y145       FDRE (Prop_fdre_C_Q)         0.308    10.060 r  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/Q
                         net (fo=6, routed)           0.720    10.780    srio_ip/inst/srio_rst_inst/reset_state[2]
    SLICE_X126Y145       LUT5 (Prop_lut5_I0_O)        0.053    10.833 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.809    11.642    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X130Y144       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.555    20.939    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X130Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/C
                         clock pessimism              1.351    22.290    
                         clock uncertainty           -0.197    22.092    
    SLICE_X130Y144       FDPE (Recov_fdpe_C_PRE)     -0.192    21.900    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         21.900    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 10.258    

Slack (MET) :             10.258ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.361ns (19.095%)  route 1.530ns (80.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.139ns = ( 20.939 - 12.800 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.665     9.752    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X126Y145       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y145       FDRE (Prop_fdre_C_Q)         0.308    10.060 r  srio_ip/inst/srio_rst_inst/reset_state_reg[2]/Q
                         net (fo=6, routed)           0.720    10.780    srio_ip/inst/srio_rst_inst/reset_state[2]
    SLICE_X126Y145       LUT5 (Prop_lut5_I0_O)        0.053    10.833 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.809    11.642    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X130Y144       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.555    20.939    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X130Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/C
                         clock pessimism              1.351    22.290    
                         clock uncertainty           -0.197    22.092    
    SLICE_X130Y144       FDPE (Recov_fdpe_C_PRE)     -0.192    21.900    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         21.900    
                         arrival time                         -11.642    
  -------------------------------------------------------------------
                         slack                                 10.258    

Slack (MET) :             10.383ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.439ns (25.236%)  route 1.301ns (74.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 20.938 - 12.800 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.665     9.752    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X126Y145       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y145       FDRE (Prop_fdre_C_Q)         0.282    10.034 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.480    10.514    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X126Y145       LUT4 (Prop_lut4_I3_O)        0.157    10.671 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.820    11.491    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X125Y144       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.554    20.938    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X125Y144       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/C
                         clock pessimism              1.351    22.289    
                         clock uncertainty           -0.197    22.091    
    SLICE_X125Y144       FDPE (Recov_fdpe_C_PRE)     -0.217    21.874    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                 10.383    

Slack (MET) :             10.383ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.439ns (25.236%)  route 1.301ns (74.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 20.938 - 12.800 ) 
    Source Clock Delay      (SCD):    9.752ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       1.665     9.752    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X126Y145       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y145       FDRE (Prop_fdre_C_Q)         0.282    10.034 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.480    10.514    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X126Y145       LUT4 (Prop_lut4_I3_O)        0.157    10.671 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.820    11.491    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X125Y144       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.554    20.938    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X125Y144       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/C
                         clock pessimism              1.351    22.289    
                         clock uncertainty           -0.197    22.091    
    SLICE_X125Y144       FDPE (Recov_fdpe_C_PRE)     -0.217    21.874    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                 10.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.173ns (26.336%)  route 0.484ns (73.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.132ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.641     3.248    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X126Y145       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y145       FDRE (Prop_fdre_C_Q)         0.107     3.355 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.139     3.493    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X126Y145       LUT5 (Prop_lut5_I1_O)        0.066     3.559 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.345     3.904    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X130Y144       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.863     4.132    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X130Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/C
                         clock pessimism             -0.589     3.543    
                         clock uncertainty            0.197     3.740    
    SLICE_X130Y144       FDPE (Remov_fdpe_C_PRE)     -0.052     3.688    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.688    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.173ns (26.336%)  route 0.484ns (73.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.132ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.641     3.248    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X126Y145       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y145       FDRE (Prop_fdre_C_Q)         0.107     3.355 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.139     3.493    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X126Y145       LUT5 (Prop_lut5_I1_O)        0.066     3.559 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.345     3.904    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X130Y144       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.863     4.132    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X130Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/C
                         clock pessimism             -0.589     3.543    
                         clock uncertainty            0.197     3.740    
    SLICE_X130Y144       FDPE (Remov_fdpe_C_PRE)     -0.052     3.688    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.688    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.173ns (26.336%)  route 0.484ns (73.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.132ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.641     3.248    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X126Y145       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y145       FDRE (Prop_fdre_C_Q)         0.107     3.355 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.139     3.493    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X126Y145       LUT5 (Prop_lut5_I1_O)        0.066     3.559 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.345     3.904    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X130Y144       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.863     4.132    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X130Y144       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                         clock pessimism             -0.589     3.543    
                         clock uncertainty            0.197     3.740    
    SLICE_X130Y144       FDPE (Remov_fdpe_C_PRE)     -0.052     3.688    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.688    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.146ns (22.761%)  route 0.495ns (77.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.131ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.641     3.248    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X126Y145       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y145       FDRE (Prop_fdre_C_Q)         0.118     3.366 r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/Q
                         net (fo=6, routed)           0.161     3.527    srio_ip/inst/srio_rst_inst/reset_state[1]
    SLICE_X126Y145       LUT4 (Prop_lut4_I1_O)        0.028     3.555 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.334     3.889    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X125Y144       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.862     4.131    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X125Y144       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/C
                         clock pessimism             -0.589     3.542    
                         clock uncertainty            0.197     3.739    
    SLICE_X125Y144       FDPE (Remov_fdpe_C_PRE)     -0.072     3.667    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.146ns (22.761%)  route 0.495ns (77.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.131ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10944, routed)       0.641     3.248    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X126Y145       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y145       FDRE (Prop_fdre_C_Q)         0.118     3.366 r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/Q
                         net (fo=6, routed)           0.161     3.527    srio_ip/inst/srio_rst_inst/reset_state[1]
    SLICE_X126Y145       LUT4 (Prop_lut4_I1_O)        0.028     3.555 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.334     3.889    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X125Y144       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.862     4.131    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X125Y144       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/C
                         clock pessimism             -0.589     3.542    
                         clock uncertainty            0.197     3.739    
    SLICE_X125Y144       FDPE (Remov_fdpe_C_PRE)     -0.072     3.667    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.723ns (13.835%)  route 4.503ns (86.165%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 37.463 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.484     8.333    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y122        LUT4 (Prop_lut4_I3_O)        0.062     8.395 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     8.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X78Y118        LUT2 (Prop_lut2_I0_O)        0.169     9.018 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.283    10.301    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X85Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.478    37.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X85Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism              0.532    37.995    
                         clock uncertainty           -0.035    37.960    
    SLICE_X85Y116        FDCE (Recov_fdce_C_CLR)     -0.255    37.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         37.705    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                 27.404    

Slack (MET) :             27.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.723ns (13.835%)  route 4.503ns (86.165%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 37.463 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.484     8.333    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y122        LUT4 (Prop_lut4_I3_O)        0.062     8.395 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     8.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X78Y118        LUT2 (Prop_lut2_I0_O)        0.169     9.018 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.283    10.301    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X85Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.478    37.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X85Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.532    37.995    
                         clock uncertainty           -0.035    37.960    
    SLICE_X85Y116        FDCE (Recov_fdce_C_CLR)     -0.255    37.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         37.705    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                 27.404    

Slack (MET) :             27.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.723ns (13.835%)  route 4.503ns (86.165%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 37.463 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.484     8.333    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y122        LUT4 (Prop_lut4_I3_O)        0.062     8.395 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     8.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X78Y118        LUT2 (Prop_lut2_I0_O)        0.169     9.018 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.283    10.301    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X85Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.478    37.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X85Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.532    37.995    
                         clock uncertainty           -0.035    37.960    
    SLICE_X85Y116        FDCE (Recov_fdce_C_CLR)     -0.255    37.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         37.705    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                 27.404    

Slack (MET) :             27.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.723ns (13.835%)  route 4.503ns (86.165%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 37.463 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.484     8.333    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y122        LUT4 (Prop_lut4_I3_O)        0.062     8.395 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     8.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X78Y118        LUT2 (Prop_lut2_I0_O)        0.169     9.018 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.283    10.301    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X85Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.478    37.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X85Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.532    37.995    
                         clock uncertainty           -0.035    37.960    
    SLICE_X85Y116        FDCE (Recov_fdce_C_CLR)     -0.255    37.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         37.705    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                 27.404    

Slack (MET) :             27.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.723ns (13.835%)  route 4.503ns (86.165%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 37.463 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.484     8.333    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y122        LUT4 (Prop_lut4_I3_O)        0.062     8.395 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     8.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X78Y118        LUT2 (Prop_lut2_I0_O)        0.169     9.018 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.283    10.301    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X85Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.478    37.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X85Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.532    37.995    
                         clock uncertainty           -0.035    37.960    
    SLICE_X85Y116        FDCE (Recov_fdce_C_CLR)     -0.255    37.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         37.705    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                 27.404    

Slack (MET) :             27.404ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.723ns (13.835%)  route 4.503ns (86.165%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 37.463 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.484     8.333    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y122        LUT4 (Prop_lut4_I3_O)        0.062     8.395 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     8.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X78Y118        LUT2 (Prop_lut2_I0_O)        0.169     9.018 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.283    10.301    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X85Y116        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.478    37.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X85Y116        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.532    37.995    
                         clock uncertainty           -0.035    37.960    
    SLICE_X85Y116        FDCE (Recov_fdce_C_CLR)     -0.255    37.705    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         37.705    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                 27.404    

Slack (MET) :             27.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.723ns (14.114%)  route 4.400ns (85.886%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 37.464 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.484     8.333    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y122        LUT4 (Prop_lut4_I3_O)        0.062     8.395 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     8.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X78Y118        LUT2 (Prop_lut2_I0_O)        0.169     9.018 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.180    10.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X85Y115        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.479    37.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X85Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.532    37.996    
                         clock uncertainty           -0.035    37.961    
    SLICE_X85Y115        FDCE (Recov_fdce_C_CLR)     -0.255    37.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         37.706    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 27.508    

Slack (MET) :             27.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.723ns (14.114%)  route 4.400ns (85.886%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 37.464 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.484     8.333    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y122        LUT4 (Prop_lut4_I3_O)        0.062     8.395 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     8.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X78Y118        LUT2 (Prop_lut2_I0_O)        0.169     9.018 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.180    10.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X85Y115        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.479    37.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X85Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.532    37.996    
                         clock uncertainty           -0.035    37.961    
    SLICE_X85Y115        FDCE (Recov_fdce_C_CLR)     -0.255    37.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         37.706    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 27.508    

Slack (MET) :             27.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.723ns (14.114%)  route 4.400ns (85.886%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 37.464 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.484     8.333    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y122        LUT4 (Prop_lut4_I3_O)        0.062     8.395 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     8.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X78Y118        LUT2 (Prop_lut2_I0_O)        0.169     9.018 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.180    10.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X85Y115        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.479    37.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X85Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.532    37.996    
                         clock uncertainty           -0.035    37.961    
    SLICE_X85Y115        FDCE (Recov_fdce_C_CLR)     -0.255    37.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         37.706    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 27.508    

Slack (MET) :             27.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.723ns (14.114%)  route 4.400ns (85.886%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 37.464 - 33.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.570     5.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y129        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.282     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=43, routed)          1.361     6.719    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X74Y128        LUT5 (Prop_lut5_I3_O)        0.157     6.876 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.921     7.796    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X80Y125        LUT4 (Prop_lut4_I1_O)        0.053     7.849 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.484     8.333    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X79Y122        LUT4 (Prop_lut4_I3_O)        0.062     8.395 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.454     8.849    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X78Y118        LUT2 (Prop_lut2_I0_O)        0.169     9.018 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.180    10.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X85Y115        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.479    37.464    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X85Y115        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.532    37.996    
                         clock uncertainty           -0.035    37.961    
    SLICE_X85Y115        FDCE (Recov_fdce_C_CLR)     -0.255    37.706    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         37.706    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 27.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.400%)  route 0.198ns (62.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.589     2.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X78Y112        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDPE (Prop_fdpe_C_Q)         0.118     2.313 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     2.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X81Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     2.689    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X81Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.300     2.389    
    SLICE_X81Y113        FDCE (Remov_fdce_C_CLR)     -0.069     2.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.400%)  route 0.198ns (62.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.589     2.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X78Y112        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDPE (Prop_fdpe_C_Q)         0.118     2.313 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     2.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X81Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     2.689    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X81Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.300     2.389    
    SLICE_X81Y113        FDCE (Remov_fdce_C_CLR)     -0.069     2.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.400%)  route 0.198ns (62.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.589     2.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X78Y112        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDPE (Prop_fdpe_C_Q)         0.118     2.313 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     2.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X81Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     2.689    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X81Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.300     2.389    
    SLICE_X81Y113        FDCE (Remov_fdce_C_CLR)     -0.069     2.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.400%)  route 0.198ns (62.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.589     2.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X78Y112        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDPE (Prop_fdpe_C_Q)         0.118     2.313 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     2.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X81Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     2.689    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X81Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.300     2.389    
    SLICE_X81Y113        FDCE (Remov_fdce_C_CLR)     -0.069     2.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.400%)  route 0.198ns (62.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.589     2.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X78Y112        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDPE (Prop_fdpe_C_Q)         0.118     2.313 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     2.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X81Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     2.689    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X81Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.300     2.389    
    SLICE_X81Y113        FDCE (Remov_fdce_C_CLR)     -0.069     2.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.400%)  route 0.198ns (62.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.589     2.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X78Y112        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDPE (Prop_fdpe_C_Q)         0.118     2.313 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     2.511    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X81Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     2.689    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X81Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.300     2.389    
    SLICE_X81Y113        FDCE (Remov_fdce_C_CLR)     -0.069     2.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.118ns (35.589%)  route 0.214ns (64.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.589     2.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X78Y112        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDPE (Prop_fdpe_C_Q)         0.118     2.313 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     2.527    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     2.689    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.300     2.389    
    SLICE_X80Y113        FDCE (Remov_fdce_C_CLR)     -0.069     2.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.118ns (35.589%)  route 0.214ns (64.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.589     2.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X78Y112        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDPE (Prop_fdpe_C_Q)         0.118     2.313 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     2.527    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     2.689    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.300     2.389    
    SLICE_X80Y113        FDCE (Remov_fdce_C_CLR)     -0.069     2.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.118ns (35.589%)  route 0.214ns (64.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.589     2.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X78Y112        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDPE (Prop_fdpe_C_Q)         0.118     2.313 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     2.527    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     2.689    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.300     2.389    
    SLICE_X80Y113        FDCE (Remov_fdce_C_CLR)     -0.069     2.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.118ns (35.589%)  route 0.214ns (64.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.589     2.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X78Y112        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDPE (Prop_fdpe_C_Q)         0.118     2.313 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     2.527    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y113        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.811     2.689    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y113        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.300     2.389    
    SLICE_X80Y113        FDCE (Remov_fdce_C_CLR)     -0.069     2.320    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.207    





