#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001d010e7f530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d010e347e0 .scope module, "tb" "tb" 3 89;
 .timescale -12 -12;
L_000001d010e7dfb0 .functor NOT 1, L_000001d010eead90, C4<0>, C4<0>, C4<0>;
L_000001d010e7ecd0 .functor XOR 4, L_000001d010ee9cb0, L_000001d010ee9d50, C4<0000>, C4<0000>;
L_000001d010e7e870 .functor XOR 4, L_000001d010e7ecd0, L_000001d010ee9a30, C4<0000>, C4<0000>;
v000001d010e6adb0_0 .net *"_ivl_10", 3 0, L_000001d010ee9a30;  1 drivers
v000001d010e6a3b0_0 .net *"_ivl_12", 3 0, L_000001d010e7e870;  1 drivers
v000001d010e6a630_0 .net *"_ivl_2", 3 0, L_000001d010ee9490;  1 drivers
v000001d010e6ae50_0 .net *"_ivl_4", 3 0, L_000001d010ee9cb0;  1 drivers
v000001d010e2c660_0 .net *"_ivl_6", 3 0, L_000001d010ee9d50;  1 drivers
v000001d010e2c840_0 .net *"_ivl_8", 3 0, L_000001d010e7ecd0;  1 drivers
v000001d010e2bf80_0 .var "clk", 0 0;
v000001d010e2c5c0_0 .net "dfr_dut", 0 0, v000001d010e6a9f0_0;  1 drivers
v000001d010e2c480_0 .net "dfr_ref", 0 0, L_000001d010eea6b0;  1 drivers
v000001d010e2c7a0_0 .net "fr1_dut", 0 0, v000001d010e6a770_0;  1 drivers
v000001d010e2c520_0 .net "fr1_ref", 0 0, L_000001d010ee9850;  1 drivers
v000001d010e2c700_0 .net "fr2_dut", 0 0, v000001d010e6ab30_0;  1 drivers
v000001d010e2c0c0_0 .net "fr2_ref", 0 0, L_000001d010e2be40;  1 drivers
v000001d010e2bee0_0 .net "fr3_dut", 0 0, v000001d010e6b2b0_0;  1 drivers
v000001d010e2b940_0 .net "fr3_ref", 0 0, L_000001d010e2bd00;  1 drivers
v000001d010e2ba80_0 .net "reset", 0 0, v000001d010e6ba30_0;  1 drivers
v000001d010e2c020_0 .net "s", 3 1, v000001d010e69ff0_0;  1 drivers
v000001d010e2c200_0 .var/2u "stats1", 351 0;
v000001d010e2c160_0 .var/2u "strobe", 0 0;
v000001d010e2c2a0_0 .net "tb_match", 0 0, L_000001d010eead90;  1 drivers
v000001d010e2bb20_0 .net "tb_mismatch", 0 0, L_000001d010e7dfb0;  1 drivers
v000001d010e2bbc0_0 .net "wavedrom_enable", 0 0, v000001d010e6a950_0;  1 drivers
v000001d010e2bc60_0 .net "wavedrom_title", 511 0, v000001d010e6a270_0;  1 drivers
E_000001d010e7b2c0/0 .event negedge, v000001d010e6b850_0;
E_000001d010e7b2c0/1 .event posedge, v000001d010e6b850_0;
E_000001d010e7b2c0 .event/or E_000001d010e7b2c0/0, E_000001d010e7b2c0/1;
L_000001d010ee9490 .concat [ 1 1 1 1], L_000001d010eea6b0, L_000001d010ee9850, L_000001d010e2be40, L_000001d010e2bd00;
L_000001d010ee9cb0 .concat [ 1 1 1 1], L_000001d010eea6b0, L_000001d010ee9850, L_000001d010e2be40, L_000001d010e2bd00;
L_000001d010ee9d50 .concat [ 1 1 1 1], v000001d010e6a9f0_0, v000001d010e6a770_0, v000001d010e6ab30_0, v000001d010e6b2b0_0;
L_000001d010ee9a30 .concat [ 1 1 1 1], L_000001d010eea6b0, L_000001d010ee9850, L_000001d010e2be40, L_000001d010e2bd00;
L_000001d010eead90 .cmp/eeq 4, L_000001d010ee9490, L_000001d010e7e870;
S_000001d010e512d0 .scope module, "good1" "RefModule" 3 142, 4 2 0, S_000001d010e347e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 1 "fr3";
    .port_info 4 /OUTPUT 1 "fr2";
    .port_info 5 /OUTPUT 1 "fr1";
    .port_info 6 /OUTPUT 1 "dfr";
P_000001d010e51460 .param/l "A2" 0 4 12, +C4<00000000000000000000000000000000>;
P_000001d010e51498 .param/l "B1" 0 4 12, +C4<00000000000000000000000000000001>;
P_000001d010e514d0 .param/l "B2" 0 4 12, +C4<00000000000000000000000000000010>;
P_000001d010e51508 .param/l "C1" 0 4 12, +C4<00000000000000000000000000000011>;
P_000001d010e51540 .param/l "C2" 0 4 12, +C4<00000000000000000000000000000100>;
P_000001d010e51578 .param/l "D1" 0 4 12, +C4<00000000000000000000000000000101>;
v000001d010e6b350_0 .net *"_ivl_6", 3 0, v000001d010e6bd50_0;  1 drivers
v000001d010e6b850_0 .net "clk", 0 0, v000001d010e2bf80_0;  1 drivers
v000001d010e6bcb0_0 .net "dfr", 0 0, L_000001d010eea6b0;  alias, 1 drivers
v000001d010e6bd50_0 .var "fr", 3 0;
v000001d010e6a090_0 .net "fr1", 0 0, L_000001d010ee9850;  alias, 1 drivers
v000001d010e6b030_0 .net "fr2", 0 0, L_000001d010e2be40;  alias, 1 drivers
v000001d010e6b8f0_0 .net "fr3", 0 0, L_000001d010e2bd00;  alias, 1 drivers
v000001d010e6b3f0_0 .var "next", 2 0;
v000001d010e6b990_0 .net "reset", 0 0, v000001d010e6ba30_0;  alias, 1 drivers
v000001d010e6bdf0_0 .net "s", 3 1, v000001d010e69ff0_0;  alias, 1 drivers
v000001d010e6b710_0 .var "state", 2 0;
E_000001d010e7b640 .event edge, v000001d010e6b710_0;
E_000001d010e7b340 .event edge, v000001d010e6b710_0, v000001d010e6bdf0_0;
E_000001d010e7b380 .event posedge, v000001d010e6b850_0;
L_000001d010e2bd00 .part v000001d010e6bd50_0, 3, 1;
L_000001d010e2be40 .part v000001d010e6bd50_0, 2, 1;
L_000001d010ee9850 .part v000001d010e6bd50_0, 1, 1;
L_000001d010eea6b0 .part v000001d010e6bd50_0, 0, 1;
S_000001d010e515c0 .scope module, "stim1" "stimulus_gen" 3 137, 3 6 0, S_000001d010e347e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 3 "s";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v000001d010e6ac70_0 .net "clk", 0 0, v000001d010e2bf80_0;  alias, 1 drivers
v000001d010e6ba30_0 .var "reset", 0 0;
v000001d010e69ff0_0 .var "s", 3 1;
v000001d010e6bad0_0 .var/i "sval", 31 0;
v000001d010e6bb70_0 .net "tb_match", 0 0, L_000001d010eead90;  alias, 1 drivers
L_000001d011230088 .functor BUFT 1, C4<111011001000>, C4<0>, C4<0>, C4<0>;
v000001d010e6aa90_0 .net "val", 11 0, L_000001d011230088;  1 drivers
v000001d010e6a950_0 .var "wavedrom_enable", 0 0;
v000001d010e6a270_0 .var "wavedrom_title", 511 0;
S_000001d010e61750 .scope task, "reset_test" "reset_test" 3 27, 3 27 0, S_000001d010e515c0;
 .timescale -12 -12;
v000001d010e6b490_0 .var/2u "arfail", 0 0;
v000001d010e6b0d0_0 .var "async", 0 0;
v000001d010e6a1d0_0 .var/2u "datafail", 0 0;
v000001d010e6a8b0_0 .var/2u "srfail", 0 0;
E_000001d010e7b080 .event negedge, v000001d010e6b850_0;
TD_tb.stim1.reset_test ;
    %wait E_000001d010e7b380;
    %wait E_000001d010e7b380;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d010e6ba30_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d010e7b380;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_000001d010e7b080;
    %load/vec4 v000001d010e6bb70_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001d010e6a1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d010e6ba30_0, 0;
    %wait E_000001d010e7b380;
    %load/vec4 v000001d010e6bb70_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001d010e6b490_0, 0, 1;
    %wait E_000001d010e7b380;
    %load/vec4 v000001d010e6bb70_0;
    %nor/r;
    %cast2;
    %store/vec4 v000001d010e6a8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d010e6ba30_0, 0;
    %load/vec4 v000001d010e6a8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 41 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d010e6b490_0;
    %load/vec4 v000001d010e6b0d0_0;
    %load/vec4 v000001d010e6a1d0_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001d010e6b0d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 43 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_000001d010e618e0 .scope task, "wavedrom_start" "wavedrom_start" 3 19, 3 19 0, S_000001d010e515c0;
 .timescale -12 -12;
v000001d010e6a130_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001d010e61a70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 22, 3 22 0, S_000001d010e515c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001d010e77ce0 .scope module, "top_module1" "TopModule" 3 151, 5 3 0, S_000001d010e347e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 1 "fr3";
    .port_info 4 /OUTPUT 1 "fr2";
    .port_info 5 /OUTPUT 1 "fr1";
    .port_info 6 /OUTPUT 1 "dfr";
P_000001d010e77e70 .param/l "STATE_HIGH" 1 5 21, C4<11>;
P_000001d010e77ea8 .param/l "STATE_LOW" 1 5 18, C4<00>;
P_000001d010e77ee0 .param/l "STATE_MEDIUM1" 1 5 19, C4<01>;
P_000001d010e77f18 .param/l "STATE_MEDIUM2" 1 5 20, C4<10>;
v000001d010e6a810_0 .net "clk", 0 0, v000001d010e2bf80_0;  alias, 1 drivers
v000001d010e6b5d0_0 .var "current_state", 1 0;
v000001d010e6a9f0_0 .var "dfr", 0 0;
v000001d010e6a770_0 .var "fr1", 0 0;
v000001d010e6ab30_0 .var "fr2", 0 0;
v000001d010e6b2b0_0 .var "fr3", 0 0;
v000001d010e6b210_0 .var "next_state", 1 0;
v000001d010e6a310_0 .net "reset", 0 0, v000001d010e6ba30_0;  alias, 1 drivers
v000001d010e6abd0_0 .net "s", 3 1, v000001d010e69ff0_0;  alias, 1 drivers
v000001d010e6ad10_0 .var "sensor_change", 0 0;
E_000001d010e7bac0 .event edge, v000001d010e6ad10_0, v000001d010e6b5d0_0;
E_000001d010e7ba80 .event edge, v000001d010e6b5d0_0, v000001d010e6bdf0_0;
S_000001d010e77f60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 162, 3 162 0, S_000001d010e347e0;
 .timescale -12 -12;
E_000001d010e7b3c0 .event edge, v000001d010e2c160_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001d010e2c160_0;
    %nor/r;
    %assign/vec4 v000001d010e2c160_0, 0;
    %wait E_000001d010e7b3c0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_000001d010e515c0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d010e6ba30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v000001d010e6b0d0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_000001d010e61750;
    %join;
    %wait E_000001d010e7b380;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %wait E_000001d010e7b380;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %wait E_000001d010e7b080;
    %wait E_000001d010e7b380;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %wait E_000001d010e7b380;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %wait E_000001d010e7b380;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %wait E_000001d010e7b380;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %wait E_000001d010e7b380;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %wait E_000001d010e7b380;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %wait E_000001d010e7b380;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %wait E_000001d010e7b380;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %wait E_000001d010e7b380;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %wait E_000001d010e7b380;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %wait E_000001d010e7b380;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %wait E_000001d010e7b080;
    %fork TD_tb.stim1.wavedrom_stop, S_000001d010e61a70;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d010e6bad0_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d010e7b380;
    %load/vec4 v000001d010e6bad0_0;
    %load/vec4 v000001d010e6bad0_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %vpi_func 3 77 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %add;
    %store/vec4 v000001d010e6bad0_0, 0, 32;
    %load/vec4 v000001d010e6aa90_0;
    %load/vec4 v000001d010e6bad0_0;
    %pad/s 34;
    %muli 3, 0, 34;
    %part/s 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %wait E_000001d010e7b080;
    %load/vec4 v000001d010e6bad0_0;
    %load/vec4 v000001d010e6bad0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %vpi_func 3 80 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %sub;
    %store/vec4 v000001d010e6bad0_0, 0, 32;
    %load/vec4 v000001d010e6aa90_0;
    %load/vec4 v000001d010e6bad0_0;
    %pad/s 34;
    %muli 3, 0, 34;
    %part/s 3;
    %assign/vec4 v000001d010e69ff0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 84 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001d010e512d0;
T_5 ;
    %wait E_000001d010e7b380;
    %load/vec4 v000001d010e6b990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d010e6b710_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d010e6b3f0_0;
    %assign/vec4 v000001d010e6b710_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d010e512d0;
T_6 ;
    %wait E_000001d010e7b340;
    %load/vec4 v000001d010e6b710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001d010e6b3f0_0, 0, 3;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v000001d010e6bdf0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %pad/s 3;
    %store/vec4 v000001d010e6b3f0_0, 0, 3;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v000001d010e6bdf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %load/vec4 v000001d010e6bdf0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.12, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 9;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 9;
 ; End of false expr.
    %blend;
T_6.13;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %pad/s 3;
    %store/vec4 v000001d010e6b3f0_0, 0, 3;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v000001d010e6bdf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %load/vec4 v000001d010e6bdf0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.16, 9;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.17, 9;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 9;
 ; End of false expr.
    %blend;
T_6.17;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 3;
    %store/vec4 v000001d010e6b3f0_0, 0, 3;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v000001d010e6bdf0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %load/vec4 v000001d010e6bdf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.20, 9;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.21, 9;
T_6.20 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_6.21, 9;
 ; End of false expr.
    %blend;
T_6.21;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %pad/s 3;
    %store/vec4 v000001d010e6b3f0_0, 0, 3;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v000001d010e6bdf0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.22, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %load/vec4 v000001d010e6bdf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.24, 9;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_6.25, 9;
T_6.24 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_6.25, 9;
 ; End of false expr.
    %blend;
T_6.25;
    %jmp/0 T_6.23, 8;
 ; End of false expr.
    %blend;
T_6.23;
    %pad/s 3;
    %store/vec4 v000001d010e6b3f0_0, 0, 3;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v000001d010e6bdf0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.26, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.27, 8;
T_6.26 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_6.27, 8;
 ; End of false expr.
    %blend;
T_6.27;
    %pad/s 3;
    %store/vec4 v000001d010e6b3f0_0, 0, 3;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d010e512d0;
T_7 ;
Ewait_0 .event/or E_000001d010e7b640, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001d010e6b710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001d010e6bd50_0, 0, 4;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001d010e6bd50_0, 0, 4;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001d010e6bd50_0, 0, 4;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001d010e6bd50_0, 0, 4;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d010e6bd50_0, 0, 4;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001d010e6bd50_0, 0, 4;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d010e6bd50_0, 0, 4;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d010e77ce0;
T_8 ;
    %wait E_000001d010e7b380;
    %load/vec4 v000001d010e6a310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d010e6b5d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d010e6b210_0;
    %assign/vec4 v000001d010e6b5d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d010e77ce0;
T_9 ;
    %wait E_000001d010e7ba80;
    %load/vec4 v000001d010e6b5d0_0;
    %store/vec4 v000001d010e6b210_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6ad10_0, 0, 1;
    %load/vec4 v000001d010e6b5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d010e6b210_0, 0, 2;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v000001d010e6abd0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d010e6b210_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d010e6ad10_0, 0, 1;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d010e6b210_0, 0, 2;
T_9.7 ;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v000001d010e6abd0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d010e6b210_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d010e6ad10_0, 0, 1;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d010e6b210_0, 0, 2;
T_9.9 ;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v000001d010e6abd0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d010e6b210_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d010e6ad10_0, 0, 1;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d010e6b210_0, 0, 2;
T_9.11 ;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001d010e6b210_0, 0, 2;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001d010e77ce0;
T_10 ;
    %wait E_000001d010e7bac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6a770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6a9f0_0, 0, 1;
    %load/vec4 v000001d010e6b5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6a770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6a9f0_0, 0, 1;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d010e6a770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d010e6ab30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d010e6b2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d010e6a9f0_0, 0, 1;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d010e6a770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6b2b0_0, 0, 1;
    %load/vec4 v000001d010e6ad10_0;
    %store/vec4 v000001d010e6a9f0_0, 0, 1;
    %jmp T_10.5;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d010e6a770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d010e6ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6b2b0_0, 0, 1;
    %load/vec4 v000001d010e6ad10_0;
    %store/vec4 v000001d010e6a9f0_0, 0, 1;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6a770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6b2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e6a9f0_0, 0, 1;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001d010e347e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e2bf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d010e2c160_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_000001d010e347e0;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v000001d010e2bf80_0;
    %inv;
    %store/vec4 v000001d010e2bf80_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_000001d010e347e0;
T_13 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d010e6ac70_0, v000001d010e2bb20_0, v000001d010e2bf80_0, v000001d010e2ba80_0, v000001d010e2c020_0, v000001d010e2b940_0, v000001d010e2bee0_0, v000001d010e2c0c0_0, v000001d010e2c700_0, v000001d010e2c520_0, v000001d010e2c7a0_0, v000001d010e2c480_0, v000001d010e2c5c0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001d010e347e0;
T_14 ;
    %load/vec4 v000001d010e2c200_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %vpi_call/w 3 171 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "fr3", &PV<v000001d010e2c200_0, 256, 32>, &PV<v000001d010e2c200_0, 224, 32> {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has no mismatches.", "fr3" {0 0 0};
T_14.1 ;
    %load/vec4 v000001d010e2c200_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "fr2", &PV<v000001d010e2c200_0, 192, 32>, &PV<v000001d010e2c200_0, 160, 32> {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has no mismatches.", "fr2" {0 0 0};
T_14.3 ;
    %load/vec4 v000001d010e2c200_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %vpi_call/w 3 175 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "fr1", &PV<v000001d010e2c200_0, 128, 32>, &PV<v000001d010e2c200_0, 96, 32> {0 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 3 176 "$display", "Hint: Output '%s' has no mismatches.", "fr1" {0 0 0};
T_14.5 ;
    %load/vec4 v000001d010e2c200_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_call/w 3 177 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "dfr", &PV<v000001d010e2c200_0, 64, 32>, &PV<v000001d010e2c200_0, 32, 32> {0 0 0};
    %jmp T_14.7;
T_14.6 ;
    %vpi_call/w 3 178 "$display", "Hint: Output '%s' has no mismatches.", "dfr" {0 0 0};
T_14.7 ;
    %vpi_call/w 3 180 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001d010e2c200_0, 320, 32>, &PV<v000001d010e2c200_0, 0, 32> {0 0 0};
    %vpi_call/w 3 181 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 182 "$display", "Mismatches: %1d in %1d samples", &PV<v000001d010e2c200_0, 320, 32>, &PV<v000001d010e2c200_0, 0, 32> {0 0 0};
    %end;
    .thread T_14, $final;
    .scope S_000001d010e347e0;
T_15 ;
    %wait E_000001d010e7b2c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d010e2c200_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d010e2c200_0, 4, 32;
    %load/vec4 v000001d010e2c2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001d010e2c200_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 193 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d010e2c200_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d010e2c200_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d010e2c200_0, 4, 32;
T_15.0 ;
    %load/vec4 v000001d010e2b940_0;
    %load/vec4 v000001d010e2b940_0;
    %load/vec4 v000001d010e2bee0_0;
    %xor;
    %load/vec4 v000001d010e2b940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v000001d010e2c200_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 197 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d010e2c200_0, 4, 32;
T_15.6 ;
    %load/vec4 v000001d010e2c200_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d010e2c200_0, 4, 32;
T_15.4 ;
    %load/vec4 v000001d010e2c0c0_0;
    %load/vec4 v000001d010e2c0c0_0;
    %load/vec4 v000001d010e2c700_0;
    %xor;
    %load/vec4 v000001d010e2c0c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.8, 6;
    %load/vec4 v000001d010e2c200_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %vpi_func 3 200 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d010e2c200_0, 4, 32;
T_15.10 ;
    %load/vec4 v000001d010e2c200_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d010e2c200_0, 4, 32;
T_15.8 ;
    %load/vec4 v000001d010e2c520_0;
    %load/vec4 v000001d010e2c520_0;
    %load/vec4 v000001d010e2c7a0_0;
    %xor;
    %load/vec4 v000001d010e2c520_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.12, 6;
    %load/vec4 v000001d010e2c200_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %vpi_func 3 203 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d010e2c200_0, 4, 32;
T_15.14 ;
    %load/vec4 v000001d010e2c200_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d010e2c200_0, 4, 32;
T_15.12 ;
    %load/vec4 v000001d010e2c480_0;
    %load/vec4 v000001d010e2c480_0;
    %load/vec4 v000001d010e2c5c0_0;
    %xor;
    %load/vec4 v000001d010e2c480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.16, 6;
    %load/vec4 v000001d010e2c200_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.18, 4;
    %vpi_func 3 206 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d010e2c200_0, 4, 32;
T_15.18 ;
    %load/vec4 v000001d010e2c200_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d010e2c200_0, 4, 32;
T_15.16 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d010e347e0;
T_16 ;
    %delay 1000000, 0;
    %vpi_call/w 3 214 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 215 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob149_ece241_2013_q4_test.sv";
    "dataset_code-complete-iccad2023/Prob149_ece241_2013_q4_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob149_ece241_2013_q4/Prob149_ece241_2013_q4_sample01.sv";
