Release 11.5 - xst L.70 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> PMSPEC -- Overriding Xilinx file <C:/Xilinx/11.1/EDK/spartan3/data/spartan3.acd> with local file <c:/Xilinx/11.1/ISE/spartan3/data/spartan3.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\EDK_Trial_3\pcores\" "C:\Xilinx\11.1\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc3s700anfgg484-4
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/EDK_Trial_3/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'MB_Halted' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'I_ADDRTAG' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'D_ADDRTAG' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'DM_ABUS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'DM_BE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'DM_BUSLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'DM_DBUS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'DM_REQUEST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'DM_RNW' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'DM_SELECT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'DM_SEQADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'IM_ABUS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'IM_BE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'IM_BUSLOCK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'IM_DBUS' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'IM_REQUEST' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'IM_RNW' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'IM_SELECT' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'IM_SEQADDR' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_Instruction' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_Valid_Instr' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_PC' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_Reg_Write' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_Reg_Addr' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_MSR_Reg' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_PID_Reg' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_New_Reg_Value' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_Exception_Taken' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_Exception_Kind' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_Jump_Taken' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_Delay_Slot' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_Data_Address' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_Data_Access' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_Data_Read' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_Data_Write' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_Data_Write_Value' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_Data_Byte_Enable' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_DCache_Req' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_DCache_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_ICache_Req' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_ICache_Hit' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_OF_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_EX_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_MEM_PipeRun' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'Trace_MB_Halted' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL0_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL0_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL0_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL0_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL0_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL0_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL1_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL1_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL1_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL1_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL1_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL1_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL2_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL2_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL2_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL2_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL2_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL2_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL3_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL3_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL3_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL3_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL3_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL3_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL4_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL4_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL4_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL4_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL4_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL4_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL5_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL5_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL5_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL5_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL5_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL5_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL6_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL6_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL6_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL6_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL6_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL6_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL7_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL7_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL7_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL7_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL7_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL7_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL8_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL8_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL8_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL8_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL8_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL8_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL9_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL9_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL9_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL9_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL9_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL9_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL10_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL10_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL10_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL10_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL10_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL10_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL11_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL11_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL11_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL11_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL11_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL11_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL12_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL12_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL12_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL12_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL12_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL12_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL13_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL13_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL13_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL13_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL13_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL13_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL14_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL14_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL14_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL14_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL14_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL14_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL15_S_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL15_S_READ' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL15_M_CLK' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL15_M_WRITE' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL15_M_DATA' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3002: Unconnected output port 'FSL15_M_CONTROL' of component 'microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_Rst' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'MPLB_Rst' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_dcrAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_dcrDBus' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_SaddrAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_SMRdErr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_SMWrErr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_SMBusy' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_SrdBTerm' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_SrdComp' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_SrdDAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_SrdDBus' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_SrdWdAddr' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_Srearbitrate' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_Sssize' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_Swait' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_SwrBTerm' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_SwrComp' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'PLB_SwrDAck' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3333: Unconnected output port 'Bus_Error_Det' of component 'mb_plb_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3540: Unconnected output port 'Interrupt' of component 'rs232_dce_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL0_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL0_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL0_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL0_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL0_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL0_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL0_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL0_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA0_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA0_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA0_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA0_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA0_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA0_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA0_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA0_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA0_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA0_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA0_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL0_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM0_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM0_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM0_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM0_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM0_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM0_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM0_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM0_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC0_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC0_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC0_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC0_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC0_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC0_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC0_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC0_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC0_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC0_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC0_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC0_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB0_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB0_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB0_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB0_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB0_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB0_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB0_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB0_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB0_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB0_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB0_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB0_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB0_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL1_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL1_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL1_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL1_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL1_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL1_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL1_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL1_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB1_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA1_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA1_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA1_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA1_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA1_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA1_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA1_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA1_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA1_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA1_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA1_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL1_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM1_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM1_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM1_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM1_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM1_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM1_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM1_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM1_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC1_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC1_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC1_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC1_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB1_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB1_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB1_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB1_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB1_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB1_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB1_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB1_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB1_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB1_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB1_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB1_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB1_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL2_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL2_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL2_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL2_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL2_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL2_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL2_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL2_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB2_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA2_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA2_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA2_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA2_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA2_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA2_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA2_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA2_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA2_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA2_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA2_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL2_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM2_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM2_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM2_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM2_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM2_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM2_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM2_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM2_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC2_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC2_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC2_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC2_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB2_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB2_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB2_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB2_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB2_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB2_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB2_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB2_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB2_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB2_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB2_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB2_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB2_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB3_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA3_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA3_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA3_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA3_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA3_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA3_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA3_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA3_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA3_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA3_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA3_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL3_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM3_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM3_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM3_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM3_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM3_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM3_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM3_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM3_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC3_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC3_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC3_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC3_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC3_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC3_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC3_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC3_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC3_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC3_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC3_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC3_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB3_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB3_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB3_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB3_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB3_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB3_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB3_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB3_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB3_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB3_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB3_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB3_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB3_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL4_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL4_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL4_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL4_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL4_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL4_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL4_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL4_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB4_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA4_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA4_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA4_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA4_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA4_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA4_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA4_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA4_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA4_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA4_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA4_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL4_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM4_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM4_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM4_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM4_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM4_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM4_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM4_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM4_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC4_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC4_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC4_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC4_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC4_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC4_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC4_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC4_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC4_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC4_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC4_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC4_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB4_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB4_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB4_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB4_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB4_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB4_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB4_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB4_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB4_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB4_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB4_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB4_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB4_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL5_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL5_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL5_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL5_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL5_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL5_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL5_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL5_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB5_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA5_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA5_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA5_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA5_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA5_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA5_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA5_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA5_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA5_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA5_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA5_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL5_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM5_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM5_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM5_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM5_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM5_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM5_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM5_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM5_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC5_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC5_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC5_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC5_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC5_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC5_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC5_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC5_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC5_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC5_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC5_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC5_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB5_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB5_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB5_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB5_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB5_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB5_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB5_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB5_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB5_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB5_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB5_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB5_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB5_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL6_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL6_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL6_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL6_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL6_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL6_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL6_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL6_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB6_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA6_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA6_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA6_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA6_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA6_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA6_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA6_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA6_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA6_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA6_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA6_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL6_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM6_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM6_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM6_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM6_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM6_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM6_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM6_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM6_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC6_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC6_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC6_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC6_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC6_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC6_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC6_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC6_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC6_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC6_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC6_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC6_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB6_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB6_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB6_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB6_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB6_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB6_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB6_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB6_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB6_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB6_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB6_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB6_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB6_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL7_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL7_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL7_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL7_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL7_B_M_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL7_B_S_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL7_B_S_Control' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'FSL7_B_S_Exists' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SPLB7_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA7_Rx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA7_Tx_IntOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA7_RstOut' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA7_TX_D' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA7_TX_Rem' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA7_TX_SOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA7_TX_EOF' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA7_TX_SOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA7_TX_EOP' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA7_TX_Src_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA7_RX_Dst_Rdy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDMA_CTRL7_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM7_AddrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM7_RdFIFO_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM7_RdFIFO_RdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM7_WrFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM7_WrFIFO_AlmostFull' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM7_RdFIFO_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM7_RdFIFO_Latency' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PIM7_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC7_MCMIReadData' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC7_MCMIReadDataValid' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC7_MCMIReadDataErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'PPC440MC7_MCMIAddrReadyToAccept' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC7_Cmd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC7_Cmd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC7_Cmd_Idle' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC7_Wd_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC7_Wd_Almost_Full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC7_Rd_Data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC7_Rd_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'VFBC7_Rd_Almost_Empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB7_cmd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB7_cmd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB7_wr_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB7_wr_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB7_wr_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB7_wr_underrun' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB7_wr_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB7_rd_data' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB7_rd_full' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB7_rd_empty' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB7_rd_count' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB7_rd_overflow' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MCB7_rd_error' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_addrAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_SSize' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_wait' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_rearbitrate' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_wrDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_wrComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_wrBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_rdDBus' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_rdWdAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_rdDAck' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_rdComp' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_rdBTerm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_MBusy' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_MRdErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_MWrErr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_CTRL_Sl_MIRQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_Idelayctrl_Rdy_O' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_InitDone' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_ECC_Intr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_DCM_PSEN' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'MPMC_DCM_PSINCDEC' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDRAM_Clk' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDRAM_CE' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDRAM_CS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDRAM_RAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDRAM_CAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDRAM_WE_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDRAM_BankAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDRAM_Addr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected inout port 'SDRAM_DQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'SDRAM_DM' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR_Clk' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR_Clk_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR_CE' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR_CS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR_RAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR_CAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR_WE_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR_BankAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR_Addr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected inout port 'DDR_DQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR_DM' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected inout port 'DDR_DQS' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR_DQS_Div_O' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR3_Clk' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR3_Clk_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR3_CE' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR3_CS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR3_ODT' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR3_RAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR3_CAS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR3_WE_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR3_BankAddr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR3_Addr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected inout port 'DDR3_DQ' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR3_DM' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'DDR3_Reset_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected inout port 'DDR3_DQS' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected inout port 'DDR3_DQS_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'mcbx_dram_addr' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'mcbx_dram_ba' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'mcbx_dram_ras_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'mcbx_dram_cas_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'mcbx_dram_we_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'mcbx_dram_cke' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'mcbx_dram_clk' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'mcbx_dram_clk_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected inout port 'mcbx_dram_dq' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected inout port 'mcbx_dram_dqs' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected inout port 'mcbx_dram_dqs_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected inout port 'mcbx_dram_udqs' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected inout port 'mcbx_dram_udqs_n' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'mcbx_dram_udm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'mcbx_dram_ldm' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'mcbx_dram_odt' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'mcbx_dram_ddr3_rst' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected output port 'selfrefresh_mode' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected inout port 'rzq' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/EDK_Trial_3/hdl/system.vhd" line 3589: Unconnected inout port 'zio' of component 'ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'CLKOUT3' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'CLKOUT4' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'CLKOUT5' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'CLKOUT6' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'CLKOUT7' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'CLKOUT8' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'CLKOUT9' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'CLKOUT10' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'CLKOUT11' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'CLKOUT12' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'CLKOUT13' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'CLKOUT14' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'CLKOUT15' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'CLKFBOUT' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5366: Unconnected output port 'PSDONE' of component 'clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Interrupt' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'MDM_DBus' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'MDM_errAck' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'MDM_retry' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'MDM_toutSup' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'MDM_xferAck' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Clk_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_TDI_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Reg_En_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Capture_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Shift_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Update_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Rst_1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Clk_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_TDI_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Reg_En_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Capture_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Shift_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Update_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Rst_2' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Clk_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_TDI_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Reg_En_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Capture_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Shift_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Update_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Rst_3' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Clk_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_TDI_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Reg_En_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Capture_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Shift_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Update_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Rst_4' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Clk_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_TDI_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Reg_En_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Capture_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Shift_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Update_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Rst_5' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Clk_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_TDI_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Reg_En_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Capture_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Shift_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Update_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Rst_6' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Clk_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_TDI_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Reg_En_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Capture_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Shift_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Update_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Dbg_Rst_7' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'bscan_tdi' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'bscan_reset' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'bscan_shift' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'bscan_update' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'bscan_capture' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'bscan_sel1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'bscan_drck1' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'FSL0_S_CLK' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'FSL0_S_READ' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'FSL0_M_CLK' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'FSL0_M_WRITE' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'FSL0_M_DATA' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'FSL0_M_CONTROL' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Ext_JTAG_DRCK' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Ext_JTAG_RESET' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Ext_JTAG_SEL' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Ext_JTAG_SHIFT' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Ext_JTAG_UPDATE' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5395: Unconnected output port 'Ext_JTAG_TDI' of component 'mdm_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5548: Unconnected output port 'RstcPPCresetcore_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5548: Unconnected output port 'RstcPPCresetchip_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5548: Unconnected output port 'RstcPPCresetsys_0' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5548: Unconnected output port 'RstcPPCresetcore_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5548: Unconnected output port 'RstcPPCresetchip_1' of component 'proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/EDK_Trial_3/hdl/system.vhd" line 5548: Unconnected output port 'RstcPPCresetsys_1' of component 'proc_sys_reset_0_wrapper'.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "C:/EDK_Trial_3/hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/mb_plb_wrapper.ngc>.
Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.
Reading core <../implementation/rs232_dce_wrapper.ngc>.
Reading core <../implementation/ddr2_sdram_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/mdm_0_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/vga_controller_0_wrapper.ngc>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_dce_wrapper> for timing and area information for instance <RS232_DCE>.
Loading core <ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <vga_controller_0_wrapper> for timing and area information for instance <vga_controller_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit vga_controller_0 : the following signal(s) form a combinatorial loop: vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<14>, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<3>, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<9>, vga_controller_0/USER_LOGIC_I/reg_current_0__and0001, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<2>, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<8>, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<5>, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<11>, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<4>, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<13>, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<1>, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<15>, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_lut<0>, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<10>, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<7>, vga_controller_0/USER_LOGIC_I/reg_current_30__and0000, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<0>, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<6>, vga_controller_0/USER_LOGIC_I/copper_base_address<31>, vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<12>.

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 6 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_11> in Unit <DDR2_SDRAM> is equivalent to the following 12 FFs/Latches : <DDR2_SDRAM/Rst_tocore_10> <DDR2_SDRAM/Rst_tocore_7> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_6> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> <DDR2_SDRAM/Rst_topim_2> <DDR2_SDRAM/Rst_topim_1> <DDR2_SDRAM/Rst_topim_3> <DDR2_SDRAM/Rst_topim_0> <DDR2_SDRAM/Rst_tocore_tmp> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/PhyIF_Ctrl_InitDone_tmp_d1a> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init_done_reg> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid> in Unit <DDR2_SDRAM> is equivalent to the following 17 FFs/Latches : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_1> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_2> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_3> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_4> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_5> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_6> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_7> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_8>
   <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_9> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_10> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_11> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_12> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_13> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_14> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_15> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_16> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_17> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 4 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_3> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3> in Unit <DDR2_SDRAM> is equivalent to the following 9 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_9> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2> in Unit <DDR2_SDRAM> is equivalent to the following 11 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_9> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_10>
   <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_11> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1> in Unit <DDR2_SDRAM> is equivalent to the following 12 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_9> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_10>
   <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_11> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_12> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid> in Unit <DDR2_SDRAM> is equivalent to the following 17 FFs/Latches : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_1> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_2> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_3> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_4> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_5> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_6> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_7> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_8>
   <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_9> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_10> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_11> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_12> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_13> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_14> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_15> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_16> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_17> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0> in Unit <DDR2_SDRAM> is equivalent to the following 12 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_9> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_10>
   <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_11> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_12> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 6 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_11> in Unit <DDR2_SDRAM> is equivalent to the following 12 FFs/Latches : <DDR2_SDRAM/Rst_tocore_10> <DDR2_SDRAM/Rst_tocore_7> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_6> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> <DDR2_SDRAM/Rst_topim_2> <DDR2_SDRAM/Rst_topim_1> <DDR2_SDRAM/Rst_topim_3> <DDR2_SDRAM/Rst_topim_0> <DDR2_SDRAM/Rst_tocore_tmp> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/PhyIF_Ctrl_InitDone_tmp_d1a> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init_done_reg> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid> in Unit <DDR2_SDRAM> is equivalent to the following 17 FFs/Latches : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_1> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_2> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_3> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_4> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_5> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_6> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_7> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_8>
   <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_9> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_10> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_11> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_12> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_13> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_14> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_15> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_16> <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_17> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following 4 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> <DDR2_SDRAM/mpmc_core_0/InitDone_i2_3> <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3> in Unit <DDR2_SDRAM> is equivalent to the following 9 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_9> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2> in Unit <DDR2_SDRAM> is equivalent to the following 11 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_9> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_10>
   <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_11> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1> in Unit <DDR2_SDRAM> is equivalent to the following 12 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_9> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_10>
   <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_11> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_12> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid> in Unit <DDR2_SDRAM> is equivalent to the following 17 FFs/Latches : <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_1> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_2> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_3> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_4> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_5> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_6> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_7> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_8>
   <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_9> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_10> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_11> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_12> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_13> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_14> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_15> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_16> <DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/bc_valid_17> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_e2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0> in Unit <DDR2_SDRAM> is equivalent to the following 12 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_9> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_10>
   <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_11> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_12> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 65

Cell Usage :
# BELS                             : 11626
#      BUF                         : 52
#      GND                         : 19
#      INV                         : 570
#      LUT1                        : 451
#      LUT2                        : 1290
#      LUT2_D                      : 22
#      LUT2_L                      : 17
#      LUT3                        : 2473
#      LUT3_D                      : 24
#      LUT3_L                      : 33
#      LUT4                        : 2901
#      LUT4_D                      : 108
#      LUT4_L                      : 125
#      MULT_AND                    : 34
#      MUXCY                       : 1599
#      MUXCY_L                     : 192
#      MUXF5                       : 531
#      MUXF6                       : 10
#      MUXF7                       : 4
#      MUXF7_L                     : 4
#      MUXF8                       : 2
#      MUXF8_L                     : 2
#      OR4                         : 2
#      VCC                         : 15
#      XORCY                       : 1146
# FlipFlops/Latches                : 7698
#      FD                          : 1024
#      FD_1                        : 10
#      FDC                         : 21
#      FDC_1                       : 5
#      FDCE                        : 46
#      FDDRRSE                     : 21
#      FDE                         : 1511
#      FDE_1                       : 5
#      FDP                         : 13
#      FDR                         : 1419
#      FDR_1                       : 17
#      FDRE                        : 3204
#      FDRE_1                      : 1
#      FDRS                        : 38
#      FDRS_1                      : 2
#      FDRSE                       : 15
#      FDS                         : 159
#      FDS_1                       : 4
#      FDSE                        : 120
#      LD_1                        : 32
#      LDCP                        : 31
# RAMS                             : 659
#      RAM16X1D                    : 643
#      RAMB16BWE                   : 16
# Shift Registers                  : 161
#      SRL16                       : 99
#      SRL16E                      : 54
#      SRLC16E                     : 8
# Clock Buffers                    : 10
#      BUFG                        : 10
# IO Buffers                       : 78
#      IBUF                        : 19
#      IBUFG                       : 1
#      IOBUFDS                     : 2
#      OBUF                        : 39
#      OBUFDS                      : 1
#      OBUFT                       : 16
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 9
#      MULT18X18SIO                : 9
# Others                           : 1
#      BSCAN_SPARTAN3A             : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                     6556  out of   5888   111% (*) 
 Number of Slice Flip Flops:           7698  out of  11776    65%  
 Number of 4 input LUTs:               9461  out of  11776    80%  
    Number used as logic:              8014
    Number used as Shift registers:     161
    Number used as RAMs:               1286
 Number of IOs:                          65
 Number of bonded IOBs:                  64  out of    372    17%  
 Number of BRAMs:                        16  out of     20    80%  
 Number of MULT18X18SIOs:                 9  out of     20    45%  
 Number of GCLKs:                        10  out of     24    41%  
 Number of DCMs:                          2  out of      8    25%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                              | Clock buffer(FF name)                                                                                                                                  | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_pin                                                                                                                                                                                                                  | clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virtex.DCM_INST:CLKFX+clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virtex.DCM_INST:CLKDV| 3820  |
mdm_0/mdm_0/drck_i                                                                                                                                                                                                                        | BUFG                                                                                                                                                   | 204   |
mdm_0/bscan_update1                                                                                                                                                                                                                       | BUFG                                                                                                                                                   | 35    |
fpga_0_clk_1_sys_clk_pin                                                                                                                                                                                                                  | clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virtex.DCM_INST:CLKFX+clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virtex.DCM_INST:CLK0 | 3127  |
fpga_0_clk_1_sys_clk_pin                                                                                                                                                                                                                  | clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virtex.DCM_INST:CLKFX+clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virtex.DCM_INST:CLK90| 244   |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff)              | 13    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1)            | 13    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff)              | 13    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1)            | 13    |
vga_controller_0/vga_controller_0/USER_LOGIC_I/clk_25mhz                                                                                                                                                                                  | BUFG                                                                                                                                                   | 996   |
fpga_0_clk_1_sys_clk_pin                                                                                                                                                                                                                  | IBUFG                                                                                                                                                  | 5     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_read_next_address_01                                                                                                                                                                | BUFG                                                                                                                                                   | 31    |
vga_controller_0/vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<15>(vga_controller_0/vga_controller_0/USER_LOGIC_I/Mcompar_copper_base_address_cmp_ne0000_cy<15>:O)                                              | NONE(*)(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_base_31)                                                                                    | 32    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                            | Buffer(FF name)                                                                                                                                   | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                         | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                        | 23    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/rd_addr_rst_reg(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/rd_addr_rst_reg:Q)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_rd_addr[0].fifo0_rd_addr_inst/gen_addr[0].u_addr_bit)| 16    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/sys_rst_reg(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructure/sys_rst_reg:Q)                  | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[0].u_fifo_0_wr_addr/gen_addr[0].u_addr_bit)  | 16    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                 | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                     | 12    |
clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/reset(clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/reset1_INV_0:O)                                                 | NONE(clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/rst_delay_0)                                                               | 4     |
fpga_0_rst_1_sys_rst_pin                                                                                                                                                                                  | IBUF                                                                                                                                              | 4     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                          | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_0)                                                                | 2     |
mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                       | NONE(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/execute)                                                                             | 1     |
mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                | NONE(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I)                                                                               | 1     |
mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO(mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                            | NONE(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                  | 1     |
mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO(mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                            | NONE(mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                  | 1     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk:Q)                                      | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk)                                                       | 1     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_CMD(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_CMD:Q)                                            | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_TClk)                                                              | 1     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_cmd(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_cmd:Q)                                          | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_TClk)                                                             | 1     |
microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step:Q)                                      | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/single_Step_TClk)                                                             | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_0__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_0__and00001:O)                                                           | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_0)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_0__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<31>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_0)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_10__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_10__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_10)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_10__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<21>11:O)                                                        | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_10)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_11__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_11__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_11)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_11__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<20>11:O)                                                        | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_11)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_12__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_12__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_12)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_12__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<19>11:O)                                                        | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_12)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_13__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_13__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_13)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_13__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<18>11:O)                                                        | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_13)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_14__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_14__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_14)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_14__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<17>11:O)                                                        | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_14)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_15__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_15__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_15)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_15__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<16>11:O)                                                        | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_15)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_16__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_16__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_16)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_16__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<15>11:O)                                                        | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_16)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_17__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_17__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_17)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_17__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<14>11:O)                                                        | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_17)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_18__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_18__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_18)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_18__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<13>11:O)                                                        | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_18)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_19__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_19__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_19)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_19__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<12>11:O)                                                        | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_19)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_1__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_1__and00001:O)                                                           | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_1)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_1__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<30>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_1)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_20__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_20__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_20)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_20__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<11>11:O)                                                        | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_20)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_21__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_21__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_21)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_21__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<10>11:O)                                                        | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_21)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_22__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_22__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_22)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_22__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<9>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_22)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_23__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_23__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_23)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_23__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<8>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_23)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_24__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_24__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_24)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_24__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<7>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_24)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_25__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_25__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_25)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_25__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<6>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_25)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_26__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_26__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_26)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_26__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<5>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_26)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_27__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_27__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_27)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_27__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<4>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_27)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_28__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_28__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_28)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_28__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<3>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_28)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_29__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_29__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_29)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_29__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<2>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_29)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_2__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_2__and00001:O)                                                           | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_2)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_2__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<29>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_2)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_30__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_30__and00001:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_30)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_30__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<1>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_30)                                                                               | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_3__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_3__and00001:O)                                                           | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_3)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_3__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<28>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_3)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_4__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_4__and00001:O)                                                           | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_4)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_4__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<27>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_4)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_5__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_5__and00001:O)                                                           | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_5)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_5__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<26>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_5)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_6__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_6__and00001:O)                                                           | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_6)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_6__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<25>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_6)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_7__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_7__and00001:O)                                                           | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_7)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_7__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<24>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_7)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_8__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_8__and00001:O)                                                           | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_8)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_8__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<23>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_8)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_9__and0000(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_9__and00001:O)                                                           | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_9)                                                                                | 1     |
vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_9__and0001(vga_controller_0/vga_controller_0/USER_LOGIC_I/copper_base_address<22>11:O)                                                         | NONE(vga_controller_0/vga_controller_0/USER_LOGIC_I/reg_current_9)                                                                                | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 25.111ns (Maximum Frequency: 39.823MHz)
   Minimum input arrival time before clock: 10.649ns
   Maximum output required time after clock: 12.406ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 20.648ns (frequency: 48.432MHz)
  Total number of paths / destination ports: 633461 / 21331
-------------------------------------------------------------------------
Delay:               8.259ns (Levels of Logic = 5)
  Source:            DDR2_SDRAM/DDR2_SDRAM/Rst_topim_2 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/read_commit (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 2.5X
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising 2.5X

  Data Path: DDR2_SDRAM/DDR2_SDRAM/Rst_topim_2 to DDR2_SDRAM/DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/read_commit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.591   1.085  DDR2_SDRAM/Rst_topim_2 (DDR2_SDRAM/Rst_topim<2>)
     BUF:I->O             20   0.648   1.105  DDR2_SDRAM/Rst_topim_2_19 (DDR2_SDRAM/Rst_topim_2_19)
     LUT4:I3->O            1   0.648   0.423  DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/read_commit_or000044_SW0 (N513)
     LUT4_L:I3->LO         1   0.648   0.103  DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/read_commit_or000044 (DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/read_commit_or000044)
     LUT4:I3->O            1   0.648   0.423  DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/read_commit_or0000102 (DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/read_commit_or0000102)
     LUT4:I3->O            1   0.648   0.420  DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/read_commit_or0000218 (DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/read_commit_or0000)
     FDR:R                     0.869          DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/read_commit
    ----------------------------------------
    Total                      8.259ns (4.700ns logic, 3.559ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 9.656ns (frequency: 103.563MHz)
  Total number of paths / destination ports: 306 / 250
-------------------------------------------------------------------------
Delay:               4.828ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.591   0.500  PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE (PLB_Interconnect.JTAG_CONTROL_I/sync)
     LUT4:I1->O            9   0.643   0.820  PLB_Interconnect.JTAG_CONTROL_I/shifting_Data24 (Dbg_Shift_7)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.648   0.757  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv1_INV_0 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv)
     FDR:R                     0.869          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0
    ----------------------------------------
    Total                      4.828ns (2.751ns logic, 2.077ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/bscan_update1'
  Clock period: 11.078ns (frequency: 90.269MHz)
  Total number of paths / destination ports: 209 / 40
-------------------------------------------------------------------------
Delay:               5.539ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/command_2 (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1 (FF)
  Source Clock:      mdm_0/bscan_update1 falling
  Destination Clock: mdm_0/bscan_update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/command_2 to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           12   0.591   1.041  PLB_Interconnect.JTAG_CONTROL_I/command_2 (PLB_Interconnect.JTAG_CONTROL_I/command<2>)
     LUT2:I1->O            4   0.643   0.730  PLB_Interconnect.JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT3:I0->O            2   0.648   0.479  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_En_cmp_eq000011 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N12)
     LUT3:I2->O            2   0.648   0.447  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_En_cmp_eq00002 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_En)
     FDCE:CE                   0.312          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1
    ----------------------------------------
    Total                      5.539ns (2.842ns logic, 2.697ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> rising
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[5]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.500  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en<1>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0_n/gen_data[1]..u_fifo_bit
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>'
  Clock period: 6.788ns (frequency: 147.319MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.394ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> falling
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.611  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_bit
    ----------------------------------------
    Total                      3.394ns (1.822ns logic, 1.572ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> rising
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.500  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en<0>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0_n/gen_data[0]..u_fifo_bit
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>'
  Clock period: 6.788ns (frequency: 147.319MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.394ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> falling
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.611  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_bit
    ----------------------------------------
    Total                      3.394ns (1.822ns logic, 1.572ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga_controller_0/vga_controller_0/USER_LOGIC_I/clk_25mhz'
  Clock period: 25.111ns (frequency: 39.823MHz)
  Total number of paths / destination ports: 223188004 / 1569
-------------------------------------------------------------------------
Delay:               25.111ns (Levels of Logic = 52)
  Source:            vga_controller_0/vga_controller_0/USER_LOGIC_I/viewport0_sx_end_1 (FF)
  Destination:       vga_controller_0/vga_controller_0/USER_LOGIC_I/VGA_G_3 (FF)
  Source Clock:      vga_controller_0/vga_controller_0/USER_LOGIC_I/clk_25mhz rising
  Destination Clock: vga_controller_0/vga_controller_0/USER_LOGIC_I/clk_25mhz rising

  Data Path: vga_controller_0/vga_controller_0/USER_LOGIC_I/viewport0_sx_end_1 to vga_controller_0/vga_controller_0/USER_LOGIC_I/VGA_G_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.590  vga_controller_0/USER_LOGIC_I/viewport0_sx_end_1 (vga_controller_0/USER_LOGIC_I/viewport0_sx_end<1>)
     LUT1:I0->O            1   0.648   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<1>_rt (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<1>_rt)
     MUXCY:S->O            1   0.632   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<1> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<2> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<3> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<4> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<5> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<6> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<7> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<8> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<9> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<10> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<11> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<12> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<13> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<14> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<15> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<16> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<17> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<18> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<19> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<20> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<21> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<22> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<23> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<24> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<25> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<26> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<27> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<28> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<29> (vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_cy<29>)
     XORCY:CI->O           1   0.844   0.500  vga_controller_0/USER_LOGIC_I/Msub_viewport0_blue_sub0001_xor<30> (vga_controller_0/USER_LOGIC_I/viewport0_blue_sub0001<30>)
     LUT2:I1->O            1   0.643   0.000  vga_controller_0/USER_LOGIC_I/Mcompar_viewport0_blue_cmp_le0000_lut<30> (vga_controller_0/USER_LOGIC_I/Mcompar_viewport0_blue_cmp_le0000_lut<30>)
     MUXCY:S->O            1   0.632   0.000  vga_controller_0/USER_LOGIC_I/Mcompar_viewport0_blue_cmp_le0000_cy<30> (vga_controller_0/USER_LOGIC_I/Mcompar_viewport0_blue_cmp_le0000_cy<30>)
     MUXCY:CI->O           3   0.269   0.563  vga_controller_0/USER_LOGIC_I/Mcompar_viewport0_blue_cmp_le0000_cy<31> (vga_controller_0/USER_LOGIC_I/viewport0_blue_cmp_le0000)
     LUT3:I2->O            1   0.648   0.423  vga_controller_0/USER_LOGIC_I/blue_mux0001<0>41_SW1 (N164)
     LUT4_D:I3->O         15   0.648   1.020  vga_controller_0/USER_LOGIC_I/green_and00011 (vga_controller_0/USER_LOGIC_I/green_and0001)
     LUT4_L:I3->LO         1   0.648   0.243  vga_controller_0/USER_LOGIC_I/red_mux0001<1>_SW0 (N126)
     LUT3:I0->O            5   0.648   0.633  vga_controller_0/USER_LOGIC_I/red_mux0001<1> (vga_controller_0/USER_LOGIC_I/red_mux0001<1>)
     MULT18X18SIO:A1->P10    1   4.602   0.500  vga_controller_0/USER_LOGIC_I/Mmult_f0_mult0000 (vga_controller_0/USER_LOGIC_I/f0_mult0000<10>)
     LUT2:I1->O            1   0.643   0.000  vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_lut<10> (vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_lut<10>)
     MUXCY:S->O            1   0.632   0.000  vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_cy<10> (vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_cy<11> (vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_cy<12> (vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_cy<13> (vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_cy<14> (vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_cy<15> (vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_cy<16> (vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_cy<16>)
     XORCY:CI->O           1   0.844   0.423  vga_controller_0/USER_LOGIC_I/Madd_f0_add0000_xor<17> (vga_controller_0/USER_LOGIC_I/f0_add0000<17>)
     LUT4:I3->O            3   0.648   0.611  vga_controller_0/USER_LOGIC_I/red_mux0002<2>1 (vga_controller_0/USER_LOGIC_I/Madd_hi_red_addsub0000_lut<1>)
     LUT3:I1->O            3   0.643   0.534  vga_controller_0/USER_LOGIC_I/hi_red_or0000_SW0_SW0 (vga_controller_0/USER_LOGIC_I/Madd_hi_red_addsub0000_cy<1>)
     LUT4_D:I3->O          2   0.648   0.450  vga_controller_0/USER_LOGIC_I/hi_red_or0000 (vga_controller_0/USER_LOGIC_I/hi_red_or0000)
     LUT4:I3->O            1   0.648   0.000  vga_controller_0/USER_LOGIC_I/VGA_R_mux0002<1> (vga_controller_0/USER_LOGIC_I/VGA_R_mux0002<1>)
     FDE:D                     0.252          vga_controller_0/USER_LOGIC_I/VGA_R_2
    ----------------------------------------
    Total                     25.111ns (18.621ns logic, 6.490ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 129 / 96
-------------------------------------------------------------------------
Offset:              5.002ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:CAPTURE (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_4 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:CAPTURE to mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3A:CAPTURE   51   0.000   0.000  mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I (bscan_capture)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            8   0.648   0.837  PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_mux0001<2>3 (PLB_Interconnect.JTAG_CONTROL_I/N5)
     LUT4:I1->O            1   0.643   0.563  PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_mux0001<6>_SW0 (N4)
     LUT3:I0->O            1   0.648   0.000  PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_mux0001<6> (PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_mux0001<6>)
     FDE:D                     0.252          PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_6
    ----------------------------------------
    Total                      5.002ns (3.602ns logic, 1.400ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.351ns (Levels of Logic = 2)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising 1.3X

  Data Path: fpga_0_rst_1_sys_rst_pin to proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.849   0.633  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'proc_sys_reset_0'
     FDS:S                     0.869          proc_sys_reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      2.351ns (1.718ns logic, 0.633ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 9)
  Source:            fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> rising

  Data Path: fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR2_SDRAM'
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.648   0.812  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[1]..u_fifo_bit
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>'
  Total number of paths / destination ports: 30 / 5
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 9)
  Source:            fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> rising

  Data Path: fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR2_SDRAM'
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.648   0.812  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_special_board.gen_data_i0.strobe0/gen_data[0]..u_fifo_bit
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 9)
  Source:            fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> rising

  Data Path: fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR2_SDRAM'
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.648   0.812  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[0]..u_fifo_bit
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>'
  Total number of paths / destination ports: 30 / 5
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 9)
  Source:            fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> rising

  Data Path: fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[5]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR2_SDRAM'
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O            6   0.648   0.812  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_special_board.gen_data_i.strobe0/gen_data[1]..u_fifo_bit
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              3.614ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:SEL2 (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/command_0 (FF)
  Destination Clock: mdm_0/bscan_update1 falling

  Data Path: mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:SEL2 to mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/command_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3A:SEL2    2   0.000   0.000  mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT3:I1->O            7   0.643   0.851  Ext_JTAG_SEL11 (N2)
     LUT3:I0->O            5   0.648   0.633  Old_MDM_SEL1 (Old_MDM_SEL)
     FDE_1:CE                  0.312          PLB_Interconnect.JTAG_CONTROL_I/command_4
    ----------------------------------------
    Total                      3.614ns (2.130ns logic, 1.484ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga_controller_0/vga_controller_0/USER_LOGIC_I/clk_25mhz'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 2)
  Source:            vga_controller_0/vga_controller_0/USER_LOGIC_I/VGA_HSYNC (FF)
  Destination:       vga_control_0_VGA_HSYNC_pin (PAD)
  Source Clock:      vga_controller_0/vga_controller_0/USER_LOGIC_I/clk_25mhz rising

  Data Path: vga_controller_0/vga_controller_0/USER_LOGIC_I/VGA_HSYNC to vga_control_0_VGA_HSYNC_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  vga_controller_0/USER_LOGIC_I/VGA_HSYNC (VGA_HSYNC)
     end scope: 'vga_controller_0'
     OBUF:I->O                 4.520          vga_control_0_VGA_HSYNC_pin_OBUF (vga_control_0_VGA_HSYNC_pin)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 66 / 46
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_rst_iob (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQS_Div_O_pin (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising 2.5X

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_rst_iob to fpga_0_DDR2_SDRAM_DDR2_DQS_Div_O_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_rst_iob (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/rst_dqs_div_int)
     OBUF:I->O                 4.520          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_obuf (DDR2_DQS_Div_O)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 129 / 1
-------------------------------------------------------------------------
Offset:              12.406ns (Levels of Logic = 12)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:TDO2 (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   3.529   0.500  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.643   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11)
     MUXF5:I0->O           2   0.276   0.590  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT3:I0->O            1   0.648   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO132 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO132)
     MUXF5:I0->O           1   0.276   0.452  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO13_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO13)
     LUT3:I2->O            1   0.648   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO56_G (N421)
     MUXF5:I1->O           1   0.276   0.423  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO56 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO56)
     LUT4:I3->O            1   0.648   0.500  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO158_SW0 (N402)
     LUT4:I1->O            1   0.643   0.563  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO158 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            1   0.648   0.500  TDO_i78 (TDO_i78)
     LUT4:I1->O            0   0.643   0.000  TDO_i189 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3A:TDO2        0.000          mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I
    ----------------------------------------
    Total                     12.406ns (8.878ns logic, 3.528ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/bscan_update1'
  Total number of paths / destination ports: 43 / 1
-------------------------------------------------------------------------
Offset:              8.221ns (Levels of Logic = 10)
  Source:            mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:TDO2 (PAD)
  Source Clock:      mdm_0/bscan_update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           10   0.591   1.025  PLB_Interconnect.JTAG_CONTROL_I/FDC_I (PLB_Interconnect.JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            5   0.648   0.633  PLB_Interconnect.JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     MUXF5:S->O            1   0.756   0.423  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO56 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO56)
     LUT4:I3->O            1   0.648   0.500  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO158_SW0 (N402)
     LUT4:I1->O            1   0.643   0.563  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO158 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            1   0.648   0.500  TDO_i78 (TDO_i78)
     LUT4:I1->O            0   0.643   0.000  TDO_i189 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3A:TDO2        0.000          mdm_0/Use_Spartan3A.BSCAN_SPARTAN3A_I
    ----------------------------------------
    Total                      8.221ns (4.577ns logic, 3.644ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================


Total REAL time to Xst completion: 66.00 secs
Total CPU time to Xst completion: 66.19 secs
 
--> 

Total memory usage is 209460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  971 (   0 filtered)
Number of infos    :   65 (   0 filtered)

