# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FullAdder_Subtractor_4bit.srcs/sources_1/imports/new/HalfAdder.v" \
"../../../../FullAdder_Subtractor_4bit.srcs/sim_1/imports/new/tb_HalfAdder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
