<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\15_MSX_hdmi_tn20k\impl\gwsynthesis\MSX_hdmi_tn20k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\15_MSX_hdmi_tn20k\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\15_MSX_hdmi_tn20k\src\MSX_hdmi_tn20k.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jul 26 19:41:27 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17452</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>12119</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>9</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3574</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>43</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m </td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>ex_clk_3m6 </td>
</tr>
<tr>
<td>clk_135</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m </td>
<td>clk</td>
<td>vdp4/clk_135 </td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>4.630</td>
<td>0.000</td>
<td>ex_clk_27m </td>
<td>clk</td>
<td>vdp4/clk_sdramp </td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>ex_clk_27m </td>
<td>clk</td>
<td>vdp4/clk_sdram </td>
</tr>
<tr>
<td>clk_3m6_gowin</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>denoise6/data_out_s0/Q </td>
</tr>
<tr>
<td>vdp4/clk_audio</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0/Q </td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_1m8_s0/Q </td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>psg1/env_reset_s0/Q </td>
</tr>
<tr>
<td>filtro_fm/clk_360k</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k_s0/Q </td>
</tr>
<tr>
<td>filtro_fm/clk_1m8</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8_s0/Q </td>
</tr>
<tr>
<td>filtro_fm/clk_36k</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k_s0/Q </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clk</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>85.921(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_3m6</td>
<td>3.600(MHz)</td>
<td>162.524(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_sdramp</td>
<td>108.000(MHz)</td>
<td>121.186(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_sdram</td>
<td>108.000(MHz)</td>
<td>409.302(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_3m6_gowin</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">63.464(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>vdp4/clk_audio</td>
<td>100.000(MHz)</td>
<td>455.621(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>clk_1m8</td>
<td>100.000(MHz)</td>
<td>161.151(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>psg1/env_reset</td>
<td>100.000(MHz)</td>
<td>506.504(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>filtro_fm/clk_360k</td>
<td>100.000(MHz)</td>
<td>128.943(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>filtro_fm/clk_1m8</td>
<td>100.000(MHz)</td>
<td>147.025(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>filtro_fm/clk_36k</td>
<td>100.000(MHz)</td>
<td>135.394(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_135!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3m6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_135</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdramp</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_sdram</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3m6_gowin</td>
<td>Setup</td>
<td>-298.915</td>
<td>83</td>
</tr>
<tr>
<td>clk_3m6_gowin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1m8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>psg1/env_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_360k</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_360k</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_1m8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_1m8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_36k</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>filtro_fm/clk_36k</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-8.154</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>7.061</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-8.108</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>7.014</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-8.108</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_1_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>7.014</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-8.079</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s/WAD[3]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.985</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-8.066</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.973</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-8.028</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.934</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-8.022</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.928</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-7.995</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_5_s/WRE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.901</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-7.995</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_3_s/WRE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.901</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-7.995</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_1_s/WRE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.901</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-7.989</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.896</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-7.970</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_2_s/WRE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.877</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-7.967</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_4_s/WRE</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.873</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-7.963</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s/WAD[3]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.869</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-7.955</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.862</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-7.949</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_2_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.855</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-7.946</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s/WAD[3]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.853</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-7.903</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_6_s/WAD[3]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.809</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-7.901</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.807</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-7.895</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.801</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-7.865</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_6_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.771</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-7.853</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s/WAD[3]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.760</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-7.843</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.750</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-7.805</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.712</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-7.785</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s/WAD[2]</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>6.691</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.544</td>
<td>vdp4/audioclkd/n126_s0/I3</td>
<td>vdp4/audioclkd/clkd_s0/D</td>
<td>vdp4/clk_audio:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.846</td>
<td>0.346</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.216</td>
<td>denoise6/data_prev_s1/D</td>
<td>denoise6/data_prev_s1/D</td>
<td>clk_3m6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.170</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.037</td>
<td>vdp4/csrn_filter/n7_s0/Q</td>
<td>vdp4/CpuReq_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.662</td>
<td>0.670</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.037</td>
<td>vdp4/cswn_filter/n7_s0/Q</td>
<td>vdp4/CpuWrt_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.662</td>
<td>0.670</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.994</td>
<td>filtro_fm/n36_s1/I0</td>
<td>filtro_fm/clk_36k_s0/D</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>filtro_fm/clk_360k:[R]</td>
<td>0.000</td>
<td>-1.183</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.785</td>
<td>vdp4/cswn_filter/n10_s0/Q</td>
<td>vdp4/cs_latch_0_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.662</td>
<td>0.923</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.715</td>
<td>n7_s2/I0</td>
<td>clk_1m8_s0/D</td>
<td>clk_1m8:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.000</td>
<td>-0.903</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.654</td>
<td>vdp4/csrn_filter/n7_s0/Q</td>
<td>vdp4/cs_latch_1_s0/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.662</td>
<td>1.053</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.516</td>
<td>filtro_fm/interclock3/n13_s11/I3</td>
<td>filtro_fm/interclock3/state_0_s3/D</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.846</td>
<td>1.375</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.516</td>
<td>filtro_fm/interclock3/n12_s11/I3</td>
<td>filtro_fm/interclock3/state_1_s4/D</td>
<td>filtro_fm/clk_36k:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.846</td>
<td>1.375</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.452</td>
<td>filtro_fm/filter2b/FF_OUT_29_s0/Q</td>
<td>filtro_fm/interclock2/data_out_29_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.962</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.446</td>
<td>filtro_fm/filter2b/FF_OUT_23_s0/Q</td>
<td>filtro_fm/interclock2/data_out_23_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.962</td>
<td>0.560</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.446</td>
<td>filtro_fm/filter2b/FF_OUT_27_s0/Q</td>
<td>filtro_fm/interclock2/data_out_27_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.962</td>
<td>0.560</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.414</td>
<td>filtro_fm/interclock1/n13_s11/I3</td>
<td>filtro_fm/interclock1/state_0_s3/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.846</td>
<td>1.476</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.394</td>
<td>filtro_fm/interclock1/n12_s11/I3</td>
<td>filtro_fm/interclock1/state_1_s4/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.846</td>
<td>1.496</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.356</td>
<td>vdp4/cswn_filter/n7_s0/Q</td>
<td>vdp4/io_state_r_s6/D</td>
<td>clk_sdram:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.662</td>
<td>1.351</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.324</td>
<td>filtro_fm/filter2b/FF_OUT_14_s0/Q</td>
<td>filtro_fm/interclock2/data_out_14_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.962</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.324</td>
<td>filtro_fm/filter2b/FF_OUT_26_s0/Q</td>
<td>filtro_fm/interclock2/data_out_26_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.962</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.320</td>
<td>filtro_fm/filter2b/FF_OUT_31_s0/Q</td>
<td>filtro_fm/interclock2/data_out_31_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.962</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.309</td>
<td>filtro_fm/filter2b/FF_OUT_21_s0/Q</td>
<td>filtro_fm/interclock2/data_out_21_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.962</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.309</td>
<td>filtro_fm/filter2b/FF_OUT_28_s0/Q</td>
<td>filtro_fm/interclock2/data_out_28_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.962</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.309</td>
<td>filtro_fm/filter2b/FF_OUT_30_s0/Q</td>
<td>filtro_fm/interclock2/data_out_30_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.962</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.225</td>
<td>filtro_fm/interclock2/n13_s11/I3</td>
<td>filtro_fm/interclock2/state_0_s3/D</td>
<td>filtro_fm/clk_360k:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.846</td>
<td>1.666</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.219</td>
<td>filtro_fm/interclock2/n12_s11/I3</td>
<td>filtro_fm/interclock2/state_1_s4/D</td>
<td>filtro_fm/clk_360k:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.846</td>
<td>1.672</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.198</td>
<td>filtro_fm/filter2b/FF_OUT_24_s0/Q</td>
<td>filtro_fm/interclock2/data_out_24_s0/D</td>
<td>filtro_fm/clk_1m8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-0.962</td>
<td>0.808</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-5.194</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/rm_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>4.101</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-5.008</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.914</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-5.008</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.914</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-5.008</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_10_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.914</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-5.008</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_13_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.914</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-5.008</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_14_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.914</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-5.008</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_21_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.914</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-5.008</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_22_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.914</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-5.008</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/amphase_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.914</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-5.008</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/amphase_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.914</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-5.008</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/amphase_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.914</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-5.008</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/amphase_12_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.914</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-5.008</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/amphase_19_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.914</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-5.008</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/lastkey_16_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.914</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-5.000</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.906</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-5.000</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.906</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-5.000</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_18_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.906</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-5.000</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_19_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.906</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-5.000</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_20_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.906</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-5.000</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/lastkey_15_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.906</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-5.000</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/rslot_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.906</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-4.967</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.874</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-4.967</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_12_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.874</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-4.967</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_17_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.874</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-4.960</td>
<td>denoise5/data_out_s0/Q</td>
<td>opll1/eg/egphase_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6_gowin:[R]</td>
<td>0.001</td>
<td>1.025</td>
<td>3.866</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.224</td>
<td>psg1/env_hold_s0/CLEAR</td>
<td>psg1/env_hold_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.183</td>
<td>1.005</td>
</tr>
<tr>
<td>2</td>
<td>0.396</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s4/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>psg1/env_reset:[F]</td>
<td>0.000</td>
<td>-1.350</td>
<td>1.758</td>
</tr>
<tr>
<td>3</td>
<td>0.406</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s4/CLEAR</td>
<td>psg1/env_reset:[F]</td>
<td>psg1/env_reset:[F]</td>
<td>0.000</td>
<td>-1.353</td>
<td>1.770</td>
</tr>
<tr>
<td>4</td>
<td>0.416</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.183</td>
<td>1.645</td>
</tr>
<tr>
<td>5</td>
<td>0.419</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_0_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.183</td>
<td>1.648</td>
</tr>
<tr>
<td>6</td>
<td>0.419</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_3_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.183</td>
<td>1.648</td>
</tr>
<tr>
<td>7</td>
<td>0.420</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_2_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.183</td>
<td>1.649</td>
</tr>
<tr>
<td>8</td>
<td>0.420</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_4_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.183</td>
<td>1.649</td>
</tr>
<tr>
<td>9</td>
<td>0.432</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_3_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.183</td>
<td>1.661</td>
</tr>
<tr>
<td>10</td>
<td>0.549</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_1_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.183</td>
<td>1.778</td>
</tr>
<tr>
<td>11</td>
<td>0.549</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_2_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.183</td>
<td>1.778</td>
</tr>
<tr>
<td>12</td>
<td>0.554</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_vol_1_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.183</td>
<td>1.782</td>
</tr>
<tr>
<td>13</td>
<td>0.560</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_inc_s1/PRESET</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.183</td>
<td>1.789</td>
</tr>
<tr>
<td>14</td>
<td>0.572</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_0_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.183</td>
<td>1.801</td>
</tr>
<tr>
<td>15</td>
<td>0.686</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s0/CLEAR</td>
<td>psg1/env_reset:[R]</td>
<td>clk_1m8:[R]</td>
<td>0.000</td>
<td>-1.183</td>
<td>1.915</td>
</tr>
<tr>
<td>16</td>
<td>0.931</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter1b/FF_D7_24_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6:[R]</td>
<td>0.010</td>
<td>-0.133</td>
<td>1.111</td>
</tr>
<tr>
<td>17</td>
<td>0.936</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter1b/FF_D8_20_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6:[R]</td>
<td>0.010</td>
<td>-0.133</td>
<td>1.116</td>
</tr>
<tr>
<td>18</td>
<td>0.936</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter1b/FF_D8_21_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6:[R]</td>
<td>0.010</td>
<td>-0.133</td>
<td>1.116</td>
</tr>
<tr>
<td>19</td>
<td>0.936</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter1b/FF_D8_25_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6:[R]</td>
<td>0.010</td>
<td>-0.133</td>
<td>1.116</td>
</tr>
<tr>
<td>20</td>
<td>0.936</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter1b/FF_D8_27_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6:[R]</td>
<td>0.010</td>
<td>-0.133</td>
<td>1.116</td>
</tr>
<tr>
<td>21</td>
<td>0.936</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter1b/FF_D6_22_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6:[R]</td>
<td>0.010</td>
<td>-0.133</td>
<td>1.116</td>
</tr>
<tr>
<td>22</td>
<td>0.936</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter1b/FF_D3_21_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6:[R]</td>
<td>0.010</td>
<td>-0.133</td>
<td>1.116</td>
</tr>
<tr>
<td>23</td>
<td>0.936</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter1b/FF_D3_28_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6:[R]</td>
<td>0.010</td>
<td>-0.133</td>
<td>1.116</td>
</tr>
<tr>
<td>24</td>
<td>0.936</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter1b/FF_D2_28_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6:[R]</td>
<td>0.010</td>
<td>-0.133</td>
<td>1.116</td>
</tr>
<tr>
<td>25</td>
<td>0.941</td>
<td>denoise5/data_out_s0/Q</td>
<td>filtro_fm/filter1b/FF_D8_19_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk_3m6:[R]</td>
<td>0.010</td>
<td>-0.133</td>
<td>1.121</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.282</td>
<td>4.282</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1m8</td>
<td>psg1/ena_div_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.282</td>
<td>4.282</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1m8</td>
<td>psg1/ena_div_noise_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.282</td>
<td>4.282</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1m8</td>
<td>psg1/cnt_div_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.282</td>
<td>4.282</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1m8</td>
<td>psg1/noise_gen_cnt_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.282</td>
<td>4.282</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1m8</td>
<td>psg1/tone_gen_cnt[3]_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.282</td>
<td>4.282</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1m8</td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.282</td>
<td>4.282</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1m8</td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.282</td>
<td>4.282</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1m8</td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.282</td>
<td>4.282</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1m8</td>
<td>psg1/cnt_div_2_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.282</td>
<td>4.282</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_1m8</td>
<td>psg1/tone_gen_op_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.747</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][A]</td>
<td>opll1/eg/u_envelope_memory/n97_s64/I3</td>
</tr>
<tr>
<td>1008.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R40C14[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/n97_s64/F</td>
</tr>
<tr>
<td>1008.393</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][A]</td>
<td>opll1/eg/u_envelope_memory/n97_s65/I3</td>
</tr>
<tr>
<td>1008.855</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R41C14[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/n97_s65/F</td>
</tr>
<tr>
<td>1009.374</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_0_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_0_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C10</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 18.214%; route: 5.543, 78.500%; tC2Q: 0.232, 3.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.960</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s95/I1</td>
</tr>
<tr>
<td>1008.477</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R41C12[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s95/F</td>
</tr>
<tr>
<td>1009.328</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C16</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 12.660%; route: 5.894, 84.032%; tC2Q: 0.232, 3.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.960</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s95/I1</td>
</tr>
<tr>
<td>1008.477</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R41C12[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s95/F</td>
</tr>
<tr>
<td>1009.328</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C15</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C15</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_1_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_1_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C15</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 12.660%; route: 5.894, 84.032%; tC2Q: 0.232, 3.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.605</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s98/I1</td>
</tr>
<tr>
<td>1008.160</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s98/F</td>
</tr>
<tr>
<td>1009.299</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C16</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 13.256%; route: 5.827, 83.423%; tC2Q: 0.232, 3.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.855</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s149/I0</td>
</tr>
<tr>
<td>1008.372</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C15[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s149/F</td>
</tr>
<tr>
<td>1009.287</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C10</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_0_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_0_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C10</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 12.735%; route: 5.853, 83.938%; tC2Q: 0.232, 3.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.987</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s97/I1</td>
</tr>
<tr>
<td>1008.542</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R41C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s97/F</td>
</tr>
<tr>
<td>1009.248</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C18</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 13.354%; route: 5.776, 83.300%; tC2Q: 0.232, 3.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.987</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s97/I1</td>
</tr>
<tr>
<td>1008.542</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R41C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s97/F</td>
</tr>
<tr>
<td>1009.242</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C16</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C16</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 13.365%; route: 5.770, 83.286%; tC2Q: 0.232, 3.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.747</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][A]</td>
<td>opll1/eg/u_envelope_memory/n97_s64/I3</td>
</tr>
<tr>
<td>1008.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R40C14[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/n97_s64/F</td>
</tr>
<tr>
<td>1008.393</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][A]</td>
<td>opll1/eg/u_envelope_memory/n97_s65/I3</td>
</tr>
<tr>
<td>1008.855</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R41C14[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/n97_s65/F</td>
</tr>
<tr>
<td>1009.215</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C13</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_5_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C13</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_5_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_5_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C13</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 18.634%; route: 5.383, 78.005%; tC2Q: 0.232, 3.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.747</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][A]</td>
<td>opll1/eg/u_envelope_memory/n97_s64/I3</td>
</tr>
<tr>
<td>1008.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R40C14[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/n97_s64/F</td>
</tr>
<tr>
<td>1008.393</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][A]</td>
<td>opll1/eg/u_envelope_memory/n97_s65/I3</td>
</tr>
<tr>
<td>1008.855</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R41C14[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/n97_s65/F</td>
</tr>
<tr>
<td>1009.215</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_3_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_3_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_3_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C12</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 18.634%; route: 5.383, 78.005%; tC2Q: 0.232, 3.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.747</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][A]</td>
<td>opll1/eg/u_envelope_memory/n97_s64/I3</td>
</tr>
<tr>
<td>1008.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R40C14[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/n97_s64/F</td>
</tr>
<tr>
<td>1008.393</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][A]</td>
<td>opll1/eg/u_envelope_memory/n97_s65/I3</td>
</tr>
<tr>
<td>1008.855</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R41C14[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/n97_s65/F</td>
</tr>
<tr>
<td>1009.215</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_1_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_1_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C11</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 18.634%; route: 5.383, 78.005%; tC2Q: 0.232, 3.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.960</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s95/I1</td>
</tr>
<tr>
<td>1008.477</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R41C12[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s95/F</td>
</tr>
<tr>
<td>1009.210</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C17</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 12.877%; route: 5.776, 83.758%; tC2Q: 0.232, 3.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.747</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][A]</td>
<td>opll1/eg/u_envelope_memory/n97_s64/I3</td>
</tr>
<tr>
<td>1008.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R40C14[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/n97_s64/F</td>
</tr>
<tr>
<td>1008.393</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][A]</td>
<td>opll1/eg/u_envelope_memory/n97_s65/I3</td>
</tr>
<tr>
<td>1008.855</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R41C14[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/n97_s65/F</td>
</tr>
<tr>
<td>1009.191</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_2_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C12</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_2_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_2_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C12</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 18.700%; route: 5.359, 77.926%; tC2Q: 0.232, 3.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.747</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][A]</td>
<td>opll1/eg/u_envelope_memory/n97_s64/I3</td>
</tr>
<tr>
<td>1008.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R40C14[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/n97_s64/F</td>
</tr>
<tr>
<td>1008.393</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][A]</td>
<td>opll1/eg/u_envelope_memory/n97_s65/I3</td>
</tr>
<tr>
<td>1008.855</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R41C14[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/n97_s65/F</td>
</tr>
<tr>
<td>1009.187</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C13</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_4_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C13</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_4_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_4_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C13</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 18.710%; route: 5.355, 77.914%; tC2Q: 0.232, 3.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.963</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.605</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s98/I1</td>
</tr>
<tr>
<td>1008.160</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s98/F</td>
</tr>
<tr>
<td>1009.183</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C18</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 13.480%; route: 5.711, 83.143%; tC2Q: 0.232, 3.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.960</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s95/I1</td>
</tr>
<tr>
<td>1008.477</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R41C12[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s95/F</td>
</tr>
<tr>
<td>1009.175</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C16</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C16</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 12.942%; route: 5.742, 83.677%; tC2Q: 0.232, 3.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.960</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s95/I1</td>
</tr>
<tr>
<td>1008.477</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R41C12[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s95/F</td>
</tr>
<tr>
<td>1009.169</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_2_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_2_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_2_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C15</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 12.954%; route: 5.735, 83.662%; tC2Q: 0.232, 3.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.605</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s98/I1</td>
</tr>
<tr>
<td>1008.160</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s98/F</td>
</tr>
<tr>
<td>1009.167</td>
<td>1.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C17</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 13.513%; route: 5.695, 83.102%; tC2Q: 0.232, 3.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.605</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s98/I1</td>
</tr>
<tr>
<td>1008.160</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s98/F</td>
</tr>
<tr>
<td>1009.123</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_6_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_6_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_6_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C14</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 13.599%; route: 5.651, 82.994%; tC2Q: 0.232, 3.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.960</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12[3][B]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s137/I0</td>
</tr>
<tr>
<td>1008.477</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C12[3][B]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s137/F</td>
</tr>
<tr>
<td>1009.121</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C16</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 13.045%; route: 5.687, 83.546%; tC2Q: 0.232, 3.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.750</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[1][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s144/I0</td>
</tr>
<tr>
<td>1008.305</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C12[1][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s144/F</td>
</tr>
<tr>
<td>1009.115</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C15</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C15</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_1_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_1_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C15</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 13.615%; route: 5.643, 82.974%; tC2Q: 0.232, 3.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.960</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s95/I1</td>
</tr>
<tr>
<td>1008.477</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R41C12[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s95/F</td>
</tr>
<tr>
<td>1009.085</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_6_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_6_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_6_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C14</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 13.114%; route: 5.651, 83.460%; tC2Q: 0.232, 3.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.605</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[2][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s98/I1</td>
</tr>
<tr>
<td>1008.160</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R40C13[2][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s98/F</td>
</tr>
<tr>
<td>1009.074</td>
<td>0.914</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C16</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C16</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 13.698%; route: 5.602, 82.870%; tC2Q: 0.232, 3.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.987</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s97/I1</td>
</tr>
<tr>
<td>1008.542</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R41C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s97/F</td>
</tr>
<tr>
<td>1009.064</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C17</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 13.719%; route: 5.592, 82.844%; tC2Q: 0.232, 3.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.960</td>
<td>0.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C12[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s95/I1</td>
</tr>
<tr>
<td>1008.477</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R41C12[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s95/F</td>
</tr>
<tr>
<td>1009.026</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C18</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 13.231%; route: 5.592, 83.313%; tC2Q: 0.232, 3.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.546</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1006.671</td>
<td>4.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s124/I2</td>
</tr>
<tr>
<td>1007.042</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R36C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s124/F</td>
</tr>
<tr>
<td>1007.987</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[3][A]</td>
<td>opll1/eg/u_envelope_memory/egdata_set_s97/I1</td>
</tr>
<tr>
<td>1008.542</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R41C13[3][A]</td>
<td style=" background: #97FFFF;">opll1/eg/u_envelope_memory/egdata_set_s97/F</td>
</tr>
<tr>
<td>1009.005</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16</td>
<td style=" font-weight:bold;">opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C16</td>
<td>opll1/eg/u_envelope_memory/egdata_set_egdata_set_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 13.839%; route: 5.533, 82.694%; tC2Q: 0.232, 3.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audioclkd/n126_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdp4/clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_audio</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R14C39[2][B]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/n126_s0/I3</td>
</tr>
<tr>
<td>1000.346</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" background: #97FFFF;">vdp4/audioclkd/n126_s0/F</td>
</tr>
<tr>
<td>1000.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>vdp4/audioclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 99.294%; route: 0.000, 0.000%; tC2Q: 0.002, 0.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise6/data_prev_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>denoise6/data_prev_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>222</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td style=" font-weight:bold;">denoise6/data_prev_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.846</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>denoise6/data_prev_s1/CLK</td>
</tr>
<tr>
<td>1.881</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>denoise6/data_prev_s1</td>
</tr>
<tr>
<td>1.892</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR49[A]</td>
<td>denoise6/data_prev_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.170</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/csrn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>vdp4/csrn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C40[0][B]</td>
<td style=" font-weight:bold;">vdp4/csrn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.548</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>vdp4/n159_s2/I3</td>
</tr>
<tr>
<td>37.892</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td style=" background: #97FFFF;">vdp4/n159_s2/F</td>
</tr>
<tr>
<td>37.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td style=" font-weight:bold;">vdp4/CpuReq_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.883</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>vdp4/CpuReq_s0/CLK</td>
</tr>
<tr>
<td>38.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td>38.929</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C40[2][B]</td>
<td>vdp4/CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.309%; route: 0.124, 18.561%; tC2Q: 0.202, 30.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/cswn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>vdp4/cswn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C40[2][B]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.548</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>vdp4/n160_s2/I2</td>
</tr>
<tr>
<td>37.892</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n160_s2/F</td>
</tr>
<tr>
<td>37.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" font-weight:bold;">vdp4/CpuWrt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.883</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>vdp4/CpuWrt_s0/CLK</td>
</tr>
<tr>
<td>38.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td>38.929</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.309%; route: 0.124, 18.561%; tC2Q: 0.202, 30.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/n36_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/clk_36k_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>filtro_fm/clk_360k:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R13C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/n36_s1/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">filtro_fm/n36_s1/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/clk_36k_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>437</td>
<td>R13C12[0][A]</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k_s0</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>filtro_fm/clk_36k_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/cswn_filter/n10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[2][A]</td>
<td>vdp4/cswn_filter/n10_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R18C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n10_s0/Q</td>
</tr>
<tr>
<td>37.559</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[3][A]</td>
<td>vdp4/cswn_filter/cswn_w_s/I0</td>
</tr>
<tr>
<td>37.791</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C40[3][A]</td>
<td style=" background: #97FFFF;">vdp4/cswn_filter/cswn_w_s/F</td>
</tr>
<tr>
<td>38.144</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.883</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>vdp4/cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>38.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td>38.929</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.146%; route: 0.489, 52.959%; tC2Q: 0.202, 21.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>n7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_1m8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[0][A]</td>
<td style=" font-weight:bold;">n7_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C53[0][A]</td>
<td style=" background: #97FFFF;">n7_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C53[0][A]</td>
<td style=" font-weight:bold;">clk_1m8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/CLK</td>
</tr>
<tr>
<td>0.938</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8_s0</td>
</tr>
<tr>
<td>0.949</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.903</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.903, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/csrn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][B]</td>
<td>vdp4/csrn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C40[0][B]</td>
<td style=" font-weight:bold;">vdp4/csrn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.685</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>vdp4/csrn_filter/csrn_w_s/I1</td>
</tr>
<tr>
<td>37.917</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">vdp4/csrn_filter/csrn_w_s/F</td>
</tr>
<tr>
<td>38.275</td>
<td>0.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.883</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>vdp4/cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>38.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td>38.929</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 22.027%; route: 0.619, 58.794%; tC2Q: 0.202, 19.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock3/n13_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock3/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R13C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.031</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock3/n13_s11/I3</td>
</tr>
<tr>
<td>1001.375</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock3/n13_s11/F</td>
</tr>
<tr>
<td>1001.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock3/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>filtro_fm/interclock3/state_0_s3/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock3/state_0_s3</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>filtro_fm/interclock3/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 25.024%; route: 0.000, 0.000%; tC2Q: 1.031, 74.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock3/n12_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock3/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_36k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_36k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>158</td>
<td>R13C11[0][A]</td>
<td>filtro_fm/clk_36k_s0/Q</td>
</tr>
<tr>
<td>1001.031</td>
<td>1.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock3/n12_s11/I3</td>
</tr>
<tr>
<td>1001.375</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock3/n12_s11/F</td>
</tr>
<tr>
<td>1001.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock3/state_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>filtro_fm/interclock3/state_1_s4/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock3/state_1_s4</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>filtro_fm/interclock3/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 25.024%; route: 0.000, 0.000%; tC2Q: 1.031, 74.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R20C2[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1000.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>filtro_fm/filter2b/FF_OUT_29_s0/CLK</td>
</tr>
<tr>
<td>1001.085</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_29_s0/Q</td>
</tr>
<tr>
<td>1001.439</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>filtro_fm/interclock2/data_out_29_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_29_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>filtro_fm/interclock2/data_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R20C2[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1000.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>filtro_fm/filter2b/FF_OUT_23_s0/CLK</td>
</tr>
<tr>
<td>1001.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_23_s0/Q</td>
</tr>
<tr>
<td>1001.444</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>filtro_fm/interclock2/data_out_23_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_23_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>filtro_fm/interclock2/data_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 63.943%; tC2Q: 0.202, 36.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R20C2[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1000.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>filtro_fm/filter2b/FF_OUT_27_s0/CLK</td>
</tr>
<tr>
<td>1001.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_27_s0/Q</td>
</tr>
<tr>
<td>1001.444</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>filtro_fm/interclock2/data_out_27_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_27_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>filtro_fm/interclock2/data_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 63.943%; tC2Q: 0.202, 36.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock1/n13_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock1/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R20C2[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.132</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock1/n13_s11/I3</td>
</tr>
<tr>
<td>1001.476</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock1/n13_s11/F</td>
</tr>
<tr>
<td>1001.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock1/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>filtro_fm/interclock1/state_0_s3/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock1/state_0_s3</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>filtro_fm/interclock1/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 23.304%; route: 0.000, 0.000%; tC2Q: 1.132, 76.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock1/n12_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock1/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R20C2[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1001.132</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock1/n12_s11/I3</td>
</tr>
<tr>
<td>1001.496</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock1/n12_s11/F</td>
</tr>
<tr>
<td>1001.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock1/state_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>filtro_fm/interclock1/state_1_s4/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock1/state_1_s4</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>filtro_fm/interclock1/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 24.329%; route: 0.000, 0.000%; tC2Q: 1.132, 75.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/cswn_filter/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/io_state_r_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_sdram:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_sdram</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>8</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_sdramp_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>vdp4/cswn_filter/n7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C40[2][B]</td>
<td style=" font-weight:bold;">vdp4/cswn_filter/n7_s0/Q</td>
</tr>
<tr>
<td>37.551</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>vdp4/io_state_r_s5/I2</td>
</tr>
<tr>
<td>37.895</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s5/F</td>
</tr>
<tr>
<td>38.047</td>
<td>0.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td>vdp4/io_state_r_s7/I3</td>
</tr>
<tr>
<td>38.279</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][A]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s7/F</td>
</tr>
<tr>
<td>38.283</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>vdp4/CpuDbo_7_s4/I0</td>
</tr>
<tr>
<td>38.573</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">vdp4/CpuDbo_7_s4/F</td>
</tr>
<tr>
<td>38.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">vdp4/io_state_r_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.883</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>vdp4/io_state_r_s6/CLK</td>
</tr>
<tr>
<td>38.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/io_state_r_s6</td>
</tr>
<tr>
<td>38.929</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>vdp4/io_state_r_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.866, 64.081%; route: 0.283, 20.972%; tC2Q: 0.202, 14.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R20C2[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1000.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>filtro_fm/filter2b/FF_OUT_14_s0/CLK</td>
</tr>
<tr>
<td>1001.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_14_s0/Q</td>
</tr>
<tr>
<td>1001.566</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>filtro_fm/interclock2/data_out_14_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_14_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>filtro_fm/interclock2/data_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 70.391%; tC2Q: 0.202, 29.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R20C2[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1000.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>filtro_fm/filter2b/FF_OUT_26_s0/CLK</td>
</tr>
<tr>
<td>1001.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_26_s0/Q</td>
</tr>
<tr>
<td>1001.566</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>filtro_fm/interclock2/data_out_26_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_26_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>filtro_fm/interclock2/data_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.480, 70.391%; tC2Q: 0.202, 29.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R20C2[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1000.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td>filtro_fm/filter2b/FF_OUT_31_s0/CLK</td>
</tr>
<tr>
<td>1001.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C16[2][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_31_s0/Q</td>
</tr>
<tr>
<td>1001.570</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[1][B]</td>
<td>filtro_fm/interclock2/data_out_31_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_31_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C16[1][B]</td>
<td>filtro_fm/interclock2/data_out_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.484, 70.562%; tC2Q: 0.202, 29.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R20C2[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1000.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>filtro_fm/filter2b/FF_OUT_21_s0/CLK</td>
</tr>
<tr>
<td>1001.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_21_s0/Q</td>
</tr>
<tr>
<td>1001.582</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][B]</td>
<td>filtro_fm/interclock2/data_out_21_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_21_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[1][B]</td>
<td>filtro_fm/interclock2/data_out_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R20C2[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1000.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>filtro_fm/filter2b/FF_OUT_28_s0/CLK</td>
</tr>
<tr>
<td>1001.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_28_s0/Q</td>
</tr>
<tr>
<td>1001.582</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>filtro_fm/interclock2/data_out_28_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_28_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>filtro_fm/interclock2/data_out_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R20C2[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1000.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>filtro_fm/filter2b/FF_OUT_30_s0/CLK</td>
</tr>
<tr>
<td>1001.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_30_s0/Q</td>
</tr>
<tr>
<td>1001.582</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>filtro_fm/interclock2/data_out_30_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_30_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>filtro_fm/interclock2/data_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock2/n13_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_360k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>437</td>
<td>R13C12[0][A]</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>1001.434</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/n13_s11/I3</td>
</tr>
<tr>
<td>1001.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock2/n13_s11/F</td>
</tr>
<tr>
<td>1001.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>filtro_fm/interclock2/state_0_s3/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/state_0_s3</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>filtro_fm/interclock2/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 13.928%; route: 0.000, 0.000%; tC2Q: 1.434, 86.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/interclock2/n12_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_360k:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_360k</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>437</td>
<td>R13C12[0][A]</td>
<td>filtro_fm/clk_360k_s0/Q</td>
</tr>
<tr>
<td>1001.308</td>
<td>1.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/n12_s11/I3</td>
</tr>
<tr>
<td>1001.672</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">filtro_fm/interclock2/n12_s11/F</td>
</tr>
<tr>
<td>1001.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/state_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>filtro_fm/interclock2/state_1_s4/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/state_1_s4</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>filtro_fm/interclock2/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 21.774%; route: 0.000, 0.000%; tC2Q: 1.308, 78.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>filtro_fm/filter2b/FF_OUT_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/interclock2/data_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>filtro_fm/clk_1m8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/clk_1m8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>324</td>
<td>R20C2[0][A]</td>
<td>filtro_fm/clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1000.884</td>
<td>0.884</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td>filtro_fm/filter2b/FF_OUT_24_s0/CLK</td>
</tr>
<tr>
<td>1001.086</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter2b/FF_OUT_24_s0/Q</td>
</tr>
<tr>
<td>1001.692</td>
<td>0.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/interclock2/data_out_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.674</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1001.845</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>filtro_fm/interclock2/data_out_24_s0/CLK</td>
</tr>
<tr>
<td>1001.880</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/interclock2/data_out_24_s0</td>
</tr>
<tr>
<td>1001.891</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>filtro_fm/interclock2/data_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.884, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 75.006%; tC2Q: 0.202, 24.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/rm_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.414</td>
<td>3.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" font-weight:bold;">opll1/eg/rm_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>opll1/eg/rm_1_s0/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/rm_1_s0</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>opll1/eg/rm_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.047%; route: 3.417, 83.319%; tC2Q: 0.231, 5.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.228</td>
<td>3.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>opll1/eg/egphase_4_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_4_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C14[2][B]</td>
<td>opll1/eg/egphase_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.573%; route: 3.230, 82.525%; tC2Q: 0.231, 5.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.228</td>
<td>3.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C14[1][B]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[1][B]</td>
<td>opll1/eg/egphase_7_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_7_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C14[1][B]</td>
<td>opll1/eg/egphase_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.573%; route: 3.230, 82.525%; tC2Q: 0.231, 5.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.228</td>
<td>3.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[2][A]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[2][A]</td>
<td>opll1/eg/egphase_10_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_10_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C14[2][A]</td>
<td>opll1/eg/egphase_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.573%; route: 3.230, 82.525%; tC2Q: 0.231, 5.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.228</td>
<td>3.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C16[2][A]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[2][A]</td>
<td>opll1/eg/egphase_13_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_13_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C16[2][A]</td>
<td>opll1/eg/egphase_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.573%; route: 3.230, 82.525%; tC2Q: 0.231, 5.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.228</td>
<td>3.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C14[0][B]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C14[0][B]</td>
<td>opll1/eg/egphase_14_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_14_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C14[0][B]</td>
<td>opll1/eg/egphase_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.573%; route: 3.230, 82.525%; tC2Q: 0.231, 5.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.228</td>
<td>3.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C16[2][B]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[2][B]</td>
<td>opll1/eg/egphase_21_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_21_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C16[2][B]</td>
<td>opll1/eg/egphase_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.573%; route: 3.230, 82.525%; tC2Q: 0.231, 5.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.228</td>
<td>3.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_22_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>opll1/eg/egphase_22_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_22_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C17[2][A]</td>
<td>opll1/eg/egphase_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.573%; route: 3.230, 82.525%; tC2Q: 0.231, 5.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/amphase_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.228</td>
<td>3.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[1][A]</td>
<td style=" font-weight:bold;">opll1/eg/amphase_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C17[1][A]</td>
<td>opll1/eg/amphase_9_s0/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/amphase_9_s0</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C17[1][A]</td>
<td>opll1/eg/amphase_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.573%; route: 3.230, 82.525%; tC2Q: 0.231, 5.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/amphase_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.228</td>
<td>3.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td style=" font-weight:bold;">opll1/eg/amphase_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>opll1/eg/amphase_10_s0/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/amphase_10_s0</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>opll1/eg/amphase_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.573%; route: 3.230, 82.525%; tC2Q: 0.231, 5.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/amphase_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.228</td>
<td>3.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C16[1][B]</td>
<td style=" font-weight:bold;">opll1/eg/amphase_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[1][B]</td>
<td>opll1/eg/amphase_11_s0/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/amphase_11_s0</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C16[1][B]</td>
<td>opll1/eg/amphase_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.573%; route: 3.230, 82.525%; tC2Q: 0.231, 5.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/amphase_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.228</td>
<td>3.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C17[1][B]</td>
<td style=" font-weight:bold;">opll1/eg/amphase_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C17[1][B]</td>
<td>opll1/eg/amphase_12_s0/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/amphase_12_s0</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C17[1][B]</td>
<td>opll1/eg/amphase_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.573%; route: 3.230, 82.525%; tC2Q: 0.231, 5.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/amphase_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.228</td>
<td>3.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C16[0][B]</td>
<td style=" font-weight:bold;">opll1/eg/amphase_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][B]</td>
<td>opll1/eg/amphase_19_s0/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/amphase_19_s0</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C16[0][B]</td>
<td>opll1/eg/amphase_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.573%; route: 3.230, 82.525%; tC2Q: 0.231, 5.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/lastkey_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.228</td>
<td>3.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td style=" font-weight:bold;">opll1/eg/lastkey_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C16[0][A]</td>
<td>opll1/eg/lastkey_16_s0/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/lastkey_16_s0</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C16[0][A]</td>
<td>opll1/eg/lastkey_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.573%; route: 3.230, 82.525%; tC2Q: 0.231, 5.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.220</td>
<td>3.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[2][A]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C14[2][A]</td>
<td>opll1/eg/egphase_5_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_5_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C14[2][A]</td>
<td>opll1/eg/egphase_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.596%; route: 3.222, 82.490%; tC2Q: 0.231, 5.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.220</td>
<td>3.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C14[2][B]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C14[2][B]</td>
<td>opll1/eg/egphase_6_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_6_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C14[2][B]</td>
<td>opll1/eg/egphase_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.596%; route: 3.222, 82.490%; tC2Q: 0.231, 5.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.220</td>
<td>3.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[0][B]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_18_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[0][B]</td>
<td>opll1/eg/egphase_18_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_18_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C15[0][B]</td>
<td>opll1/eg/egphase_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.596%; route: 3.222, 82.490%; tC2Q: 0.231, 5.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.220</td>
<td>3.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C15[0][A]</td>
<td>opll1/eg/egphase_19_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_19_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C15[0][A]</td>
<td>opll1/eg/egphase_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.596%; route: 3.222, 82.490%; tC2Q: 0.231, 5.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.220</td>
<td>3.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C15[0][A]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[0][A]</td>
<td>opll1/eg/egphase_20_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_20_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C15[0][A]</td>
<td>opll1/eg/egphase_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.596%; route: 3.222, 82.490%; tC2Q: 0.231, 5.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/lastkey_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.220</td>
<td>3.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">opll1/eg/lastkey_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>opll1/eg/lastkey_15_s0/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/lastkey_15_s0</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>opll1/eg/lastkey_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.596%; route: 3.222, 82.490%; tC2Q: 0.231, 5.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/rslot_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.220</td>
<td>3.049</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17[1][A]</td>
<td style=" font-weight:bold;">opll1/eg/rslot_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[1][A]</td>
<td>opll1/eg/rslot_1_s0/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/rslot_1_s0</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C17[1][A]</td>
<td>opll1/eg/rslot_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.596%; route: 3.222, 82.490%; tC2Q: 0.231, 5.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.187</td>
<td>3.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][B]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[0][B]</td>
<td>opll1/eg/egphase_8_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_8_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C19[0][B]</td>
<td>opll1/eg/egphase_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.695%; route: 3.190, 82.342%; tC2Q: 0.231, 5.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.187</td>
<td>3.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[1][A]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[1][A]</td>
<td>opll1/eg/egphase_12_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_12_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C19[1][A]</td>
<td>opll1/eg/egphase_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.695%; route: 3.190, 82.342%; tC2Q: 0.231, 5.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.187</td>
<td>3.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>opll1/eg/egphase_17_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_17_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C19[2][B]</td>
<td>opll1/eg/egphase_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.695%; route: 3.190, 82.342%; tC2Q: 0.231, 5.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1006.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll1/eg/egphase_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6_gowin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1002.314</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>1002.545</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>1002.719</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>1003.172</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>1006.180</td>
<td>3.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C18[2][B]</td>
<td style=" font-weight:bold;">opll1/eg/egphase_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6_gowin</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>755</td>
<td>R52C53[2][A]</td>
<td>denoise6/data_out_s0/Q</td>
</tr>
<tr>
<td>1001.290</td>
<td>1.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C18[2][B]</td>
<td>opll1/eg/egphase_0_s1/CLK</td>
</tr>
<tr>
<td>1001.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>opll1/eg/egphase_0_s1</td>
</tr>
<tr>
<td>1001.220</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C18[2][B]</td>
<td>opll1/eg/egphase_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 29.483%; route: 1.632, 70.517%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.718%; route: 3.182, 82.306%; tC2Q: 0.231, 5.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.290, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.005</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C21[0][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C21[0][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C21[0][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.005, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.237</td>
<td>1.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C19[3][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>6.628</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R51C19[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>6.758</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[2][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.350</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C20[2][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>6.361</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C20[2][A]</td>
<td>psg1/env_inc_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 22.245%; route: 0.130, 7.400%; tC2Q: 1.237, 70.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.350, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.364</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>psg1/env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.240</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[2][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>6.631</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C20[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>6.770</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>6.353</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>6.364</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C20[0][A]</td>
<td>psg1/env_vol_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.353</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 22.086%; route: 0.140, 7.898%; tC2Q: 1.240, 70.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.353, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.127</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[3][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.518</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R51C19[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.645</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C21[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C21[1][A]</td>
<td>psg1/env_inc_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C21[1][A]</td>
<td>psg1/env_inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.768%; route: 0.127, 7.725%; tC2Q: 1.127, 68.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.127</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[3][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.518</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R51C19[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.648</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[0][A]</td>
<td>psg1/env_vol_0_s1/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_0_s1</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C20[0][A]</td>
<td>psg1/env_vol_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.725%; route: 0.130, 7.893%; tC2Q: 1.127, 68.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.127</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[3][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.518</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R51C19[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.648</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[0][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[0][B]</td>
<td>psg1/env_vol_3_s1/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C20[0][B]</td>
<td>psg1/env_vol_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.725%; route: 0.130, 7.893%; tC2Q: 1.127, 68.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.127</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[3][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.518</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R51C19[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.649</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[0][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[0][B]</td>
<td>psg1/env_vol_2_s1/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C19[0][B]</td>
<td>psg1/env_vol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.711%; route: 0.131, 7.947%; tC2Q: 1.127, 68.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.127</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[3][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.518</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R51C19[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.649</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[0][A]</td>
<td>psg1/env_vol_4_s1/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C19[0][A]</td>
<td>psg1/env_vol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.711%; route: 0.131, 7.947%; tC2Q: 1.127, 68.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.130</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[2][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.521</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R50C20[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.661</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[2][B]</td>
<td>psg1/env_vol_3_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C20[2][B]</td>
<td>psg1/env_vol_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 23.543%; route: 0.140, 8.419%; tC2Q: 1.130, 68.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.130</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[2][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.521</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R50C20[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.778</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C21[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C21[1][A]</td>
<td>psg1/env_vol_1_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C21[1][A]</td>
<td>psg1/env_vol_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.993%; route: 0.257, 14.447%; tC2Q: 1.130, 63.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.130</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[2][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.521</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R50C20[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.778</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C19[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C19[1][A]</td>
<td>psg1/env_vol_2_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C19[1][A]</td>
<td>psg1/env_vol_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.993%; route: 0.257, 14.447%; tC2Q: 1.130, 63.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.127</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[3][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>1.518</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R51C19[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>1.782</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C21[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C21[0][A]</td>
<td>psg1/env_vol_1_s1/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C21[0][A]</td>
<td>psg1/env_vol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.939%; route: 0.264, 14.827%; tC2Q: 1.127, 63.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.130</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[2][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.521</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R50C20[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.789</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C21[2][B]</td>
<td style=" font-weight:bold;">psg1/env_inc_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C21[2][B]</td>
<td>psg1/env_inc_s1/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C21[2][B]</td>
<td>psg1/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.855%; route: 0.268, 14.983%; tC2Q: 1.130, 63.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.130</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[2][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.521</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R50C20[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.801</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[1][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[1][B]</td>
<td>psg1/env_vol_0_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_0_s0</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C20[1][B]</td>
<td>psg1/env_vol_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 21.709%; route: 0.280, 15.553%; tC2Q: 1.130, 62.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>psg1/env_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1m8:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R50C18[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>1.130</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[2][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>1.521</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R50C20[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>1.915</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>134</td>
<td>R52C53[0][A]</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C19[2][B]</td>
<td>psg1/env_vol_4_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C19[2][B]</td>
<td>psg1/env_vol_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.418%; route: 0.394, 20.575%; tC2Q: 1.130, 59.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5558.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5557.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter1b/FF_D7_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.550</td>
<td>5555.550</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5556.225</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5557.396</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>5557.597</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>5557.722</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>5558.032</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>5558.506</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter1b/FF_D7_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.561</td>
<td>5555.561</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>5556.236</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>222</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>5557.540</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>filtro_fm/filter1b/FF_D7_24_s0/CLK</td>
</tr>
<tr>
<td>5557.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter1b/FF_D7_24_s0</td>
</tr>
<tr>
<td>5557.586</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C4[0][A]</td>
<td>filtro_fm/filter1b/FF_D7_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 27.907%; route: 0.600, 53.999%; tC2Q: 0.201, 18.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5558.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5557.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter1b/FF_D8_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.550</td>
<td>5555.550</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5556.225</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5557.396</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>5557.597</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>5557.722</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>5558.032</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>5558.511</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter1b/FF_D8_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.561</td>
<td>5555.561</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>5556.236</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>222</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>5557.540</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>filtro_fm/filter1b/FF_D8_20_s0/CLK</td>
</tr>
<tr>
<td>5557.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter1b/FF_D8_20_s0</td>
</tr>
<tr>
<td>5557.586</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>filtro_fm/filter1b/FF_D8_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 27.782%; route: 0.605, 54.204%; tC2Q: 0.201, 18.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5558.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5557.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter1b/FF_D8_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.550</td>
<td>5555.550</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5556.225</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5557.396</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>5557.597</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>5557.722</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>5558.032</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>5558.511</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter1b/FF_D8_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.561</td>
<td>5555.561</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>5556.236</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>222</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>5557.540</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>filtro_fm/filter1b/FF_D8_21_s0/CLK</td>
</tr>
<tr>
<td>5557.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter1b/FF_D8_21_s0</td>
</tr>
<tr>
<td>5557.586</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>filtro_fm/filter1b/FF_D8_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 27.782%; route: 0.605, 54.204%; tC2Q: 0.201, 18.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5558.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5557.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter1b/FF_D8_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.550</td>
<td>5555.550</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5556.225</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5557.396</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>5557.597</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>5557.722</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>5558.032</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>5558.511</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter1b/FF_D8_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.561</td>
<td>5555.561</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>5556.236</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>222</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>5557.540</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>filtro_fm/filter1b/FF_D8_25_s0/CLK</td>
</tr>
<tr>
<td>5557.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter1b/FF_D8_25_s0</td>
</tr>
<tr>
<td>5557.586</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>filtro_fm/filter1b/FF_D8_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 27.782%; route: 0.605, 54.204%; tC2Q: 0.201, 18.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5558.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5557.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter1b/FF_D8_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.550</td>
<td>5555.550</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5556.225</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5557.396</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>5557.597</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>5557.722</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>5558.032</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>5558.511</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter1b/FF_D8_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.561</td>
<td>5555.561</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>5556.236</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>222</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>5557.540</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>filtro_fm/filter1b/FF_D8_27_s0/CLK</td>
</tr>
<tr>
<td>5557.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter1b/FF_D8_27_s0</td>
</tr>
<tr>
<td>5557.586</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>filtro_fm/filter1b/FF_D8_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 27.782%; route: 0.605, 54.204%; tC2Q: 0.201, 18.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5558.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5557.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter1b/FF_D6_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.550</td>
<td>5555.550</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5556.225</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5557.396</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>5557.597</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>5557.722</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>5558.032</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>5558.511</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter1b/FF_D6_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.561</td>
<td>5555.561</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>5556.236</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>222</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>5557.540</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td>filtro_fm/filter1b/FF_D6_22_s0/CLK</td>
</tr>
<tr>
<td>5557.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter1b/FF_D6_22_s0</td>
</tr>
<tr>
<td>5557.586</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C4[1][A]</td>
<td>filtro_fm/filter1b/FF_D6_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 27.782%; route: 0.605, 54.204%; tC2Q: 0.201, 18.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5558.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5557.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter1b/FF_D3_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.550</td>
<td>5555.550</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5556.225</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5557.396</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>5557.597</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>5557.722</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>5558.032</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>5558.511</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter1b/FF_D3_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.561</td>
<td>5555.561</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>5556.236</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>222</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>5557.540</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td>filtro_fm/filter1b/FF_D3_21_s0/CLK</td>
</tr>
<tr>
<td>5557.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter1b/FF_D3_21_s0</td>
</tr>
<tr>
<td>5557.586</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C4[0][B]</td>
<td>filtro_fm/filter1b/FF_D3_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 27.782%; route: 0.605, 54.204%; tC2Q: 0.201, 18.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5558.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5557.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter1b/FF_D3_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.550</td>
<td>5555.550</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5556.225</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5557.396</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>5557.597</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>5557.722</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>5558.032</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>5558.511</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter1b/FF_D3_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.561</td>
<td>5555.561</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>5556.236</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>222</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>5557.540</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td>filtro_fm/filter1b/FF_D3_28_s0/CLK</td>
</tr>
<tr>
<td>5557.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter1b/FF_D3_28_s0</td>
</tr>
<tr>
<td>5557.586</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C4[1][B]</td>
<td>filtro_fm/filter1b/FF_D3_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 27.782%; route: 0.605, 54.204%; tC2Q: 0.201, 18.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5558.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5557.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter1b/FF_D2_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.550</td>
<td>5555.550</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5556.225</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5557.396</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>5557.597</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>5557.722</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>5558.032</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>5558.511</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" font-weight:bold;">filtro_fm/filter1b/FF_D2_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.561</td>
<td>5555.561</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>5556.236</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>222</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>5557.540</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>filtro_fm/filter1b/FF_D2_28_s0/CLK</td>
</tr>
<tr>
<td>5557.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter1b/FF_D2_28_s0</td>
</tr>
<tr>
<td>5557.586</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>filtro_fm/filter1b/FF_D2_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 27.782%; route: 0.605, 54.204%; tC2Q: 0.201, 18.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5558.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5557.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise5/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>filtro_fm/filter1b/FF_D8_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3m6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.550</td>
<td>5555.550</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5555.550</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>5556.225</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2686</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>5557.396</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>denoise5/data_out_s0/CLK</td>
</tr>
<tr>
<td>5557.597</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>265</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">denoise5/data_out_s0/Q</td>
</tr>
<tr>
<td>5557.722</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>reset_s2/I0</td>
</tr>
<tr>
<td>5558.032</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>1576</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">reset_s2/F</td>
</tr>
<tr>
<td>5558.517</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td style=" font-weight:bold;">filtro_fm/filter1b/FF_D8_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5555.561</td>
<td>5555.561</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3m6</td>
</tr>
<tr>
<td>5555.561</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/I</td>
</tr>
<tr>
<td>5556.236</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>222</td>
<td>IOR49[A]</td>
<td>ex_clk_3m6_ibuf/O</td>
</tr>
<tr>
<td>5557.540</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>filtro_fm/filter1b/FF_D8_19_s0/CLK</td>
</tr>
<tr>
<td>5557.575</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>filtro_fm/filter1b/FF_D8_19_s0</td>
</tr>
<tr>
<td>5557.586</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>filtro_fm/filter1b/FF_D8_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 36.596%; route: 1.170, 63.404%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 27.659%; route: 0.610, 54.407%; tC2Q: 0.201, 17.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.282</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1m8</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/ena_div_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>6.901</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/ena_div_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>11.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/ena_div_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.282</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1m8</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/ena_div_noise_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>6.901</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/ena_div_noise_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>11.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/ena_div_noise_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.282</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1m8</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/cnt_div_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>6.901</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/cnt_div_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>11.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/cnt_div_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.282</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1m8</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/noise_gen_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>6.901</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/noise_gen_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>11.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/noise_gen_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.282</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1m8</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/tone_gen_cnt[3]_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>6.901</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/tone_gen_cnt[3]_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>11.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/tone_gen_cnt[3]_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.282</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1m8</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/env_vol_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>6.901</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/env_vol_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>11.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/env_vol_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.282</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1m8</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/env_vol_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>6.901</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/env_vol_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>11.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/env_vol_1_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.282</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1m8</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/env_vol_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>6.901</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/env_vol_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>11.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/env_vol_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.282</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1m8</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/cnt_div_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>6.901</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/cnt_div_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>11.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/cnt_div_2_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.282</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.282</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_1m8</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/tone_gen_op_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>6.901</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/tone_gen_op_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_1m8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1m8_s0/Q</td>
</tr>
<tr>
<td>11.183</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/tone_gen_op_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2686</td>
<td>ex_clk_27m_d</td>
<td>-8.154</td>
<td>2.032</td>
</tr>
<tr>
<td>1576</td>
<td>reset_6</td>
<td>-5.194</td>
<td>3.740</td>
</tr>
<tr>
<td>913</td>
<td>n196_3</td>
<td>0.362</td>
<td>2.231</td>
</tr>
<tr>
<td>755</td>
<td>clk_3m6</td>
<td>-5.757</td>
<td>1.587</td>
</tr>
<tr>
<td>437</td>
<td>clk_360k</td>
<td>-0.605</td>
<td>2.299</td>
</tr>
<tr>
<td>324</td>
<td>clk_1m8</td>
<td>-0.117</td>
<td>1.751</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>31.982</td>
<td>2.174</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.569</td>
<td>1.042</td>
</tr>
<tr>
<td>265</td>
<td>busReset_n</td>
<td>-8.154</td>
<td>4.633</td>
</tr>
<tr>
<td>222</td>
<td>ex_clk_3m6_d</td>
<td>7.564</td>
<td>2.299</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C44</td>
<td>93.06%</td>
</tr>
<tr>
<td>R32C15</td>
<td>88.89%</td>
</tr>
<tr>
<td>R34C45</td>
<td>88.89%</td>
</tr>
<tr>
<td>R18C20</td>
<td>87.50%</td>
</tr>
<tr>
<td>R40C13</td>
<td>87.50%</td>
</tr>
<tr>
<td>R50C6</td>
<td>86.11%</td>
</tr>
<tr>
<td>R7C40</td>
<td>86.11%</td>
</tr>
<tr>
<td>R49C27</td>
<td>86.11%</td>
</tr>
<tr>
<td>R13C23</td>
<td>86.11%</td>
</tr>
<tr>
<td>R40C14</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {ex_clk_27m}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_3m6 -period 277.778 -waveform {0 138.889} [get_ports {ex_clk_3m6}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_135 -source [get_ports {ex_clk_27m}] -master_clock clk -divide_by 1 -multiply_by 5 -add [get_nets {vdp4/clk_135}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_sdramp -source [get_ports {ex_clk_27m}] -master_clock clk -divide_by 1 -multiply_by 4 -duty_cycle 50 -phase 180 -add [get_nets {vdp4/clk_sdramp}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_sdram -source [get_ports {ex_clk_27m}] -master_clock clk -divide_by 1 -multiply_by 4 -add [get_nets {vdp4/clk_sdram}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
