@verdi rc file Version 1.0
[General]
saveDB = TRUE
relativePath = FALSE
saveSingleView = FALSE
saveNWaveWinId = 
VerdiVersion = Verdi_O-2018.09-SP2
[KeyNote]
Line1 = Automatic Backup 0
Line2 = Save Open Database Information: Yes
Line3 = Path Option: Absolute Paths
Line4 = Windows Option: All Windows
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
Console = FALSE
powerDumped = 0
[hb]
postSimFile = /home/host/Project/finish/RV32IM/verify/script/top.fsdb
syncTime = 0
viewport = 1457 601 900 700 0 0 204 898
activeNode = "top_tb"
activeScope = "top_tb"
activeFile = "/home/host/Project/finish/RV32IM/verify/top_tb.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 0
baMode = False
srcLineNum = True
AutoWrap = True
IdentifyFalseLogic = False
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
powerAwareAnnot = True
amsAnnot = True
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "top_tb"
multipleSelection = 1 0 2 0 0
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.design]
importCmd = "+incdir+/include" "/home/host/Project/finish/RV32IM/verify/core/decoder.v" "/home/host/Project/finish/RV32IM/verify/core/decode.v" "/home/host/Project/finish/RV32IM/verify/core/frontend.v" "/home/host/Project/finish/RV32IM/verify/core/fetch.v" "/home/host\
/Project/finish/RV32IM/verify/core/define.v" "/home/host/Project/finish/RV32IM/verify/core/issue.v" "/home/host/Project/finish/RV32IM/verify/core/pipe_ctrl.v" "/home/host/Project/finish/RV32IM/verify/core/regfile.v" "/home/host/Project/finish/RV32IM/verify\
/core/core.v" "/home/host/Project/finish/RV32IM/verify/core/exec.v" "/home/host/Project/finish/RV32IM/verify/core/alu.v" "/home/host/Project/finish/RV32IM/verify/core/lsu.v" "/home/host/Project/finish/RV32IM/verify/core/multiplier.v" "/home/host/Project/fi\
nish/RV32IM/verify/core/divider.v" "/home/host/Project/finish/RV32IM/verify/core/bpu.v" "/home/host/Project/finish/RV32IM/verify/core/csr.v" "/home/host/Project/finish/RV32IM/verify/core/csr_regfile.v" "/home/host/Project/finish/RV32IM/verify/core/tcm_mem_\
ram.v" "/home/host/Project/finish/RV32IM/verify/core/tcm_mem.v" "/home/host/Project/finish/RV32IM/verify/perip/icache/icache_data_ram.v" "/home/host/Project/finish/RV32IM/verify/perip/icache/icache_tag_ram.v" "/home/host/Project/finish/RV32IM/verify/perip/\
icache/icache.v" "/home/host/Project/finish/RV32IM/verify/perip/mem/sram.v" "/home/host/Project/finish/RV32IM/verify/perip/mem/axi_if.v" "/home/host/Project/finish/RV32IM/verify/perip/mem/axi2mem.v" "/home/host/Project/finish/RV32IM/verify/top_tb.v" "/home\
/host/Project/finish/RV32IM/verify/top/top.v" 
invokeDir = /home/host/Project/finish/RV32IM/verify/script
[hb.sourceTab.1]
scope = top_tb
File = /home/host/Project/finish/RV32IM/verify/top_tb.v
Line = 1
[nMemoryManager]
WaveformFile = /home/host/Project/finish/RV32IM/verify/script/top.fsdb
UserActionNum = 0
nMemWindowNum = 0
[wave.0]
viewPort = 0 38 900 236 449 444
primaryWindow = TRUE
SessionFile = /home/host/Project/finish/RV32IM/verify/script/verdiLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSyncCursorMarker = FALSE
waveformSyncHorizontalRange = FALSE
waveformSyncVerticalscroll = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
