#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13e1d0440 .scope module, "tb_ren_conv_top_wrapper" "tb_ren_conv_top_wrapper" 2 5;
 .timescale 0 0;
P_0x13e1db8f0 .param/l "COL_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x13e1db930 .param/l "IMG_ADDR_WIDTH" 0 2 10, +C4<00000000000000000000000000001000>;
P_0x13e1db970 .param/l "IMG_BASE_ADDR" 0 2 134, C4<00110000000001000000000000000000>;
P_0x13e1db9b0 .param/l "IMG_SIZE" 0 2 12, +C4<00000000000000000000000011111111>;
P_0x13e1db9f0 .param/l "KERNEL_DEPTH" 0 2 14, +C4<00000000000000000000000000100000>;
P_0x13e1dba30 .param/l "KERN_BASE_ADDR" 0 2 135, C4<00110000000000100000000000000000>;
P_0x13e1dba70 .param/l "KERN_CNT_WIDTH" 0 2 9, +C4<00000000000000000000000000000011>;
P_0x13e1dbab0 .param/l "KERN_COL_WIDTH" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x13e1dbaf0 .param/l "LOADED_IMG_SIZE" 0 2 13, +C4<00000000000000000000000001010101>;
P_0x13e1dbb30 .param/l "NO_OF_INSTS" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x13e1dbb70 .param/l "REG_BASE_ADDR" 0 2 132, C4<00110000000000000000000000000000>;
P_0x13e1dbbb0 .param/l "RESULT_DEPTH" 0 2 15, +C4<00000000000000000000000001010101>;
P_0x13e1dbbf0 .param/l "RES_BASE_ADDR" 0 2 136, C4<00110000000000110000000000000000>;
P_0x13e1dbc30 .param/l "RSLT_ADDR_WIDTH" 0 2 11, +C4<00000000000000000000000000001000>;
P_0x13e1dbc70 .param/l "VERBOSE" 0 2 137, +C4<00000000000000000000000000000011>;
v0x12ce0dd60_0 .var "clk", 0 0;
v0x12ce0de10_0 .var "cols", 7 0;
v0x12ce0dec0_0 .var "en_max_pool", 0 0;
v0x12ce0df70_0 .var/i "i", 31 0;
v0x12ce0e020 .array "image", 85 0, 23 0;
v0x12ce0e100_0 .var/i "iter", 31 0;
v0x12ce0e1b0_0 .var "kern_addr_mode", 0 0;
v0x12ce0e250_0 .var "kern_cols", 2 0;
v0x12ce0e300 .array "kernels", 31 0, 23 0;
v0x12ce0e410_0 .var "kerns", 2 0;
v0x12ce0e4b0 .array "loaded_img", 255 0, 7 0;
v0x12ce0e550_0 .var "loaded_img_string", 511 0;
v0x12ce0e600_0 .var "mask", 2 0;
v0x12ce0e6b0_0 .var "reset", 0 0;
v0x12ce0e750 .array "result", 85 0, 19 0;
v0x12ce0e7f0_0 .var "result_cols", 7 0;
v0x12ce0e8a0 .array "result_sim", 85 0, 19 0;
v0x12ce0ea30_0 .var "shift", 3 0;
v0x12ce0eac0_0 .var "stride", 7 0;
v0x12ce0eb60_0 .var "wb_clk_i", 0 0;
v0x12ce0ebf0_0 .var "wb_rst_i", 0 0;
v0x12ce0ec80_0 .net "wbs_ack_o", 0 0, L_0x12ce0f300;  1 drivers
v0x12ce0ed30_0 .var "wbs_adr_i", 31 0;
v0x12ce0edc0_0 .var "wbs_cyc_i", 0 0;
v0x12ce0ee50_0 .var "wbs_dat_i", 31 0;
v0x12ce0eee0_0 .net "wbs_dat_o", 31 0, v0x12ce0cb70_0;  1 drivers
v0x12ce0ef70_0 .var "wbs_sel_i", 3 0;
v0x12ce0f000_0 .var "wbs_stb_i", 0 0;
v0x12ce0f090_0 .var "wbs_we_i", 0 0;
E_0x13e048f00 .event anyedge, v0x12ce0e6b0_0;
E_0x13e0450e0 .event anyedge, v0x12ce0dd60_0;
S_0x13e1cfc10 .scope task, "calculate_results" "calculate_results" 2 340, 2 340 0, S_0x13e1d0440;
 .timescale 0 0;
v0x13e1c40f0_0 .var/i "c", 31 0;
v0x13e19aa10 .array "conv_result", 85 0, 20 0;
v0x13e171330_0 .var/i "kc", 31 0;
v0x13e147b50_0 .var/i "ks", 31 0;
TD_tb_ren_conv_top_wrapper.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e147b50_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13e147b50_0;
    %load/vec4 v0x12ce0e410_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e1c40f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x13e1c40f0_0;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x13e1c40f0_0;
    %load/vec4 v0x13e147b50_0;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x13e19aa10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e171330_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x13e171330_0;
    %load/vec4 v0x12ce0e250_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x13e1c40f0_0;
    %load/vec4 v0x13e147b50_0;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13e19aa10, 4;
    %load/vec4 v0x12ce0e600_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v0x13e1c40f0_0;
    %load/vec4 v0x13e171330_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12ce0e020, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v0x13e147b50_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x12ce0e1b0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x13e171330_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12ce0e300, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x12ce0e600_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v0x13e1c40f0_0;
    %load/vec4 v0x13e171330_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12ce0e020, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v0x13e147b50_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x12ce0e1b0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x13e171330_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12ce0e300, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x12ce0e600_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v0x13e1c40f0_0;
    %load/vec4 v0x13e171330_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12ce0e020, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v0x13e147b50_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x12ce0e1b0_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x13e171330_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12ce0e300, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x13e1c40f0_0;
    %load/vec4 v0x13e147b50_0;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x13e19aa10, 4, 0;
    %load/vec4 v0x13e171330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13e171330_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x13e1c40f0_0;
    %load/vec4 v0x13e147b50_0;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %mul;
    %add;
    %load/vec4 v0x13e1c40f0_0;
    %load/vec4 v0x13e147b50_0;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13e19aa10, 4;
    %vpi_call 2 362 "$display", "conv_result[%2d] = %10d", S<1,vec4,u32>, S<0,vec4,u21> {2 0 0};
    %load/vec4 v0x13e1c40f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13e1c40f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x13e147b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13e147b50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x12ce0dec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e147b50_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x13e147b50_0;
    %load/vec4 v0x12ce0e410_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e1c40f0_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x13e1c40f0_0;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0x13e147b50_0;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x13e1c40f0_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13e19aa10, 4;
    %load/vec4 v0x13e147b50_0;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x13e1c40f0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13e19aa10, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x13e147b50_0;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x13e1c40f0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13e19aa10, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x13e147b50_0;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x13e1c40f0_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13e19aa10, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 20;
    %load/vec4 v0x13e147b50_0;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x13e1c40f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x12ce0e8a0, 4, 0;
    %load/vec4 v0x13e147b50_0;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x13e1c40f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %load/vec4 v0x13e147b50_0;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x13e1c40f0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12ce0e8a0, 4;
    %vpi_call 2 376 "$display", "result_sim[%0d] = %0d", S<1,vec4,u32>, S<0,vec4,u20> {2 0 0};
    %load/vec4 v0x13e1c40f0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x13e1c40f0_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0x13e147b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13e147b50_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e1c40f0_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x13e1c40f0_0;
    %load/vec4 v0x12ce0e7f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v0x13e1c40f0_0;
    %load/vec4a v0x13e19aa10, 4;
    %pad/u 20;
    %ix/getv/s 4, v0x13e1c40f0_0;
    %store/vec4a v0x12ce0e8a0, 4, 0;
    %vpi_call 2 383 "$display", "result_sim[%0d] = %0d", v0x13e1c40f0_0, &A<v0x12ce0e8a0, v0x13e1c40f0_0 > {0 0 0};
    %load/vec4 v0x13e1c40f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13e1c40f0_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_0x13e1b7100 .scope task, "compare_results" "compare_results" 2 307, 2 307 0, S_0x13e1d0440;
 .timescale 0 0;
v0x13e039250_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top_wrapper.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e039250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x12ce0df70_0;
    %load/vec4 v0x12ce0e7f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v0x12ce0df70_0;
    %load/vec4a v0x12ce0e750, 4;
    %ix/getv/s 4, v0x12ce0df70_0;
    %load/vec4a v0x12ce0e8a0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v0x13e039250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13e039250_0, 0, 32;
    %vpi_call 2 316 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v0x12ce0e750, v0x12ce0df70_0 >, &A<v0x12ce0e8a0, v0x12ce0df70_0 >, v0x12ce0df70_0, v0x13e039250_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 320 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v0x12ce0e750, v0x12ce0df70_0 >, &A<v0x12ce0e8a0, v0x12ce0df70_0 >, v0x12ce0df70_0 {0 0 0};
T_1.19 ;
    %load/vec4 v0x12ce0df70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x13e039250_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 2 324 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_0x13e1bb5d0 .scope task, "config_hw" "config_hw" 2 468, 2 468 0, S_0x13e1d0440;
 .timescale 0 0;
v0x13e026090_0 .var "cols_in", 7 0;
v0x13e0162e0_0 .var "en_max_pool_in", 0 0;
v0x13e1d75f0_0 .var "inst_no", 7 0;
v0x13e1d79e0_0 .var "kern_addr_mode_in", 0 0;
v0x13e1d7dd0_0 .var "kern_cols_in", 2 0;
v0x13e1d9400_0 .var "kerns_in", 2 0;
v0x13e1d9820_0 .var "mask_in", 2 0;
v0x13e12a340_0 .var "result_cols_in", 7 0;
v0x13e12a580_0 .var "shift_in", 3 0;
v0x13e128b70_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top_wrapper.config_hw ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x13e1d75f0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x12ce0d720_0, 0, 32;
    %load/vec4 v0x13e1d7dd0_0;
    %pad/u 32;
    %load/vec4 v0x13e026090_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13e1d9400_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13e128b70_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x12ce0d7b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12ce0d560;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x13e1d75f0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 8, 0, 32;
    %store/vec4 v0x12ce0d720_0, 0, 32;
    %load/vec4 v0x13e12a340_0;
    %pad/u 32;
    %load/vec4 v0x13e12a580_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13e1d79e0_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13e0162e0_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13e1d9820_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x12ce0d7b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12ce0d560;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x13e1d75f0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x12ce0d720_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x12ce0d7b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12ce0d560;
    %join;
    %end;
S_0x13e1ba7c0 .scope task, "config_test" "config_test" 2 214, 2 214 0, S_0x13e1d0440;
 .timescale 0 0;
v0x13e129170_0 .var "test_no", 31 0;
TD_tb_ren_conv_top_wrapper.config_test ;
    %load/vec4 v0x13e129170_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12ce0e250_0, 0, 3;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x12ce0de10_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12ce0e410_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12ce0eac0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce0e1b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12ce0ea30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce0dec0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x12ce0e600_0, 0, 3;
    %load/vec4 v0x12ce0dec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %load/vec4 v0x12ce0e410_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %load/vec4 v0x12ce0e410_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %pad/u 8;
    %store/vec4 v0x12ce0e7f0_0, 0, 8;
    %vpi_call 2 231 "$display", "--------------------------------------------------------------------------" {0 0 0};
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x13e129170_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12ce0e250_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x12ce0de10_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12ce0e410_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12ce0eac0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce0e1b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12ce0ea30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce0dec0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x12ce0e600_0, 0, 3;
    %load/vec4 v0x12ce0dec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %load/vec4 v0x12ce0e410_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %load/vec4 v0x12ce0e410_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/u 8;
    %store/vec4 v0x12ce0e7f0_0, 0, 8;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x13e129170_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12ce0e250_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x12ce0de10_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12ce0e410_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12ce0eac0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce0e1b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12ce0ea30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce0dec0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x12ce0e600_0, 0, 3;
    %load/vec4 v0x12ce0dec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %load/vec4 v0x12ce0e410_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %load/vec4 v0x12ce0e410_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/u 8;
    %store/vec4 v0x12ce0e7f0_0, 0, 8;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x13e129170_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12ce0e250_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x12ce0de10_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12ce0e410_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12ce0eac0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce0e1b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12ce0ea30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce0dec0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x12ce0e600_0, 0, 3;
    %load/vec4 v0x12ce0dec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %load/vec4 v0x12ce0e410_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0x12ce0de10_0;
    %pad/u 32;
    %load/vec4 v0x12ce0e410_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %pad/u 8;
    %store/vec4 v0x12ce0e7f0_0, 0, 8;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
    %vpi_call 2 270 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 2 271 "$display", "kern_cols        = %0d", v0x12ce0e250_0 {0 0 0};
    %vpi_call 2 272 "$display", "cols             = %0d", v0x12ce0de10_0 {0 0 0};
    %vpi_call 2 273 "$display", "kerns            = %0d", v0x12ce0e410_0 {0 0 0};
    %vpi_call 2 274 "$display", "stride           = %0d", v0x12ce0eac0_0 {0 0 0};
    %vpi_call 2 275 "$display", "kern_addr_mode   = %0d", v0x12ce0e1b0_0 {0 0 0};
    %vpi_call 2 276 "$display", "shift            = %0d", v0x12ce0ea30_0 {0 0 0};
    %vpi_call 2 277 "$display", "en_max_pool      = %0d", v0x12ce0dec0_0 {0 0 0};
    %vpi_call 2 278 "$display", "mask             = %0d", v0x12ce0e600_0 {0 0 0};
    %vpi_call 2 279 "$display", "result_cols      = %0d", v0x12ce0e7f0_0 {0 0 0};
    %vpi_call 2 280 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_0x13e1b8d40 .scope task, "load_data" "load_data" 2 389, 2 389 0, S_0x13e1d0440;
 .timescale 0 0;
TD_tb_ren_conv_top_wrapper.load_data ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3026479, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 774778670, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 774860142, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1769174111, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1651076655, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953653097, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852403303, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 791686964, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808466745, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x12ce0e550_0, 0, 512;
    %vpi_call 2 408 "$readmemb", v0x12ce0e550_0, v0x12ce0e4b0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
T_4.38 ;
    %load/vec4 v0x12ce0df70_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_4.39, 5;
    %load/vec4 v0x12ce0df70_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x12ce0e4b0, 4;
    %load/vec4 v0x12ce0df70_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x12ce0e4b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x12ce0df70_0;
    %load/vec4a v0x12ce0e4b0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ce0df70_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %store/vec4a v0x12ce0e020, 4, 0;
    %load/vec4 v0x12ce0df70_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %load/vec4 v0x12ce0df70_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x12ce0e020, 4;
    %parti/s 8, 16, 6;
    %load/vec4 v0x12ce0df70_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x12ce0e020, 4;
    %parti/s 8, 8, 5;
    %load/vec4 v0x12ce0df70_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x12ce0e020, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 420 "$display", "image[%2d] = %3d %3d %3d", S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x12ce0df70_0;
    %addi 3, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
    %jmp T_4.38;
T_4.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x12ce0df70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.41, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12ce0df70_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12ce0df70_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12ce0df70_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v0x12ce0df70_0;
    %store/vec4a v0x12ce0e300, 4, 0;
    %load/vec4 v0x12ce0df70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %end;
S_0x13e1b7fb0 .scope task, "poll_done" "poll_done" 2 284, 2 284 0, S_0x13e1d0440;
 .timescale 0 0;
v0x13e129380_0 .var/i "cnt", 31 0;
v0x13e1d4f30_0 .var "data_", 31 0;
v0x13e1d32e0_0 .var "inst_no", 7 0;
E_0x13e024e40 .event posedge, v0x12ce0dd60_0;
TD_tb_ren_conv_top_wrapper.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e1d4f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e129380_0, 0, 32;
T_5.42 ;
    %load/vec4 v0x13e1d4f30_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.43, 8;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x13e1d32e0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x12ce0d440_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x12ce0d250;
    %join;
    %load/vec4 v0x12ce0d4d0_0;
    %store/vec4 v0x13e1d4f30_0, 0, 32;
    %load/vec4 v0x13e129380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13e129380_0, 0, 32;
    %load/vec4 v0x13e129380_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.44, 5;
    %vpi_call 2 299 "$display", "Stuck in polling for done... Finishing" {0 0 0};
    %vpi_call 2 300 "$finish" {0 0 0};
T_5.44 ;
    %pushi/vec4 10, 0, 32;
T_5.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.47, 5;
    %jmp/1 T_5.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13e024e40;
    %jmp T_5.46;
T_5.47 ;
    %pop/vec4 1;
    %jmp T_5.42;
T_5.43 ;
    %end;
S_0x13e1a6d60 .scope task, "readback_results" "readback_results" 2 328, 2 328 0, S_0x13e1d0440;
 .timescale 0 0;
v0x13e1cc650_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.readback_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
T_6.48 ;
    %load/vec4 v0x12ce0df70_0;
    %load/vec4 v0x12ce0e7f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.49, 5;
    %pushi/vec4 805502976, 0, 32;
    %load/vec4 v0x13e1cc650_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12ce0df70_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x12ce0d440_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x12ce0d250;
    %join;
    %load/vec4 v0x12ce0d4d0_0;
    %pad/u 20;
    %ix/getv/s 4, v0x12ce0df70_0;
    %store/vec4a v0x12ce0e750, 4, 0;
    %pushi/vec4 805502976, 0, 32;
    %load/vec4 v0x13e1cc650_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12ce0df70_0;
    %muli 4, 0, 32;
    %add;
    %vpi_call 2 334 "$display", "addr = %4h ; result[%2d] --> %10d\012", S<0,vec4,u32>, v0x12ce0df70_0, &A<v0x12ce0e750, v0x12ce0df70_0 > {1 0 0};
    %load/vec4 v0x12ce0df70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
    %jmp T_6.48;
T_6.49 ;
    %end;
S_0x13e1a6530 .scope module, "ren_conv_top_wrapper_inst" "ren_conv_top_wrapper" 2 103, 3 3 0, S_0x13e1d0440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x13e1bc3b0 .param/l "COL_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x13e1bc3f0 .param/l "IMG_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x13e1bc430 .param/l "KERN_CNT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_0x13e1bc470 .param/l "KERN_COL_WIDTH" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x13e1bc4b0 .param/l "NO_OF_INSTS" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x13e1bc4f0 .param/l "RSLT_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000001000>;
L_0x12ce0f120 .functor OR 1, v0x13e13fc00_0, v0x13e1e39b0_0, C4<0>, C4<0>;
L_0x12ce0f210 .functor OR 1, L_0x12ce0f120, v0x13e1f5550_0, C4<0>, C4<0>;
L_0x12ce0f300 .functor OR 1, L_0x12ce0f210, v0x12ce0b250_0, C4<0>, C4<0>;
v0x12ce0c180_0 .net *"_ivl_0", 0 0, L_0x12ce0f120;  1 drivers
v0x12ce0c220_0 .net *"_ivl_2", 0 0, L_0x12ce0f210;  1 drivers
v0x12ce0c2c0_0 .var "addr_r", 1 0;
v0x12ce0c350_0 .net "wb_clk_i", 0 0, v0x12ce0eb60_0;  1 drivers
v0x12ce0c460_0 .net "wb_rst_i", 0 0, v0x12ce0ebf0_0;  1 drivers
v0x12ce0c570_0 .net "wbs_ack_o", 0 0, L_0x12ce0f300;  alias, 1 drivers
v0x12ce0c600_0 .net "wbs_ack_out_0", 0 0, v0x13e13fc00_0;  1 drivers
v0x12ce0c690_0 .net "wbs_ack_out_1", 0 0, v0x13e1e39b0_0;  1 drivers
v0x12ce0c720_0 .net "wbs_ack_out_2", 0 0, v0x13e1f5550_0;  1 drivers
v0x12ce0c830_0 .net "wbs_ack_out_3", 0 0, v0x12ce0b250_0;  1 drivers
v0x12ce0c8c0_0 .net "wbs_adr_i", 31 0, v0x12ce0ed30_0;  1 drivers
v0x12ce0c9d0_0 .net "wbs_cyc_i", 0 0, v0x12ce0edc0_0;  1 drivers
v0x12ce0cae0_0 .net "wbs_dat_i", 31 0, v0x12ce0ee50_0;  1 drivers
v0x12ce0cb70_0 .var "wbs_dat_o", 31 0;
v0x12ce0cc00_0 .net "wbs_dat_out_0", 31 0, L_0x12ce0fa20;  1 drivers
v0x12ce0cc90_0 .net "wbs_dat_out_1", 31 0, L_0x12ce13ab0;  1 drivers
v0x12ce0cd20_0 .net "wbs_dat_out_2", 31 0, L_0x12ce17f60;  1 drivers
v0x12ce0ceb0_0 .net "wbs_dat_out_3", 31 0, L_0x12ce1be80;  1 drivers
v0x12ce0cf40_0 .net "wbs_sel_i", 3 0, v0x12ce0ef70_0;  1 drivers
v0x12ce0cfd0_0 .net "wbs_stb_i", 0 0, v0x12ce0f000_0;  1 drivers
v0x12ce0d0e0_0 .net "wbs_we_i", 0 0, v0x12ce0f090_0;  1 drivers
E_0x13e0045d0/0 .event anyedge, v0x12ce0c2c0_0, v0x13e1b2710_0, v0x13e1e4360_0, v0x13e1f6080_0;
E_0x13e0045d0/1 .event anyedge, v0x12ce0bc00_0;
E_0x13e0045d0 .event/or E_0x13e0045d0/0, E_0x13e0045d0/1;
E_0x13e004800 .event posedge, v0x13e0c1290_0;
S_0x13e1824e0 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 3 67, 4 6 0, S_0x13e1a6530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x13e0561b0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x13e0561f0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x13e056230 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x13e056270 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x13e0562b0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110000>;
P_0x13e0562f0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x13e056330 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x13e056370 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_0x13e0563b0 .param/l "WBS_END_ADDR" 1 4 33, C4<010000>;
P_0x13e0563f0 .param/l "WBS_START_ADDR" 1 4 32, C4<10>;
L_0x12ce0f430 .functor BUFZ 1, v0x12ce0eb60_0, C4<0>, C4<0>, C4<0>;
L_0x12ce0f4a0 .functor BUFZ 1, v0x12ce0ebf0_0, C4<0>, C4<0>, C4<0>;
L_0x12ce0f860 .functor AND 1, L_0x12ce0f740, v0x12ce0edc0_0, C4<1>, C4<1>;
L_0x12ce0f930 .functor AND 1, L_0x12ce0f860, v0x12ce0f000_0, C4<1>, C4<1>;
L_0x12ce0fa20 .functor BUFZ 32, v0x13e14d350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12ce0fee0 .functor AND 1, L_0x12ce0fda0, L_0x12ce0f930, C4<1>, C4<1>;
L_0x12ce10010 .functor AND 1, L_0x12ce0fee0, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce104f0 .functor AND 1, L_0x12ce10380, L_0x12ce0f930, C4<1>, C4<1>;
L_0x12ce105b0 .functor AND 1, L_0x12ce104f0, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce10960 .functor AND 1, L_0x12ce10880, L_0x12ce0f930, C4<1>, C4<1>;
L_0x12ce10af0 .functor AND 1, L_0x12ce10960, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce10f40 .functor AND 1, L_0x12ce10e60, L_0x12ce0f930, C4<1>, C4<1>;
L_0x12ce11060 .functor AND 1, L_0x12ce10f40, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce12620 .functor OR 1, L_0x12ce0f4a0, L_0x12ce113f0, C4<0>, C4<0>;
L_0x12ce12fb0 .functor NOT 1, v0x13e155710_0, C4<0>, C4<0>, C4<0>;
L_0x12ce132c0 .functor AND 1, v0x13e19ab80_0, L_0x12ce12fb0, C4<1>, C4<1>;
L_0x130040058 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x13e165e00_0 .net/2u *"_ivl_10", 32 0, L_0x130040058;  1 drivers
v0x13e154b30_0 .net *"_ivl_105", 13 0, L_0x12ce12ca0;  1 drivers
L_0x130040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13e154bc0_0 .net *"_ivl_111", 1 0, L_0x130040370;  1 drivers
v0x13e13e000_0 .net *"_ivl_113", 0 0, L_0x12ce12fb0;  1 drivers
v0x13e13e090_0 .net *"_ivl_118", 13 0, L_0x12ce133c0;  1 drivers
v0x13e13cc30_0 .net *"_ivl_12", 0 0, L_0x12ce0f740;  1 drivers
v0x13e13ccc0_0 .net *"_ivl_14", 0 0, L_0x12ce0f860;  1 drivers
v0x13e13c590_0 .net *"_ivl_23", 1 0, L_0x12ce0fb70;  1 drivers
v0x13e13c620_0 .net *"_ivl_24", 31 0, L_0x12ce0fc10;  1 drivers
L_0x1300400a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e0d3ae0_0 .net *"_ivl_27", 29 0, L_0x1300400a0;  1 drivers
L_0x1300400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e0d3b70_0 .net/2u *"_ivl_28", 31 0, L_0x1300400e8;  1 drivers
v0x13e0bbad0_0 .net *"_ivl_30", 0 0, L_0x12ce0fda0;  1 drivers
v0x13e0bbb60_0 .net *"_ivl_32", 0 0, L_0x12ce0fee0;  1 drivers
v0x13e1d20f0_0 .net *"_ivl_37", 2 0, L_0x12ce100c0;  1 drivers
v0x13e1d2180_0 .net *"_ivl_38", 31 0, L_0x12ce102a0;  1 drivers
L_0x130040130 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1c9860_0 .net *"_ivl_41", 28 0, L_0x130040130;  1 drivers
L_0x130040178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13e1c98f0_0 .net/2u *"_ivl_42", 31 0, L_0x130040178;  1 drivers
v0x13e1bc1a0_0 .net *"_ivl_44", 0 0, L_0x12ce10380;  1 drivers
v0x13e1bc230_0 .net *"_ivl_46", 0 0, L_0x12ce104f0;  1 drivers
v0x13e1bac40_0 .net *"_ivl_5", 7 0, L_0x12ce0f510;  1 drivers
v0x13e1bacd0_0 .net *"_ivl_51", 1 0, L_0x12ce10660;  1 drivers
v0x13e1b9f10_0 .net *"_ivl_52", 31 0, L_0x12ce10700;  1 drivers
L_0x1300401c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1b9fa0_0 .net *"_ivl_55", 29 0, L_0x1300401c0;  1 drivers
L_0x130040208 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13e1b9870_0 .net/2u *"_ivl_56", 31 0, L_0x130040208;  1 drivers
v0x13e1b9900_0 .net *"_ivl_58", 0 0, L_0x12ce10880;  1 drivers
v0x13e1a8a10_0 .net *"_ivl_6", 32 0, L_0x12ce0f5b0;  1 drivers
v0x13e1a8aa0_0 .net *"_ivl_60", 0 0, L_0x12ce10960;  1 drivers
v0x13e1a0180_0 .net *"_ivl_65", 1 0, L_0x12ce10c60;  1 drivers
v0x13e1a0210_0 .net *"_ivl_66", 31 0, L_0x12ce10d00;  1 drivers
L_0x130040250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e192ac0_0 .net *"_ivl_69", 29 0, L_0x130040250;  1 drivers
L_0x130040298 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13e192b50_0 .net/2u *"_ivl_70", 31 0, L_0x130040298;  1 drivers
v0x13e191560_0 .net *"_ivl_72", 0 0, L_0x12ce10e60;  1 drivers
v0x13e1915f0_0 .net *"_ivl_74", 0 0, L_0x12ce10f40;  1 drivers
v0x13e107b80_0 .net *"_ivl_83", 5 0, L_0x12ce12810;  1 drivers
L_0x1300402e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13e107c10_0 .net *"_ivl_87", 1 0, L_0x1300402e0;  1 drivers
L_0x130040010 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e190830_0 .net *"_ivl_9", 24 0, L_0x130040010;  1 drivers
v0x13e1908c0_0 .net *"_ivl_90", 5 0, L_0x12ce129e0;  1 drivers
L_0x130040328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13e190190_0 .net *"_ivl_94", 1 0, L_0x130040328;  1 drivers
v0x13e190220_0 .net *"_ivl_99", 13 0, L_0x12ce12a80;  1 drivers
v0x13e17f330_0 .net "accum_ovrflow", 0 0, v0x13e1631f0_0;  1 drivers
v0x13e17f3c0_0 .net "clk", 0 0, L_0x12ce0f430;  1 drivers
v0x13e176aa0_0 .net "cols", 7 0, L_0x12ce11630;  1 drivers
v0x13e176b30_0 .net "data_out_regs", 31 0, v0x13e1bf3c0_0;  1 drivers
v0x13e1693e0_0 .net "data_out_result", 19 0, v0x13e166410_0;  1 drivers
v0x13e169470_0 .net "done", 0 0, v0x13e155710_0;  1 drivers
v0x13e167e80_0 .net "en_max_pool", 0 0, L_0x12ce11d20;  1 drivers
v0x13e167f10_0 .net "img_addr", 7 0, v0x13e1d1420_0;  1 drivers
v0x13e167150_0 .net "img_data", 23 0, v0x13e177ef0_0;  1 drivers
v0x13e1671e0_0 .net "kern_addr", 5 0, v0x13e1c5010_0;  1 drivers
v0x13e166ab0_0 .net "kern_addr_mode", 0 0, L_0x12ce11ba0;  1 drivers
v0x13e166b40_0 .net "kern_cols", 2 0, L_0x12ce11510;  1 drivers
v0x13e155b50_0 .net "kern_data", 23 0, v0x13e16daa0_0;  1 drivers
v0x13e155be0_0 .net "kerns", 2 0, L_0x12ce117d0;  1 drivers
v0x13e14d2c0_0 .net "mask", 2 0, L_0x12ce11dc0;  1 drivers
v0x13e14d350_0 .var "rdata", 31 0;
v0x13e13fc00_0 .var "ready", 0 0;
v0x13e13fc90_0 .net "reset", 0 0, L_0x12ce0f4a0;  1 drivers
v0x13e13e6a0_0 .net "result_addr", 7 0, v0x13e1bb3e0_0;  1 drivers
v0x13e13e730_0 .net "result_cols", 7 0, L_0x12ce11990;  1 drivers
v0x13e13d970_0 .net "result_data", 19 0, v0x13e193320_0;  1 drivers
v0x13e13da00_0 .net "result_valid", 0 0, v0x13e19ab80_0;  1 drivers
v0x13e13d2d0_0 .net "shift", 3 0, L_0x12ce11a80;  1 drivers
v0x13e0f12b0_0 .net "soft_reset", 0 0, L_0x12ce113f0;  1 drivers
v0x13e0f1340_0 .net "start", 0 0, L_0x12ce11350;  1 drivers
v0x13e0d92a0_0 .net "stride", 7 0, L_0x12ce118f0;  1 drivers
v0x13e0d9330_0 .net "valid", 0 0, L_0x12ce0f930;  1 drivers
v0x13e0c1290_0 .net "wb_clk_i", 0 0, v0x12ce0eb60_0;  alias, 1 drivers
v0x13e0c1320_0 .net "wb_rst_i", 0 0, v0x12ce0ebf0_0;  alias, 1 drivers
v0x13e12f060_0 .net "wbs_ack_o", 0 0, v0x13e13fc00_0;  alias, 1 drivers
v0x13e12f0f0_0 .net "wbs_adr_i", 31 0, v0x12ce0ed30_0;  alias, 1 drivers
v0x13e1b3fc0_0 .net "wbs_cyc_i", 0 0, v0x12ce0edc0_0;  alias, 1 drivers
v0x13e1b4050_0 .net "wbs_dat_i", 31 0, v0x12ce0ee50_0;  alias, 1 drivers
v0x13e1b2710_0 .net "wbs_dat_o", 31 0, L_0x12ce0fa20;  alias, 1 drivers
v0x13e1b27a0_0 .net "wbs_sel_i", 3 0, v0x12ce0ef70_0;  alias, 1 drivers
v0x13e1b0e60_0 .net "wbs_stb_i", 0 0, v0x12ce0f000_0;  alias, 1 drivers
v0x13e1b0ef0_0 .net "wbs_we_i", 0 0, v0x12ce0f090_0;  alias, 1 drivers
v0x13e1af590_0 .net "we_img_ram", 0 0, L_0x12ce105b0;  1 drivers
v0x13e1af620_0 .net "we_kern_ram", 0 0, L_0x12ce10af0;  1 drivers
v0x13e1ad600_0 .net "we_regs", 0 0, L_0x12ce10010;  1 drivers
v0x13e1ad690_0 .net "we_res_ram", 0 0, L_0x12ce11060;  1 drivers
L_0x12ce0f510 .part v0x12ce0ed30_0, 24, 8;
L_0x12ce0f5b0 .concat [ 8 25 0 0], L_0x12ce0f510, L_0x130040010;
L_0x12ce0f740 .cmp/eq 33, L_0x12ce0f5b0, L_0x130040058;
L_0x12ce0fb70 .part v0x12ce0ed30_0, 16, 2;
L_0x12ce0fc10 .concat [ 2 30 0 0], L_0x12ce0fb70, L_0x1300400a0;
L_0x12ce0fda0 .cmp/eq 32, L_0x12ce0fc10, L_0x1300400e8;
L_0x12ce100c0 .part v0x12ce0ed30_0, 16, 3;
L_0x12ce102a0 .concat [ 3 29 0 0], L_0x12ce100c0, L_0x130040130;
L_0x12ce10380 .cmp/eq 32, L_0x12ce102a0, L_0x130040178;
L_0x12ce10660 .part v0x12ce0ed30_0, 16, 2;
L_0x12ce10700 .concat [ 2 30 0 0], L_0x12ce10660, L_0x1300401c0;
L_0x12ce10880 .cmp/eq 32, L_0x12ce10700, L_0x130040208;
L_0x12ce10c60 .part v0x12ce0ed30_0, 16, 2;
L_0x12ce10d00 .concat [ 2 30 0 0], L_0x12ce10c60, L_0x130040250;
L_0x12ce10e60 .cmp/eq 32, L_0x12ce10d00, L_0x130040298;
L_0x12ce11f50 .part v0x12ce0ed30_0, 2, 2;
L_0x12ce12810 .part L_0x12ce118f0, 0, 6;
L_0x12ce12940 .concat [ 6 2 0 0], L_0x12ce12810, L_0x1300402e0;
L_0x12ce129e0 .part L_0x12ce11990, 0, 6;
L_0x12ce12b20 .concat [ 6 2 0 0], L_0x12ce129e0, L_0x130040328;
L_0x12ce12c00 .part v0x12ce0ee50_0, 0, 24;
L_0x12ce12a80 .part v0x12ce0ed30_0, 2, 14;
L_0x12ce12d50 .part L_0x12ce12a80, 0, 8;
L_0x12ce12ef0 .part v0x12ce0ee50_0, 0, 24;
L_0x12ce12ca0 .part v0x12ce0ed30_0, 2, 14;
L_0x12ce13080 .part L_0x12ce12ca0, 0, 8;
L_0x12ce13140 .concat [ 6 2 0 0], v0x13e1c5010_0, L_0x130040370;
L_0x12ce133c0 .part v0x12ce0ed30_0, 2, 14;
L_0x12ce13460 .part L_0x12ce133c0, 0, 8;
S_0x13e18da20 .scope module, "cfg_regs_inst" "regs" 4 100, 5 3 0, S_0x13e1824e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x13e056430 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x13e1d1cb0_0 .net *"_ivl_6", 29 0, L_0x12ce110d0;  1 drivers
v0x13e1d0c90_0 .net "accum_ovrflow", 0 0, v0x13e1631f0_0;  alias, 1 drivers
v0x13e1ab850_0 .net "addr", 1 0, L_0x12ce11f50;  1 drivers
v0x13e1a9c00_0 .net "clk", 0 0, L_0x12ce0f430;  alias, 1 drivers
v0x13e1a2f70_0 .net "cols", 7 0, L_0x12ce11630;  alias, 1 drivers
v0x13e1a5130_0 .net "data_in", 31 0, v0x12ce0ee50_0;  alias, 1 drivers
v0x13e1a0fa0_0 .net "data_out", 31 0, v0x13e1bf3c0_0;  alias, 1 drivers
v0x13e1a15d0_0 .net "done", 0 0, v0x13e155710_0;  alias, 1 drivers
v0x13e1a1c60_0 .net "en_max_pool", 0 0, L_0x12ce11d20;  alias, 1 drivers
v0x13e19ee30_0 .net "kern_addr_mode", 0 0, L_0x12ce11ba0;  alias, 1 drivers
v0x13e19fae0_0 .net "kern_cols", 2 0, L_0x12ce11510;  alias, 1 drivers
v0x13e1940e0_0 .net "kerns", 2 0, L_0x12ce117d0;  alias, 1 drivers
v0x13e194820_0 .net "mask", 2 0, L_0x12ce11dc0;  alias, 1 drivers
v0x13e194e60 .array "regs", 4 0;
v0x13e194e60_0 .net v0x13e194e60 0, 31 0, v0x13e1cd590_0; 1 drivers
v0x13e194e60_1 .net v0x13e194e60 1, 31 0, v0x13e1c91c0_0; 1 drivers
v0x13e194e60_2 .net v0x13e194e60 2, 31 0, v0x13e1bd7c0_0; 1 drivers
v0x13e194e60_3 .net v0x13e194e60 3, 31 0, v0x13e1be540_0; 1 drivers
o0x130008a00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e194e60_4 .net v0x13e194e60 4, 31 0, o0x130008a00; 0 drivers
v0x13e195ce0_0 .net "reset", 0 0, L_0x12ce0f4a0;  alias, 1 drivers
v0x13e196500_0 .net "result_cols", 7 0, L_0x12ce11990;  alias, 1 drivers
v0x13e196b80_0 .net "shift", 3 0, L_0x12ce11a80;  alias, 1 drivers
v0x13e197180_0 .net "soft_reset", 0 0, L_0x12ce113f0;  alias, 1 drivers
v0x13e197920_0 .net "start", 0 0, L_0x12ce11350;  alias, 1 drivers
v0x13e198a20_0 .net "stride", 7 0, L_0x12ce118f0;  alias, 1 drivers
v0x13e199440_0 .net "wr_en", 0 0, L_0x12ce10010;  alias, 1 drivers
L_0x12ce110d0 .part v0x13e1cd590_0, 2, 30;
L_0x12ce111b0 .concat [ 1 1 30 0], v0x13e155710_0, v0x13e1631f0_0, L_0x12ce110d0;
L_0x12ce11350 .part v0x13e1cd590_0, 2, 1;
L_0x12ce113f0 .part v0x13e1cd590_0, 3, 1;
L_0x12ce11510 .part v0x13e1c91c0_0, 0, 3;
L_0x12ce11630 .part v0x13e1c91c0_0, 8, 8;
L_0x12ce117d0 .part v0x13e1c91c0_0, 16, 3;
L_0x12ce118f0 .part v0x13e1c91c0_0, 24, 8;
L_0x12ce11990 .part v0x13e1bd7c0_0, 0, 8;
L_0x12ce11a80 .part v0x13e1bd7c0_0, 8, 4;
L_0x12ce11ba0 .part v0x13e1bd7c0_0, 16, 1;
L_0x12ce11d20 .part v0x13e1bd7c0_0, 17, 1;
L_0x12ce11dc0 .part v0x13e1bd7c0_0, 18, 3;
S_0x13e191ef0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 1 0, S_0x13e18da20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x13e1ca680 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
v0x13e1c7af0_0 .net "addr", 1 0, L_0x12ce11f50;  alias, 1 drivers
v0x13e1c8510_0 .net "clk", 0 0, L_0x12ce0f430;  alias, 1 drivers
v0x13e1cd590_0 .var "ctrl0", 31 0;
v0x13e1c91c0_0 .var "ctrl1", 31 0;
v0x13e1bd7c0_0 .var "ctrl2", 31 0;
v0x13e1be540_0 .var "ctrl3", 31 0;
v0x13e1bed80_0 .net "data_in", 31 0, v0x12ce0ee50_0;  alias, 1 drivers
v0x13e1bf3c0_0 .var "data_out", 31 0;
v0x13e1bfbe0_0 .net "reset", 0 0, L_0x12ce0f4a0;  alias, 1 drivers
v0x13e1c0860_0 .net "status0", 31 0, L_0x12ce111b0;  1 drivers
v0x13e1c1000_0 .net "status1", 31 0, v0x13e1c91c0_0;  alias, 1 drivers
v0x13e1bdf00_0 .net "status2", 31 0, v0x13e1bd7c0_0;  alias, 1 drivers
v0x13e1c2100_0 .net "status3", 31 0, v0x13e1be540_0;  alias, 1 drivers
v0x13e1c2b20_0 .net "wr_en", 0 0, L_0x12ce10010;  alias, 1 drivers
E_0x13e1cb340/0 .event anyedge, v0x13e1c7af0_0, v0x13e1c0860_0, v0x13e1c91c0_0, v0x13e1bd7c0_0;
E_0x13e1cb340/1 .event anyedge, v0x13e1be540_0;
E_0x13e1cb340 .event/or E_0x13e1cb340/0, E_0x13e1cb340/1;
E_0x13e1cb380 .event posedge, v0x13e1c8510_0;
S_0x13e1910e0 .scope module, "img_dffram" "dffram" 4 162, 7 1 0, S_0x13e1824e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13e1ce810 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13e1ce850 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13e182170_0 .net "adr_r", 7 0, v0x13e1d1420_0;  alias, 1 drivers
v0x13e180520_0 .net "adr_w", 7 0, L_0x12ce12d50;  1 drivers
v0x13e179890_0 .net "clk", 0 0, L_0x12ce0f430;  alias, 1 drivers
v0x13e17a7d0_0 .net "dat_i", 23 0, L_0x12ce12c00;  1 drivers
v0x13e17ba50_0 .var "dat_o", 23 0;
v0x13e177ef0_0 .var "dat_o2", 23 0;
v0x13e178580 .array "r", 255 0, 23 0;
v0x13e174d30_0 .net "we", 0 0, L_0x12ce105b0;  alias, 1 drivers
S_0x13e18f660 .scope module, "kerns_dffram" "dffram" 4 178, 7 1 0, S_0x13e1824e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13e176400 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13e176440 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13e16b780_0 .net "adr_r", 7 0, L_0x12ce13140;  1 drivers
v0x13e16bfc0_0 .net "adr_w", 7 0, L_0x12ce13080;  1 drivers
v0x13e16c600_0 .net "clk", 0 0, L_0x12ce0f430;  alias, 1 drivers
v0x13e16ce20_0 .net "dat_i", 23 0, L_0x12ce12ef0;  1 drivers
v0x13e16d4a0_0 .var "dat_o", 23 0;
v0x13e16daa0_0 .var "dat_o2", 23 0;
v0x13e16e240 .array "r", 255 0, 23 0;
v0x13e16f340_0 .net "we", 0 0, L_0x12ce10af0;  alias, 1 drivers
S_0x13e18e8d0 .scope module, "ren_conv_inst" "ren_conv" 4 132, 8 4 0, S_0x13e1824e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x13e050390 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x13e0503d0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x13e050410 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x13e050450 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x13e050490 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x13e0504d0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x13e050510 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x13e050550 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x13e050590 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x13e148820_0 .net "accum_ovrflow", 0 0, v0x13e1631f0_0;  alias, 1 drivers
v0x13e1b65b0_0 .net "clk", 0 0, L_0x12ce0f430;  alias, 1 drivers
v0x13e1b6640_0 .net "clr_col_cnt", 0 0, v0x13e145b60_0;  1 drivers
v0x13e18ced0_0 .net "clr_k_col_cnt", 0 0, v0x13e140ac0_0;  1 drivers
v0x13e18cf60_0 .net "cols", 7 0, L_0x12ce11630;  alias, 1 drivers
v0x13e1637f0_0 .net "done", 0 0, v0x13e155710_0;  alias, 1 drivers
v0x13e163880_0 .net "en_max_pool", 0 0, L_0x12ce11d20;  alias, 1 drivers
v0x13e13a010_0 .net "img_addr", 7 0, v0x13e1d1420_0;  alias, 1 drivers
v0x13e13a0a0_0 .net "img_data", 23 0, v0x13e177ef0_0;  alias, 1 drivers
v0x13e1abc10_0 .net "kern_addr", 5 0, v0x13e1c5010_0;  alias, 1 drivers
v0x13e1abca0_0 .net "kern_addr_mode", 0 0, L_0x12ce11ba0;  alias, 1 drivers
v0x13e1ba5a0_0 .net "kern_cols", 2 0, L_0x12ce11510;  alias, 1 drivers
v0x13e1ba630_0 .net "kern_data", 23 0, v0x13e16daa0_0;  alias, 1 drivers
v0x13e1b91d0_0 .net "kerns", 2 0, L_0x12ce117d0;  alias, 1 drivers
v0x13e1b9260_0 .net "mask", 2 0, L_0x12ce11dc0;  alias, 1 drivers
v0x13e1b8b30_0 .net "reset", 0 0, L_0x12ce12620;  1 drivers
v0x13e1b8bc0_0 .net "result_addr", 7 0, v0x13e1bb3e0_0;  alias, 1 drivers
v0x13e1827a0_0 .net "result_cols", 7 0, L_0x12ce12b20;  1 drivers
v0x13e182830_0 .net "result_data", 19 0, v0x13e193320_0;  alias, 1 drivers
v0x13e190ec0_0 .net "result_valid", 0 0, v0x13e19ab80_0;  alias, 1 drivers
v0x13e190f50_0 .net "shift", 3 0, L_0x12ce11a80;  alias, 1 drivers
v0x13e18faf0_0 .net "start", 0 0, L_0x12ce11350;  alias, 1 drivers
v0x13e18fb80_0 .net "stride", 7 0, L_0x12ce12940;  1 drivers
S_0x13e17d680 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x13e18e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x13e1d10d0 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x13e1d1110 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x13e1d1150 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x13e1d1190 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x13e1d11d0 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x13e144a60_0 .net "clk", 0 0, L_0x12ce0f430;  alias, 1 drivers
v0x13e145b60_0 .var "clr_col_cnt", 0 0;
v0x13e146580_0 .var "clr_img_addr", 0 0;
v0x13e1470e0_0 .var "clr_img_st", 0 0;
v0x13e140ac0_0 .var "clr_k_col_cnt", 0 0;
v0x13e1546f0_0 .var "clr_kerns_cnt", 0 0;
v0x13e1db4f0_0 .net "clr_kerns_cnt_d", 7 0, v0x13e143640_0;  1 drivers
v0x13e018790_0 .var "clr_result_addr", 0 0;
v0x13e129be0_0 .var "col_cnt", 7 0;
v0x13e1ab320_0 .net "cols", 7 0, L_0x12ce11630;  alias, 1 drivers
v0x13e155710_0 .var "done", 0 0;
v0x13e181c40_0 .var "en_col_cnt", 0 0;
v0x13e158460_0 .var "en_img_addr", 0 0;
v0x13e007af0_0 .var "en_img_st", 0 0;
v0x13e158950_0 .var "en_k_col_cnt", 0 0;
v0x13e1bca00_0 .var "en_kerns_cnt", 0 0;
v0x13e1d3da0_0 .net "en_result_addr", 0 0, v0x13e19ab80_0;  alias, 1 drivers
v0x13e1d1420_0 .var "img_addr", 7 0;
v0x13e1d4a00_0 .var "img_st", 7 0;
v0x13e1c5820_0 .var "k_col_cnt", 2 0;
v0x13e1c5010_0 .var "kern_addr", 5 0;
v0x13e1c4570_0 .net "kern_addr_mode", 0 0, L_0x12ce11ba0;  alias, 1 drivers
v0x13e1c5b30_0 .net "kern_cols", 2 0, L_0x12ce11510;  alias, 1 drivers
v0x13e1c4260_0 .net "kerns", 2 0, L_0x12ce117d0;  alias, 1 drivers
v0x13e1b74a0_0 .var "kerns_cnt", 2 0;
v0x13e1bbb40_0 .net "reset", 0 0, L_0x12ce12620;  alias, 1 drivers
v0x13e1bb3e0_0 .var "result_addr", 7 0;
v0x13e1b68d0_0 .net "result_cols", 7 0, L_0x12ce12b20;  alias, 1 drivers
v0x13e1b84a0_0 .net "start", 0 0, L_0x12ce11350;  alias, 1 drivers
v0x13e1b7de0_0 .var "start_d", 0 0;
v0x13e1b7a10_0 .var "start_pedge", 0 0;
v0x13e1b7740_0 .net "stride", 7 0, L_0x12ce12940;  alias, 1 drivers
E_0x13e14e710 .event anyedge, v0x13e1bb3e0_0, v0x13e1b68d0_0, v0x13e1d3da0_0;
E_0x13e14e750 .event anyedge, v0x13e197920_0, v0x13e1b7de0_0;
E_0x13e14eda0 .event anyedge, v0x13e19ee30_0, v0x13e1b74a0_0, v0x13e1c5820_0;
E_0x13e14ee00 .event anyedge, v0x13e197920_0;
E_0x13e14b550 .event anyedge, v0x13e140ac0_0;
E_0x13e14bf70 .event anyedge, v0x13e145b60_0;
E_0x13e14bfb0 .event anyedge, v0x13e1b74a0_0, v0x13e1940e0_0, v0x13e1bca00_0;
E_0x13e14cc60 .event anyedge, v0x13e129be0_0, v0x13e1a2f70_0, v0x13e181c40_0;
E_0x13e141220 .event anyedge, v0x13e1c5820_0, v0x13e19fae0_0, v0x13e197920_0;
S_0x13e17ce50 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x13e17d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13e14cc20 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13e142e20_0 .net "clk", 0 0, L_0x12ce0f430;  alias, 1 drivers
v0x13e143640_0 .var "par_out", 7 0;
v0x13e143cc0_0 .net "reset", 0 0, L_0x12ce12620;  alias, 1 drivers
v0x13e1442c0_0 .net "ser_in", 0 0, v0x13e1546f0_0;  1 drivers
S_0x13e164340 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x13e18e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x13e0bd8c0 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x13e0bd900 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x13e0bd940 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x13e0bd980 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x13e0bd9c0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x13e0bda00 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x13e0bda40 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x13e13af90 .functor OR 1, L_0x12ce12620, L_0x12ce12430, C4<0>, C4<0>;
L_0x12ce12570 .functor AND 1, v0x13e149280_0, L_0x12ce124d0, C4<1>, C4<1>;
v0x13e164980_0 .net *"_ivl_13", 0 0, L_0x12ce12430;  1 drivers
v0x13e163500_0 .net *"_ivl_17", 0 0, L_0x12ce124d0;  1 drivers
v0x13e1631f0_0 .var "accum_ovrflow", 0 0;
v0x13e152df0_0 .net "clk", 0 0, L_0x12ce0f430;  alias, 1 drivers
v0x13e140460_0 .net "clr_col_cnt", 0 0, v0x13e145b60_0;  alias, 1 drivers
v0x13e157800_0 .net "clr_col_cnt_d", 7 0, v0x13e180fe0_0;  1 drivers
v0x13e155ea0_0 .net "clr_k_col_cnt", 0 0, v0x13e140ac0_0;  alias, 1 drivers
v0x13e154e80_0 .net "clr_k_col_cnt_d", 2 0, v0x13e172250_0;  1 drivers
v0x13e149280_0 .var "clr_mult_accum", 0 0;
v0x13e148a70_0 .net "en_max_pool", 0 0, L_0x12ce11d20;  alias, 1 drivers
v0x13e147fd0_0 .net "img_data", 23 0, v0x13e177ef0_0;  alias, 1 drivers
v0x13e149590_0 .net "kern_data", 23 0, v0x13e16daa0_0;  alias, 1 drivers
v0x13e147cc0_0 .net "mask", 2 0, L_0x12ce11dc0;  alias, 1 drivers
v0x13e13af00_0 .var "mult_accum", 19 0;
v0x13e13f5a0_0 .var "mult_accum_mux", 20 0;
v0x13e13ee40_0 .var "mult_accum_r", 20 0;
v0x13e13a330_0 .net "mult_out0", 15 0, v0x13e191d00_0;  1 drivers
v0x13e13b840_0 .var "mult_out0_r", 15 0;
v0x13e13b470_0 .net "mult_out1", 15 0, v0x13e18e700_0;  1 drivers
v0x13e13b1a0_0 .var "mult_out1_r", 15 0;
v0x13e139d20_0 .net "mult_out2", 15 0, v0x13e18c8d0_0;  1 drivers
v0x13e139a10_0 .var "mult_out2_r", 15 0;
v0x13e1c4d30_0 .net "reset", 0 0, L_0x12ce12620;  alias, 1 drivers
v0x13e1c4dc0_0 .net "result_data", 19 0, v0x13e193320_0;  alias, 1 drivers
v0x13e19b650_0 .net "result_valid", 0 0, v0x13e19ab80_0;  alias, 1 drivers
v0x13e19b6e0_0 .net "shift", 3 0, L_0x12ce11a80;  alias, 1 drivers
v0x13e171f70_0 .net "shift_out", 19 0, v0x13e165020_0;  1 drivers
v0x13e172000_0 .net "start", 0 0, L_0x12ce11350;  alias, 1 drivers
v0x13e148790_0 .net "start_d", 15 0, v0x13e1646e0_0;  1 drivers
E_0x13e1c5bc0 .event anyedge, v0x13e172250_0, v0x13e1646e0_0;
E_0x13e1c5c00 .event anyedge, v0x13e13ee40_0;
E_0x13e1c4600 .event anyedge, v0x13e149280_0, v0x13e13ee40_0;
L_0x12ce11ff0 .part v0x13e177ef0_0, 0, 8;
L_0x12ce12090 .part v0x13e16daa0_0, 0, 8;
L_0x12ce121b0 .part v0x13e177ef0_0, 8, 8;
L_0x12ce12250 .part v0x13e16daa0_0, 8, 8;
L_0x12ce122f0 .part v0x13e177ef0_0, 16, 8;
L_0x12ce12390 .part v0x13e16daa0_0, 16, 8;
L_0x12ce12430 .part v0x13e180fe0_0, 3, 1;
L_0x12ce124d0 .part v0x13e1646e0_0, 2, 1;
S_0x13e168810 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x13e164340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x13e1c4640 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x13e1b5fb0_0 .net "clk", 0 0, L_0x12ce0f430;  alias, 1 drivers
v0x13e1a5cb0_0 .net "data_in", 19 0, v0x13e165020_0;  alias, 1 drivers
v0x13e193320_0 .var "data_out", 19 0;
v0x13e1aa6c0_0 .var "data_r", 19 0;
v0x13e1a8d60_0 .net "en_maxpool", 0 0, L_0x12ce11d20;  alias, 1 drivers
v0x13e1a7d40_0 .var "max_pool_out", 19 0;
v0x13e19c140_0 .var "max_pool_valid", 0 0;
v0x13e19b930_0 .net "reset", 0 0, L_0x13e13af90;  1 drivers
v0x13e19ae90_0 .var "toggle", 0 0;
v0x13e19c450_0 .net "valid_in", 0 0, L_0x12ce12570;  1 drivers
v0x13e19ab80_0 .var "valid_out", 0 0;
E_0x13e1b6370 .event anyedge, v0x13e19ae90_0, v0x13e19c450_0;
E_0x13e1d14b0 .event anyedge, v0x13e1aa6c0_0, v0x13e1a5cb0_0;
S_0x13e167a00 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x13e164340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13e19b9c0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13e19ba00 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13e18ddc0_0 .net "a", 7 0, L_0x12ce11ff0;  1 drivers
v0x13e192460_0 .net "b", 7 0, L_0x12ce12090;  1 drivers
v0x13e191d00_0 .var "out", 15 0;
E_0x13e1c58b0 .event anyedge, v0x13e18ddc0_0, v0x13e192460_0;
S_0x13e165f80 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x13e164340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13e1924f0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13e192530 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13e18d1f0_0 .net "a", 7 0, L_0x12ce121b0;  1 drivers
v0x13e18edc0_0 .net "b", 7 0, L_0x12ce12250;  1 drivers
v0x13e18e700_0 .var "out", 15 0;
E_0x13e1d3e30 .event anyedge, v0x13e18d1f0_0, v0x13e18edc0_0;
S_0x13e1651f0 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x13e164340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13e18ee50 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13e18ee90 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13e18e060_0 .net "a", 7 0, L_0x12ce122f0;  1 drivers
v0x13e18cbe0_0 .net "b", 7 0, L_0x12ce12390;  1 drivers
v0x13e18c8d0_0 .var "out", 15 0;
E_0x13e18e3a0 .event anyedge, v0x13e18e060_0, v0x13e18cbe0_0;
S_0x13e153ea0 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x13e164340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13e18ccb0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13e169c40_0 .net "clk", 0 0, L_0x12ce0f430;  alias, 1 drivers
v0x13e180fe0_0 .var "par_out", 7 0;
v0x13e17f680_0 .net "reset", 0 0, L_0x12ce12620;  alias, 1 drivers
v0x13e17e660_0 .net "ser_in", 0 0, v0x13e145b60_0;  alias, 1 drivers
S_0x13e153670 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x13e164340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x13e17f710 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x13e158d90_0 .net "clk", 0 0, L_0x12ce0f430;  alias, 1 drivers
v0x13e172250_0 .var "par_out", 2 0;
v0x13e1717b0_0 .net "reset", 0 0, L_0x12ce12620;  alias, 1 drivers
v0x13e172d70_0 .net "ser_in", 0 0, v0x13e140ac0_0;  alias, 1 drivers
S_0x13e13ab60 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x13e164340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x13e171840 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x13e1714a0_0 .net "clk", 0 0, L_0x12ce0f430;  alias, 1 drivers
v0x13e1646e0_0 .var "par_out", 15 0;
v0x13e168d80_0 .net "reset", 0 0, L_0x12ce12620;  alias, 1 drivers
v0x13e168620_0 .net "ser_in", 0 0, L_0x12ce11350;  alias, 1 drivers
S_0x13e13f030 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x13e164340;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x13e163b10 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x13e163b50 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x13e163b90 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x13e1656e0_0 .net "in", 19 0, v0x13e13af00_0;  1 drivers
v0x13e165020_0 .var "out", 19 0;
v0x13e164c50_0 .net "shift", 3 0, L_0x12ce11a80;  alias, 1 drivers
E_0x13e169cd0 .event anyedge, v0x13e196b80_0, v0x13e1656e0_0;
S_0x13e13e220 .scope module, "results_dffram" "dffram" 4 194, 7 1 0, S_0x13e1824e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13e148060 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13e1480a0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x13e18f500_0 .net "adr_r", 7 0, L_0x12ce13460;  1 drivers
v0x13e17e310_0 .net "adr_w", 7 0, v0x13e1bb3e0_0;  alias, 1 drivers
v0x13e17e3a0_0 .net "clk", 0 0, L_0x12ce0f430;  alias, 1 drivers
v0x13e1677e0_0 .net "dat_i", 19 0, v0x13e193320_0;  alias, 1 drivers
v0x13e167870_0 .var "dat_o", 19 0;
v0x13e166410_0 .var "dat_o2", 19 0;
v0x13e1664a0 .array "r", 255 0, 19 0;
v0x13e165d70_0 .net "we", 0 0, L_0x12ce132c0;  1 drivers
S_0x13e13c7a0 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 3 93, 4 6 0, S_0x13e1a6530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x13e0318f0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x13e031930 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x13e031970 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x13e0319b0 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x13e0319f0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110001>;
P_0x13e031a30 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x13e031a70 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x13e031ab0 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_0x13e031af0 .param/l "WBS_END_ADDR" 1 4 33, C4<010000>;
P_0x13e031b30 .param/l "WBS_START_ADDR" 1 4 32, C4<10>;
L_0x12ce135f0 .functor BUFZ 1, v0x12ce0eb60_0, C4<0>, C4<0>, C4<0>;
L_0x12ce13660 .functor BUFZ 1, v0x12ce0ebf0_0, C4<0>, C4<0>, C4<0>;
L_0x12ce138f0 .functor AND 1, L_0x12ce137b0, v0x12ce0edc0_0, C4<1>, C4<1>;
L_0x12ce139c0 .functor AND 1, L_0x12ce138f0, v0x12ce0f000_0, C4<1>, C4<1>;
L_0x12ce13ab0 .functor BUFZ 32, v0x13e1e3910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12ce140f0 .functor AND 1, L_0x12ce14050, L_0x12ce139c0, C4<1>, C4<1>;
L_0x12ce14220 .functor AND 1, L_0x12ce140f0, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce14640 .functor AND 1, L_0x12ce144d0, L_0x12ce139c0, C4<1>, C4<1>;
L_0x12ce14700 .functor AND 1, L_0x12ce14640, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce14ad0 .functor AND 1, L_0x12ce149b0, L_0x12ce139c0, C4<1>, C4<1>;
L_0x12ce14c60 .functor AND 1, L_0x12ce14ad0, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce14d70 .functor AND 1, L_0x12ce14ec0, L_0x12ce139c0, C4<1>, C4<1>;
L_0x12ce15110 .functor AND 1, L_0x12ce14d70, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce167a0 .functor OR 1, L_0x12ce13660, L_0x12ce154c0, C4<0>, C4<0>;
L_0x12ce171e0 .functor NOT 1, v0x13e1658d0_0, C4<0>, C4<0>, C4<0>;
L_0x12ce174d0 .functor AND 1, v0x13e04f0f0_0, L_0x12ce171e0, C4<1>, C4<1>;
L_0x130040400 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x13e1e1320_0 .net/2u *"_ivl_10", 32 0, L_0x130040400;  1 drivers
v0x13e1e13c0_0 .net *"_ivl_105", 13 0, L_0x13e1f5f80;  1 drivers
L_0x130040718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13e1e1460_0 .net *"_ivl_111", 1 0, L_0x130040718;  1 drivers
v0x13e1e14f0_0 .net *"_ivl_113", 0 0, L_0x12ce171e0;  1 drivers
v0x13e1e15a0_0 .net *"_ivl_118", 13 0, L_0x12ce175d0;  1 drivers
v0x13e1e1690_0 .net *"_ivl_12", 0 0, L_0x12ce137b0;  1 drivers
v0x13e1e1730_0 .net *"_ivl_14", 0 0, L_0x12ce138f0;  1 drivers
v0x13e1e17e0_0 .net *"_ivl_23", 1 0, L_0x12ce13c00;  1 drivers
v0x13e1e1890_0 .net *"_ivl_24", 31 0, L_0x12ce10160;  1 drivers
L_0x130040448 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1e19a0_0 .net *"_ivl_27", 29 0, L_0x130040448;  1 drivers
L_0x130040490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1e1a50_0 .net/2u *"_ivl_28", 31 0, L_0x130040490;  1 drivers
v0x13e1e1b00_0 .net *"_ivl_30", 0 0, L_0x12ce14050;  1 drivers
v0x13e1e1ba0_0 .net *"_ivl_32", 0 0, L_0x12ce140f0;  1 drivers
v0x13e1e1c50_0 .net *"_ivl_37", 2 0, L_0x12ce142d0;  1 drivers
v0x13e1e1d00_0 .net *"_ivl_38", 31 0, L_0x12ce143b0;  1 drivers
L_0x1300404d8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1e1db0_0 .net *"_ivl_41", 28 0, L_0x1300404d8;  1 drivers
L_0x130040520 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13e1e1e60_0 .net/2u *"_ivl_42", 31 0, L_0x130040520;  1 drivers
v0x13e1e1ff0_0 .net *"_ivl_44", 0 0, L_0x12ce144d0;  1 drivers
v0x13e1e2080_0 .net *"_ivl_46", 0 0, L_0x12ce14640;  1 drivers
v0x13e1e2120_0 .net *"_ivl_5", 7 0, L_0x12ce136d0;  1 drivers
v0x13e1e21d0_0 .net *"_ivl_51", 1 0, L_0x12ce14770;  1 drivers
v0x13e1e2280_0 .net *"_ivl_52", 31 0, L_0x12ce14810;  1 drivers
L_0x130040568 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1e2330_0 .net *"_ivl_55", 29 0, L_0x130040568;  1 drivers
L_0x1300405b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13e1e23e0_0 .net/2u *"_ivl_56", 31 0, L_0x1300405b0;  1 drivers
v0x13e1e2490_0 .net *"_ivl_58", 0 0, L_0x12ce149b0;  1 drivers
v0x13e1e2530_0 .net *"_ivl_6", 32 0, L_0x12ce131e0;  1 drivers
v0x13e1e25e0_0 .net *"_ivl_60", 0 0, L_0x12ce14ad0;  1 drivers
v0x13e1e2690_0 .net *"_ivl_65", 1 0, L_0x12ce14cd0;  1 drivers
v0x13e1e2740_0 .net *"_ivl_66", 31 0, L_0x12ce14de0;  1 drivers
L_0x1300405f8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1e27f0_0 .net *"_ivl_69", 29 0, L_0x1300405f8;  1 drivers
L_0x130040640 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13e1e28a0_0 .net/2u *"_ivl_70", 31 0, L_0x130040640;  1 drivers
v0x13e1e2950_0 .net *"_ivl_72", 0 0, L_0x12ce14ec0;  1 drivers
v0x13e1e29f0_0 .net *"_ivl_74", 0 0, L_0x12ce14d70;  1 drivers
v0x13e1e1f10_0 .net *"_ivl_83", 5 0, L_0x12ce16990;  1 drivers
L_0x130040688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13e1e2c80_0 .net *"_ivl_87", 1 0, L_0x130040688;  1 drivers
L_0x1300403b8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1e2d10_0 .net *"_ivl_9", 24 0, L_0x1300403b8;  1 drivers
v0x13e1e2db0_0 .net *"_ivl_90", 5 0, L_0x12ce16b60;  1 drivers
L_0x1300406d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13e1e2e60_0 .net *"_ivl_94", 1 0, L_0x1300406d0;  1 drivers
v0x13e1e2f10_0 .net *"_ivl_99", 13 0, L_0x12ce16c00;  1 drivers
v0x13e1e2fc0_0 .net "accum_ovrflow", 0 0, v0x13e1de2f0_0;  1 drivers
v0x13e1e3050_0 .net "clk", 0 0, L_0x12ce135f0;  1 drivers
v0x13e1e30e0_0 .net "cols", 7 0, L_0x12ce15700;  1 drivers
v0x13e1e3180_0 .net "data_out_regs", 31 0, v0x13e1aa150_0;  1 drivers
v0x13e1e3260_0 .net "data_out_result", 19 0, v0x13e1e1080_0;  1 drivers
v0x13e1e32f0_0 .net "done", 0 0, v0x13e1658d0_0;  1 drivers
v0x13e1e3380_0 .net "en_max_pool", 0 0, L_0x12ce15df0;  1 drivers
v0x13e1e3490_0 .net "img_addr", 7 0, v0x13e13e8b0_0;  1 drivers
v0x13e1e3520_0 .net "img_data", 23 0, v0x13e190ad0_0;  1 drivers
v0x13e1e35b0_0 .net "kern_addr", 5 0, v0x13e12f5b0_0;  1 drivers
v0x13e1e3640_0 .net "kern_addr_mode", 0 0, L_0x12ce15c70;  1 drivers
v0x13e1e36d0_0 .net "kern_cols", 2 0, L_0x12ce155e0;  1 drivers
v0x13e1e3760_0 .net "kern_data", 23 0, v0x13e13f770_0;  1 drivers
v0x13e1e37f0_0 .net "kerns", 2 0, L_0x12ce158a0;  1 drivers
v0x13e1e3880_0 .net "mask", 2 0, L_0x12ce15e90;  1 drivers
v0x13e1e3910_0 .var "rdata", 31 0;
v0x13e1e39b0_0 .var "ready", 0 0;
v0x13e1e3a50_0 .net "reset", 0 0, L_0x12ce13660;  1 drivers
v0x13e1e3b20_0 .net "result_addr", 7 0, v0x13e1590d0_0;  1 drivers
v0x13e1e3bb0_0 .net "result_cols", 7 0, L_0x12ce15a60;  1 drivers
v0x13e1e3c40_0 .net "result_data", 19 0, v0x13e004090_0;  1 drivers
v0x13e1e3d50_0 .net "result_valid", 0 0, v0x13e04f0f0_0;  1 drivers
v0x13e1e3e60_0 .net "shift", 3 0, L_0x12ce15b50;  1 drivers
v0x13e1e3f70_0 .net "soft_reset", 0 0, L_0x12ce154c0;  1 drivers
v0x13e1e4000_0 .net "start", 0 0, L_0x12ce15420;  1 drivers
v0x13e1e4090_0 .net "stride", 7 0, L_0x12ce159c0;  1 drivers
v0x13e1e2a80_0 .net "valid", 0 0, L_0x12ce139c0;  1 drivers
v0x13e1e2b10_0 .net "wb_clk_i", 0 0, v0x12ce0eb60_0;  alias, 1 drivers
v0x13e1e2ba0_0 .net "wb_rst_i", 0 0, v0x12ce0ebf0_0;  alias, 1 drivers
v0x13e1e4120_0 .net "wbs_ack_o", 0 0, v0x13e1e39b0_0;  alias, 1 drivers
v0x13e1e41b0_0 .net "wbs_adr_i", 31 0, v0x12ce0ed30_0;  alias, 1 drivers
v0x13e1e4240_0 .net "wbs_cyc_i", 0 0, v0x12ce0edc0_0;  alias, 1 drivers
v0x13e1e42d0_0 .net "wbs_dat_i", 31 0, v0x12ce0ee50_0;  alias, 1 drivers
v0x13e1e4360_0 .net "wbs_dat_o", 31 0, L_0x12ce13ab0;  alias, 1 drivers
v0x13e1e43f0_0 .net "wbs_sel_i", 3 0, v0x12ce0ef70_0;  alias, 1 drivers
v0x13e1e4480_0 .net "wbs_stb_i", 0 0, v0x12ce0f000_0;  alias, 1 drivers
v0x13e1e4530_0 .net "wbs_we_i", 0 0, v0x12ce0f090_0;  alias, 1 drivers
v0x13e1e45e0_0 .net "we_img_ram", 0 0, L_0x12ce14700;  1 drivers
v0x13e1e4690_0 .net "we_kern_ram", 0 0, L_0x12ce14c60;  1 drivers
v0x13e1e4720_0 .net "we_regs", 0 0, L_0x12ce14220;  1 drivers
v0x13e1e47f0_0 .net "we_res_ram", 0 0, L_0x12ce15110;  1 drivers
L_0x12ce136d0 .part v0x12ce0ed30_0, 24, 8;
L_0x12ce131e0 .concat [ 8 25 0 0], L_0x12ce136d0, L_0x1300403b8;
L_0x12ce137b0 .cmp/eq 33, L_0x12ce131e0, L_0x130040400;
L_0x12ce13c00 .part v0x12ce0ed30_0, 16, 2;
L_0x12ce10160 .concat [ 2 30 0 0], L_0x12ce13c00, L_0x130040448;
L_0x12ce14050 .cmp/eq 32, L_0x12ce10160, L_0x130040490;
L_0x12ce142d0 .part v0x12ce0ed30_0, 16, 3;
L_0x12ce143b0 .concat [ 3 29 0 0], L_0x12ce142d0, L_0x1300404d8;
L_0x12ce144d0 .cmp/eq 32, L_0x12ce143b0, L_0x130040520;
L_0x12ce14770 .part v0x12ce0ed30_0, 16, 2;
L_0x12ce14810 .concat [ 2 30 0 0], L_0x12ce14770, L_0x130040568;
L_0x12ce149b0 .cmp/eq 32, L_0x12ce14810, L_0x1300405b0;
L_0x12ce14cd0 .part v0x12ce0ed30_0, 16, 2;
L_0x12ce14de0 .concat [ 2 30 0 0], L_0x12ce14cd0, L_0x1300405f8;
L_0x12ce14ec0 .cmp/eq 32, L_0x12ce14de0, L_0x130040640;
L_0x12ce16020 .part v0x12ce0ed30_0, 2, 2;
L_0x12ce16990 .part L_0x12ce159c0, 0, 6;
L_0x12ce16ac0 .concat [ 6 2 0 0], L_0x12ce16990, L_0x130040688;
L_0x12ce16b60 .part L_0x12ce15a60, 0, 6;
L_0x12ce16ca0 .concat [ 6 2 0 0], L_0x12ce16b60, L_0x1300406d0;
L_0x12ce16d40 .part v0x12ce0ee50_0, 0, 24;
L_0x12ce16c00 .part v0x12ce0ed30_0, 2, 14;
L_0x12ce16fe0 .part L_0x12ce16c00, 0, 8;
L_0x12ce17140 .part v0x12ce0ee50_0, 0, 24;
L_0x13e1f5f80 .part v0x12ce0ed30_0, 2, 14;
L_0x12ce172b0 .part L_0x13e1f5f80, 0, 8;
L_0x12ce17350 .concat [ 6 2 0 0], v0x13e12f5b0_0, L_0x130040718;
L_0x12ce175d0 .part v0x12ce0ed30_0, 2, 14;
L_0x12ce17670 .part L_0x12ce175d0, 0, 8;
S_0x13e13ba10 .scope module, "cfg_regs_inst" "regs" 4 100, 5 3 0, S_0x13e13c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x13e10d390 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x13e15f9d0_0 .net *"_ivl_6", 29 0, L_0x12ce151a0;  1 drivers
v0x13e15e0a0_0 .net "accum_ovrflow", 0 0, v0x13e1de2f0_0;  alias, 1 drivers
v0x13e15e130_0 .net "addr", 1 0, L_0x12ce16020;  1 drivers
v0x13e15c7d0_0 .net "clk", 0 0, L_0x12ce135f0;  alias, 1 drivers
v0x13e15c860_0 .net "cols", 7 0, L_0x12ce15700;  alias, 1 drivers
v0x13e15a840_0 .net "data_in", 31 0, v0x12ce0ee50_0;  alias, 1 drivers
v0x13e1809e0_0 .net "data_out", 31 0, v0x13e1aa150_0;  alias, 1 drivers
v0x13e180a70_0 .net "done", 0 0, v0x13e1658d0_0;  alias, 1 drivers
v0x13e177160_0 .net "en_max_pool", 0 0, L_0x12ce15df0;  alias, 1 drivers
v0x13e163f00_0 .net "kern_addr_mode", 0 0, L_0x12ce15c70;  alias, 1 drivers
v0x13e163f90_0 .net "kern_cols", 2 0, L_0x12ce155e0;  alias, 1 drivers
v0x13e137a20_0 .net "kerns", 2 0, L_0x12ce158a0;  alias, 1 drivers
v0x13e137ab0_0 .net "mask", 2 0, L_0x12ce15e90;  alias, 1 drivers
v0x13e136170 .array "regs", 4 0;
v0x13e136170_0 .net v0x13e136170 0, 31 0, v0x13e185eb0_0; 1 drivers
v0x13e136170_1 .net v0x13e136170 1, 31 0, v0x13e185f40_0; 1 drivers
v0x13e136170_2 .net v0x13e136170 2, 31 0, v0x13e183f20_0; 1 drivers
v0x13e136170_3 .net v0x13e136170 3, 31 0, v0x13e183fb0_0; 1 drivers
o0x13000c150 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e136170_4 .net v0x13e136170 4, 31 0, o0x13000c150; 0 drivers
v0x13e136200_0 .net "reset", 0 0, L_0x12ce13660;  alias, 1 drivers
v0x13e1348c0_0 .net "result_cols", 7 0, L_0x12ce15a60;  alias, 1 drivers
v0x13e134950_0 .net "shift", 3 0, L_0x12ce15b50;  alias, 1 drivers
v0x13e131060_0 .net "soft_reset", 0 0, L_0x12ce154c0;  alias, 1 drivers
v0x13e1310f0_0 .net "start", 0 0, L_0x12ce15420;  alias, 1 drivers
v0x13e157200_0 .net "stride", 7 0, L_0x12ce159c0;  alias, 1 drivers
v0x13e157290_0 .net "wr_en", 0 0, L_0x12ce14220;  alias, 1 drivers
L_0x12ce151a0 .part v0x13e185eb0_0, 2, 30;
L_0x12ce15280 .concat [ 1 1 30 0], v0x13e1658d0_0, v0x13e1de2f0_0, L_0x12ce151a0;
L_0x12ce15420 .part v0x13e185eb0_0, 2, 1;
L_0x12ce154c0 .part v0x13e185eb0_0, 3, 1;
L_0x12ce155e0 .part v0x13e185f40_0, 0, 3;
L_0x12ce15700 .part v0x13e185f40_0, 8, 8;
L_0x12ce158a0 .part v0x13e185f40_0, 16, 3;
L_0x12ce159c0 .part v0x13e185f40_0, 24, 8;
L_0x12ce15a60 .part v0x13e183f20_0, 0, 8;
L_0x12ce15b50 .part v0x13e183f20_0, 8, 4;
L_0x12ce15c70 .part v0x13e183f20_0, 16, 1;
L_0x12ce15df0 .part v0x13e183f20_0, 17, 1;
L_0x12ce15e90 .part v0x13e183f20_0, 18, 3;
S_0x13e1ba120 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 1 0, S_0x13e13ba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x13e1b6db0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
v0x13e187780_0 .net "addr", 1 0, L_0x12ce16020;  alias, 1 drivers
v0x13e187810_0 .net "clk", 0 0, L_0x12ce135f0;  alias, 1 drivers
v0x13e185eb0_0 .var "ctrl0", 31 0;
v0x13e185f40_0 .var "ctrl1", 31 0;
v0x13e183f20_0 .var "ctrl2", 31 0;
v0x13e183fb0_0 .var "ctrl3", 31 0;
v0x13e1aa0c0_0 .net "data_in", 31 0, v0x12ce0ee50_0;  alias, 1 drivers
v0x13e1aa150_0 .var "data_out", 31 0;
v0x13e1a0840_0 .net "reset", 0 0, L_0x12ce13660;  alias, 1 drivers
v0x13e1a08d0_0 .net "status0", 31 0, L_0x12ce15280;  1 drivers
v0x13e18d5e0_0 .net "status1", 31 0, v0x13e185f40_0;  alias, 1 drivers
v0x13e18d670_0 .net "status2", 31 0, v0x13e183f20_0;  alias, 1 drivers
v0x13e161200_0 .net "status3", 31 0, v0x13e183fb0_0;  alias, 1 drivers
v0x13e161290_0 .net "wr_en", 0 0, L_0x12ce14220;  alias, 1 drivers
E_0x13e18a990/0 .event anyedge, v0x13e187780_0, v0x13e1a08d0_0, v0x13e185f40_0, v0x13e183f20_0;
E_0x13e18a990/1 .event anyedge, v0x13e183fb0_0;
E_0x13e18a990 .event/or E_0x13e18a990/0, E_0x13e18a990/1;
E_0x13e18a9d0 .event posedge, v0x13e187810_0;
S_0x13e1b9a80 .scope module, "img_dffram" "dffram" 4 162, 7 1 0, S_0x13e13c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13e1771f0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13e177230 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13e192cd0_0 .net "adr_r", 7 0, v0x13e13e8b0_0;  alias, 1 drivers
v0x13e192d60_0 .net "adr_w", 7 0, L_0x12ce16fe0;  1 drivers
v0x13e192630_0 .net "clk", 0 0, L_0x12ce135f0;  alias, 1 drivers
v0x13e1926c0_0 .net "dat_i", 23 0, L_0x12ce16d40;  1 drivers
v0x13e190a40_0 .var "dat_o", 23 0;
v0x13e190ad0_0 .var "dat_o2", 23 0;
v0x13e1903a0 .array "r", 255 0, 23 0;
v0x13e190430_0 .net "we", 0 0, L_0x12ce14700;  alias, 1 drivers
S_0x13e1695f0 .scope module, "kerns_dffram" "dffram" 4 178, 7 1 0, S_0x13e13c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13e14da20 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13e14da60 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13e167410_0 .net "adr_r", 7 0, L_0x12ce17350;  1 drivers
v0x13e166cc0_0 .net "adr_w", 7 0, L_0x12ce172b0;  1 drivers
v0x13e166d50_0 .net "clk", 0 0, L_0x12ce135f0;  alias, 1 drivers
v0x13e13fe10_0 .net "dat_i", 23 0, L_0x12ce17140;  1 drivers
v0x13e13fea0_0 .var "dat_o", 23 0;
v0x13e13f770_0 .var "dat_o2", 23 0;
v0x13e13f800 .array "r", 255 0, 23 0;
v0x13e13db80_0 .net "we", 0 0, L_0x12ce14c60;  alias, 1 drivers
S_0x13e13d4e0 .scope module, "ren_conv_inst" "ren_conv" 4 132, 8 4 0, S_0x13e13c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x13e02a660 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x13e02a6a0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x13e02a6e0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x13e02a720 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x13e02a760 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x13e02a7a0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x13e02a7e0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x13e02a820 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x13e02a860 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x13e1df740_0 .net "accum_ovrflow", 0 0, v0x13e1de2f0_0;  alias, 1 drivers
v0x13e1df820_0 .net "clk", 0 0, L_0x12ce135f0;  alias, 1 drivers
v0x13e1df8b0_0 .net "clr_col_cnt", 0 0, v0x13e15b020_0;  1 drivers
v0x13e1df940_0 .net "clr_k_col_cnt", 0 0, v0x13e15ad50_0;  1 drivers
v0x13e1df9d0_0 .net "cols", 7 0, L_0x12ce15700;  alias, 1 drivers
v0x13e1dfaa0_0 .net "done", 0 0, v0x13e1658d0_0;  alias, 1 drivers
v0x13e1dfb70_0 .net "en_max_pool", 0 0, L_0x12ce15df0;  alias, 1 drivers
v0x13e1dfc00_0 .net "img_addr", 7 0, v0x13e13e8b0_0;  alias, 1 drivers
v0x13e1dfcd0_0 .net "img_data", 23 0, v0x13e190ad0_0;  alias, 1 drivers
v0x13e1dfde0_0 .net "kern_addr", 5 0, v0x13e12f5b0_0;  alias, 1 drivers
v0x13e1dfe70_0 .net "kern_addr_mode", 0 0, L_0x12ce15c70;  alias, 1 drivers
v0x13e1dff40_0 .net "kern_cols", 2 0, L_0x12ce155e0;  alias, 1 drivers
v0x13e1e0010_0 .net "kern_data", 23 0, v0x13e13f770_0;  alias, 1 drivers
v0x13e1e00e0_0 .net "kerns", 2 0, L_0x12ce158a0;  alias, 1 drivers
v0x13e1e01b0_0 .net "mask", 2 0, L_0x12ce15e90;  alias, 1 drivers
v0x13e1e0240_0 .net "reset", 0 0, L_0x12ce167a0;  1 drivers
v0x13e1e02d0_0 .net "result_addr", 7 0, v0x13e1590d0_0;  alias, 1 drivers
v0x13e1e0460_0 .net "result_cols", 7 0, L_0x12ce16ca0;  1 drivers
v0x13e1e04f0_0 .net "result_data", 19 0, v0x13e004090_0;  alias, 1 drivers
v0x13e1e0580_0 .net "result_valid", 0 0, v0x13e04f0f0_0;  alias, 1 drivers
v0x13e1e0610_0 .net "shift", 3 0, L_0x12ce15b50;  alias, 1 drivers
v0x13e1e06a0_0 .net "start", 0 0, L_0x12ce15420;  alias, 1 drivers
v0x13e1e07b0_0 .net "stride", 7 0, L_0x12ce16ac0;  1 drivers
S_0x13e1d2a50 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x13e13d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x13e1bae50 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x13e1bae90 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x13e1baed0 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x13e1baf10 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x13e1baf50 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x13e18f040_0 .net "clk", 0 0, L_0x12ce135f0;  alias, 1 drivers
v0x13e15b020_0 .var "clr_col_cnt", 0 0;
v0x13e15b0b0_0 .var "clr_img_addr", 0 0;
v0x13e15acc0_0 .var "clr_img_st", 0 0;
v0x13e15ad50_0 .var "clr_k_col_cnt", 0 0;
v0x13e17fc90_0 .var "clr_kerns_cnt", 0 0;
v0x13e17fd20_0 .net "clr_kerns_cnt_d", 7 0, v0x13e18fcf0_0;  1 drivers
v0x13e168090_0 .var "clr_result_addr", 0 0;
v0x13e168120_0 .var "col_cnt", 7 0;
v0x13e166690_0 .net "cols", 7 0, L_0x12ce15700;  alias, 1 drivers
v0x13e1658d0_0 .var "done", 0 0;
v0x13e165960_0 .var "en_col_cnt", 0 0;
v0x13e131840_0 .var "en_img_addr", 0 0;
v0x13e1318d0_0 .var "en_img_st", 0 0;
v0x13e1314e0_0 .var "en_k_col_cnt", 0 0;
v0x13e131570_0 .var "en_kerns_cnt", 0 0;
v0x13e1564b0_0 .net "en_result_addr", 0 0, v0x13e04f0f0_0;  alias, 1 drivers
v0x13e13e8b0_0 .var "img_addr", 7 0;
v0x13e13e940_0 .var "img_st", 7 0;
v0x13e12f520_0 .var "k_col_cnt", 2 0;
v0x13e12f5b0_0 .var "kern_addr", 5 0;
v0x13e13ce30_0 .net "kern_addr_mode", 0 0, L_0x12ce15c70;  alias, 1 drivers
v0x13e13cec0_0 .net "kern_cols", 2 0, L_0x12ce155e0;  alias, 1 drivers
v0x13e13c0f0_0 .net "kerns", 2 0, L_0x12ce158a0;  alias, 1 drivers
v0x13e13c180_0 .var "kerns_cnt", 2 0;
v0x13e159040_0 .net "reset", 0 0, L_0x12ce167a0;  alias, 1 drivers
v0x13e1590d0_0 .var "result_addr", 7 0;
v0x13e12f850_0 .net "result_cols", 7 0, L_0x12ce16ca0;  alias, 1 drivers
v0x13e12f8e0_0 .net "start", 0 0, L_0x12ce15420;  alias, 1 drivers
v0x13e12f970_0 .var "start_d", 0 0;
v0x13e024a90_0 .var "start_pedge", 0 0;
v0x13e024b20_0 .net "stride", 7 0, L_0x12ce16ac0;  alias, 1 drivers
E_0x13e1b9410 .event anyedge, v0x13e1590d0_0, v0x13e12f850_0, v0x13e1564b0_0;
E_0x13e1b9470 .event anyedge, v0x13e1310f0_0, v0x13e12f970_0;
E_0x13e1b94b0 .event anyedge, v0x13e163f00_0, v0x13e13c180_0, v0x13e12f520_0;
E_0x13e184700 .event anyedge, v0x13e1310f0_0;
E_0x13e184740 .event anyedge, v0x13e15ad50_0;
E_0x13e184780 .event anyedge, v0x13e15b020_0;
E_0x13e1847c0 .event anyedge, v0x13e13c180_0, v0x13e137a20_0, v0x13e131570_0;
E_0x13e184840 .event anyedge, v0x13e168120_0, v0x13e15c860_0, v0x13e165960_0;
E_0x13e1843c0 .event anyedge, v0x13e12f520_0, v0x13e163f90_0, v0x13e1310f0_0;
S_0x13e1a9370 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x13e1d2a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13e184800 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13e191850_0 .net "clk", 0 0, L_0x12ce135f0;  alias, 1 drivers
v0x13e18fcf0_0 .var "par_out", 7 0;
v0x13e18fd80_0 .net "reset", 0 0, L_0x12ce167a0;  alias, 1 drivers
v0x13e18efb0_0 .net "ser_in", 0 0, v0x13e17fc90_0;  1 drivers
S_0x13e024bb0 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x13e13d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x13e021cc0 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x13e021d00 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x13e021d40 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x13e021d80 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x13e021dc0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x13e021e00 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x13e021e40 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x12ce16620 .functor OR 1, L_0x12ce167a0, L_0x12ce16580, C4<0>, C4<0>;
L_0x12ce16730 .functor AND 1, v0x13e1de750_0, L_0x12ce16690, C4<1>, C4<1>;
v0x13e1de190_0 .net *"_ivl_13", 0 0, L_0x12ce16580;  1 drivers
v0x13e1de250_0 .net *"_ivl_17", 0 0, L_0x12ce16690;  1 drivers
v0x13e1de2f0_0 .var "accum_ovrflow", 0 0;
v0x13e1de3c0_0 .net "clk", 0 0, L_0x12ce135f0;  alias, 1 drivers
v0x13e1de450_0 .net "clr_col_cnt", 0 0, v0x13e15b020_0;  alias, 1 drivers
v0x13e1de560_0 .net "clr_col_cnt_d", 7 0, v0x13e1dcca0_0;  1 drivers
v0x13e1de5f0_0 .net "clr_k_col_cnt", 0 0, v0x13e15ad50_0;  alias, 1 drivers
v0x13e1de6c0_0 .net "clr_k_col_cnt_d", 2 0, v0x13e1dd370_0;  1 drivers
v0x13e1de750_0 .var "clr_mult_accum", 0 0;
v0x13e1de860_0 .net "en_max_pool", 0 0, L_0x12ce15df0;  alias, 1 drivers
v0x13e1de8f0_0 .net "img_data", 23 0, v0x13e190ad0_0;  alias, 1 drivers
v0x13e1de980_0 .net "kern_data", 23 0, v0x13e13f770_0;  alias, 1 drivers
v0x13e1dea10_0 .net "mask", 2 0, L_0x12ce15e90;  alias, 1 drivers
v0x13e1deac0_0 .var "mult_accum", 19 0;
v0x13e1deb70_0 .var "mult_accum_mux", 20 0;
v0x13e1dec00_0 .var "mult_accum_r", 20 0;
v0x13e1decb0_0 .net "mult_out0", 15 0, v0x13e038e60_0;  1 drivers
v0x13e1dee70_0 .var "mult_out0_r", 15 0;
v0x13e1def00_0 .net "mult_out1", 15 0, v0x13e1dc1d0_0;  1 drivers
v0x13e1def90_0 .var "mult_out1_r", 15 0;
v0x13e1df020_0 .net "mult_out2", 15 0, v0x13e1dc800_0;  1 drivers
v0x13e1df0b0_0 .var "mult_out2_r", 15 0;
v0x13e1df150_0 .net "reset", 0 0, L_0x12ce167a0;  alias, 1 drivers
v0x13e1df1e0_0 .net "result_data", 19 0, v0x13e004090_0;  alias, 1 drivers
v0x13e1df2a0_0 .net "result_valid", 0 0, v0x13e04f0f0_0;  alias, 1 drivers
v0x13e1df370_0 .net "shift", 3 0, L_0x12ce15b50;  alias, 1 drivers
v0x13e1df440_0 .net "shift_out", 19 0, v0x13e1de050_0;  1 drivers
v0x13e1df510_0 .net "start", 0 0, L_0x12ce15420;  alias, 1 drivers
v0x13e1df5a0_0 .net "start_d", 15 0, v0x13e1dd8a0_0;  1 drivers
E_0x13e166740 .event anyedge, v0x13e1dd370_0, v0x13e1dd8a0_0;
E_0x13e021ef0 .event anyedge, v0x13e1dec00_0;
E_0x13e021f30 .event anyedge, v0x13e1de750_0, v0x13e1dec00_0;
L_0x12ce160c0 .part v0x13e190ad0_0, 0, 8;
L_0x12ce161e0 .part v0x13e13f770_0, 0, 8;
L_0x12ce16300 .part v0x13e190ad0_0, 8, 8;
L_0x12ce163a0 .part v0x13e13f770_0, 8, 8;
L_0x12ce16440 .part v0x13e190ad0_0, 16, 8;
L_0x12ce164e0 .part v0x13e13f770_0, 16, 8;
L_0x12ce16580 .part v0x13e1dcca0_0, 3, 1;
L_0x12ce16690 .part v0x13e1dd8a0_0, 2, 1;
S_0x13e015e40 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x13e024bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x13e021f70 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x13e0106a0_0 .net "clk", 0 0, L_0x12ce135f0;  alias, 1 drivers
v0x13e010740_0 .net "data_in", 19 0, v0x13e1de050_0;  alias, 1 drivers
v0x13e004090_0 .var "data_out", 19 0;
v0x13e004120_0 .var "data_r", 19 0;
v0x13e0041b0_0 .net "en_maxpool", 0 0, L_0x12ce15df0;  alias, 1 drivers
v0x13e004280_0 .var "max_pool_out", 19 0;
v0x13e004310_0 .var "max_pool_valid", 0 0;
v0x13e04eea0_0 .net "reset", 0 0, L_0x12ce16620;  1 drivers
v0x13e04ef30_0 .var "toggle", 0 0;
v0x13e04f050_0 .net "valid_in", 0 0, L_0x12ce16730;  1 drivers
v0x13e04f0f0_0 .var "valid_out", 0 0;
E_0x13e010610 .event anyedge, v0x13e04ef30_0, v0x13e04f050_0;
E_0x13e010650 .event anyedge, v0x13e004120_0, v0x13e010740_0;
S_0x13e046da0 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x13e024bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13e046f70 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13e046fb0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13e038d00_0 .net "a", 7 0, L_0x12ce160c0;  1 drivers
v0x13e038dc0_0 .net "b", 7 0, L_0x12ce161e0;  1 drivers
v0x13e038e60_0 .var "out", 15 0;
E_0x13e038cb0 .event anyedge, v0x13e038d00_0, v0x13e038dc0_0;
S_0x13e1dbcb0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x13e024bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13e1dbe20 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13e1dbe60 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13e1dc070_0 .net "a", 7 0, L_0x12ce16300;  1 drivers
v0x13e1dc130_0 .net "b", 7 0, L_0x12ce163a0;  1 drivers
v0x13e1dc1d0_0 .var "out", 15 0;
E_0x13e1dc030 .event anyedge, v0x13e1dc070_0, v0x13e1dc130_0;
S_0x13e1dc270 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x13e024bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13e1dc430 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13e1dc470 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13e1dc6a0_0 .net "a", 7 0, L_0x12ce16440;  1 drivers
v0x13e1dc760_0 .net "b", 7 0, L_0x12ce164e0;  1 drivers
v0x13e1dc800_0 .var "out", 15 0;
E_0x13e1dc640 .event anyedge, v0x13e1dc6a0_0, v0x13e1dc760_0;
S_0x13e1dc8a0 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x13e024bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13e1dcaa0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13e1dcc00_0 .net "clk", 0 0, L_0x12ce135f0;  alias, 1 drivers
v0x13e1dcca0_0 .var "par_out", 7 0;
v0x13e1dcd40_0 .net "reset", 0 0, L_0x12ce167a0;  alias, 1 drivers
v0x13e1dcdd0_0 .net "ser_in", 0 0, v0x13e15b020_0;  alias, 1 drivers
S_0x13e1dce90 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x13e024bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x13e1dd050 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x13e1dd1d0_0 .net "clk", 0 0, L_0x12ce135f0;  alias, 1 drivers
v0x13e1dd370_0 .var "par_out", 2 0;
v0x13e1dd400_0 .net "reset", 0 0, L_0x12ce167a0;  alias, 1 drivers
v0x13e1dd490_0 .net "ser_in", 0 0, v0x13e15ad50_0;  alias, 1 drivers
S_0x13e1dd520 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x13e024bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x13e1dd690 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x13e1dd810_0 .net "clk", 0 0, L_0x12ce135f0;  alias, 1 drivers
v0x13e1dd8a0_0 .var "par_out", 15 0;
v0x13e1dd940_0 .net "reset", 0 0, L_0x12ce167a0;  alias, 1 drivers
v0x13e1dda50_0 .net "ser_in", 0 0, L_0x12ce15420;  alias, 1 drivers
S_0x13e1ddae0 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x13e024bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x13e1ddca0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x13e1ddce0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x13e1ddd20 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x13e1ddf90_0 .net "in", 19 0, v0x13e1deac0_0;  1 drivers
v0x13e1de050_0 .var "out", 19 0;
v0x13e1de0f0_0 .net "shift", 3 0, L_0x12ce15b50;  alias, 1 drivers
E_0x13e1ddf30 .event anyedge, v0x13e134950_0, v0x13e1ddf90_0;
S_0x13e1e0970 .scope module, "results_dffram" "dffram" 4 194, 7 1 0, S_0x13e13c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13e1adac0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13e1adb00 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x13e1e0d60_0 .net "adr_r", 7 0, L_0x12ce17670;  1 drivers
v0x13e1e0e10_0 .net "adr_w", 7 0, v0x13e1590d0_0;  alias, 1 drivers
v0x13e1e0eb0_0 .net "clk", 0 0, L_0x12ce135f0;  alias, 1 drivers
v0x13e1e0f40_0 .net "dat_i", 19 0, v0x13e004090_0;  alias, 1 drivers
v0x13e1e0fd0_0 .var "dat_o", 19 0;
v0x13e1e1080_0 .var "dat_o2", 19 0;
v0x13e1e1130 .array "r", 255 0, 19 0;
v0x13e1e11d0_0 .net "we", 0 0, L_0x12ce174d0;  1 drivers
S_0x13e1e4950 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 3 119, 4 6 0, S_0x13e1a6530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x13e1e4ac0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x13e1e4b00 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x13e1e4b40 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x13e1e4b80 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x13e1e4bc0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110010>;
P_0x13e1e4c00 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x13e1e4c40 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x13e1e4c80 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_0x13e1e4cc0 .param/l "WBS_END_ADDR" 1 4 33, C4<010000>;
P_0x13e1e4d00 .param/l "WBS_START_ADDR" 1 4 32, C4<10>;
L_0x12ce17800 .functor BUFZ 1, v0x12ce0eb60_0, C4<0>, C4<0>, C4<0>;
L_0x12ce173f0 .functor BUFZ 1, v0x12ce0ebf0_0, C4<0>, C4<0>, C4<0>;
L_0x12ce17c50 .functor AND 1, L_0x12ce17bb0, v0x12ce0edc0_0, C4<1>, C4<1>;
L_0x12ce0ca60 .functor AND 1, L_0x12ce17c50, v0x12ce0f000_0, C4<1>, C4<1>;
L_0x12ce17f60 .functor BUFZ 32, v0x13e1f54b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12ce18390 .functor AND 1, L_0x12ce18270, L_0x12ce0ca60, C4<1>, C4<1>;
L_0x12ce184c0 .functor AND 1, L_0x12ce18390, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce188e0 .functor AND 1, L_0x12ce18770, L_0x12ce0ca60, C4<1>, C4<1>;
L_0x12ce189a0 .functor AND 1, L_0x12ce188e0, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce18eb0 .functor AND 1, L_0x12ce13f50, L_0x12ce0ca60, C4<1>, C4<1>;
L_0x12ce19040 .functor AND 1, L_0x12ce18eb0, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce192b0 .functor AND 1, L_0x12ce193c0, L_0x12ce0ca60, C4<1>, C4<1>;
L_0x12ce195d0 .functor AND 1, L_0x12ce192b0, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce1ac60 .functor OR 1, L_0x12ce173f0, L_0x12ce19980, C4<0>, C4<0>;
L_0x12ce1b580 .functor NOT 1, v0x13e1ead00_0, C4<0>, C4<0>, C4<0>;
L_0x12ce1b870 .functor AND 1, v0x13e1ed0b0_0, L_0x12ce1b580, C4<1>, C4<1>;
L_0x1300407a8 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x13e1f2ec0_0 .net/2u *"_ivl_10", 32 0, L_0x1300407a8;  1 drivers
v0x13e1f2f60_0 .net *"_ivl_105", 13 0, L_0x12ce1b290;  1 drivers
L_0x130040ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13e1f3000_0 .net *"_ivl_111", 1 0, L_0x130040ac0;  1 drivers
v0x13e1f3090_0 .net *"_ivl_113", 0 0, L_0x12ce1b580;  1 drivers
v0x13e1f3140_0 .net *"_ivl_118", 13 0, L_0x12ce1b970;  1 drivers
v0x13e1f3230_0 .net *"_ivl_12", 0 0, L_0x12ce17bb0;  1 drivers
v0x13e1f32d0_0 .net *"_ivl_14", 0 0, L_0x12ce17c50;  1 drivers
v0x13e1f3380_0 .net *"_ivl_23", 1 0, L_0x12ce18080;  1 drivers
v0x13e1f3430_0 .net *"_ivl_24", 31 0, L_0x12ce18120;  1 drivers
L_0x1300407f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1f3540_0 .net *"_ivl_27", 29 0, L_0x1300407f0;  1 drivers
L_0x130040838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1f35f0_0 .net/2u *"_ivl_28", 31 0, L_0x130040838;  1 drivers
v0x13e1f36a0_0 .net *"_ivl_30", 0 0, L_0x12ce18270;  1 drivers
v0x13e1f3740_0 .net *"_ivl_32", 0 0, L_0x12ce18390;  1 drivers
v0x13e1f37f0_0 .net *"_ivl_37", 2 0, L_0x12ce18570;  1 drivers
v0x13e1f38a0_0 .net *"_ivl_38", 31 0, L_0x12ce18650;  1 drivers
L_0x130040880 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1f3950_0 .net *"_ivl_41", 28 0, L_0x130040880;  1 drivers
L_0x1300408c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13e1f3a00_0 .net/2u *"_ivl_42", 31 0, L_0x1300408c8;  1 drivers
v0x13e1f3b90_0 .net *"_ivl_44", 0 0, L_0x12ce18770;  1 drivers
v0x13e1f3c20_0 .net *"_ivl_46", 0 0, L_0x12ce188e0;  1 drivers
v0x13e1f3cc0_0 .net *"_ivl_5", 7 0, L_0x12ce17a70;  1 drivers
v0x13e1f3d70_0 .net *"_ivl_51", 1 0, L_0x12ce18a50;  1 drivers
v0x13e1f3e20_0 .net *"_ivl_52", 31 0, L_0x12ce18af0;  1 drivers
L_0x130040910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1f3ed0_0 .net *"_ivl_55", 29 0, L_0x130040910;  1 drivers
L_0x130040958 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13e1f3f80_0 .net/2u *"_ivl_56", 31 0, L_0x130040958;  1 drivers
v0x13e1f4030_0 .net *"_ivl_58", 0 0, L_0x12ce13f50;  1 drivers
v0x13e1f40d0_0 .net *"_ivl_6", 32 0, L_0x12ce17b10;  1 drivers
v0x13e1f4180_0 .net *"_ivl_60", 0 0, L_0x12ce18eb0;  1 drivers
v0x13e1f4230_0 .net *"_ivl_65", 1 0, L_0x12ce10b60;  1 drivers
v0x13e1f42e0_0 .net *"_ivl_66", 31 0, L_0x12ce19320;  1 drivers
L_0x1300409a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1f4390_0 .net *"_ivl_69", 29 0, L_0x1300409a0;  1 drivers
L_0x1300409e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13e1f4440_0 .net/2u *"_ivl_70", 31 0, L_0x1300409e8;  1 drivers
v0x13e1f44f0_0 .net *"_ivl_72", 0 0, L_0x12ce193c0;  1 drivers
v0x13e1f4590_0 .net *"_ivl_74", 0 0, L_0x12ce192b0;  1 drivers
v0x13e1f3ab0_0 .net *"_ivl_83", 5 0, L_0x12ce1ae50;  1 drivers
L_0x130040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13e1f4820_0 .net *"_ivl_87", 1 0, L_0x130040a30;  1 drivers
L_0x130040760 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13e1f48b0_0 .net *"_ivl_9", 24 0, L_0x130040760;  1 drivers
v0x13e1f4950_0 .net *"_ivl_90", 5 0, L_0x12ce1afd0;  1 drivers
L_0x130040a78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13e1f4a00_0 .net *"_ivl_94", 1 0, L_0x130040a78;  1 drivers
v0x13e1f4ab0_0 .net *"_ivl_99", 13 0, L_0x12ce1b070;  1 drivers
v0x13e1f4b60_0 .net "accum_ovrflow", 0 0, v0x13e1efe90_0;  1 drivers
v0x13e1f4bf0_0 .net "clk", 0 0, L_0x12ce17800;  1 drivers
v0x13e1f4c80_0 .net "cols", 7 0, L_0x12ce19bc0;  1 drivers
v0x13e1f4d20_0 .net "data_out_regs", 31 0, v0x13e1e6110_0;  1 drivers
v0x13e1f4e00_0 .net "data_out_result", 19 0, v0x13e1f2c20_0;  1 drivers
v0x13e1f4e90_0 .net "done", 0 0, v0x13e1ead00_0;  1 drivers
v0x13e1f4f20_0 .net "en_max_pool", 0 0, L_0x12ce1a2b0;  1 drivers
v0x13e1f5030_0 .net "img_addr", 7 0, v0x13e1eb210_0;  1 drivers
v0x13e1f50c0_0 .net "img_data", 23 0, v0x13e1e7f20_0;  1 drivers
v0x13e1f5150_0 .net "kern_addr", 5 0, v0x13e1eb3f0_0;  1 drivers
v0x13e1f51e0_0 .net "kern_addr_mode", 0 0, L_0x12ce1a130;  1 drivers
v0x13e1f5270_0 .net "kern_cols", 2 0, L_0x12ce19aa0;  1 drivers
v0x13e1f5300_0 .net "kern_data", 23 0, v0x13e1e8910_0;  1 drivers
v0x13e1f5390_0 .net "kerns", 2 0, L_0x12ce19d60;  1 drivers
v0x13e1f5420_0 .net "mask", 2 0, L_0x12ce1a350;  1 drivers
v0x13e1f54b0_0 .var "rdata", 31 0;
v0x13e1f5550_0 .var "ready", 0 0;
v0x13e1f55f0_0 .net "reset", 0 0, L_0x12ce173f0;  1 drivers
v0x13e1f56c0_0 .net "result_addr", 7 0, v0x13e1eb7b0_0;  1 drivers
v0x13e1f5750_0 .net "result_cols", 7 0, L_0x12ce19f20;  1 drivers
v0x13e1f57e0_0 .net "result_data", 19 0, v0x13e1ecb40_0;  1 drivers
v0x13e1f58f0_0 .net "result_valid", 0 0, v0x13e1ed0b0_0;  1 drivers
v0x13e1f5a00_0 .net "shift", 3 0, L_0x12ce1a010;  1 drivers
v0x13e1f5b10_0 .net "soft_reset", 0 0, L_0x12ce19980;  1 drivers
v0x13e1f5ba0_0 .net "start", 0 0, L_0x12ce198e0;  1 drivers
v0x13e1f5c30_0 .net "stride", 7 0, L_0x12ce19e80;  1 drivers
v0x13e1f4620_0 .net "valid", 0 0, L_0x12ce0ca60;  1 drivers
v0x13e1f46b0_0 .net "wb_clk_i", 0 0, v0x12ce0eb60_0;  alias, 1 drivers
v0x13e1f4740_0 .net "wb_rst_i", 0 0, v0x12ce0ebf0_0;  alias, 1 drivers
v0x13e1f5cc0_0 .net "wbs_ack_o", 0 0, v0x13e1f5550_0;  alias, 1 drivers
v0x13e1f5d50_0 .net "wbs_adr_i", 31 0, v0x12ce0ed30_0;  alias, 1 drivers
v0x13e1f5e20_0 .net "wbs_cyc_i", 0 0, v0x12ce0edc0_0;  alias, 1 drivers
v0x13e1f5ef0_0 .net "wbs_dat_i", 31 0, v0x12ce0ee50_0;  alias, 1 drivers
v0x13e1f6080_0 .net "wbs_dat_o", 31 0, L_0x12ce17f60;  alias, 1 drivers
v0x13e1f6110_0 .net "wbs_sel_i", 3 0, v0x12ce0ef70_0;  alias, 1 drivers
v0x13e1f61a0_0 .net "wbs_stb_i", 0 0, v0x12ce0f000_0;  alias, 1 drivers
v0x13e1f6230_0 .net "wbs_we_i", 0 0, v0x12ce0f090_0;  alias, 1 drivers
v0x13e1f62c0_0 .net "we_img_ram", 0 0, L_0x12ce189a0;  1 drivers
v0x13e1f6350_0 .net "we_kern_ram", 0 0, L_0x12ce19040;  1 drivers
v0x13e1f63e0_0 .net "we_regs", 0 0, L_0x12ce184c0;  1 drivers
v0x13e1f64b0_0 .net "we_res_ram", 0 0, L_0x12ce195d0;  1 drivers
L_0x12ce17a70 .part v0x12ce0ed30_0, 24, 8;
L_0x12ce17b10 .concat [ 8 25 0 0], L_0x12ce17a70, L_0x130040760;
L_0x12ce17bb0 .cmp/eq 33, L_0x12ce17b10, L_0x1300407a8;
L_0x12ce18080 .part v0x12ce0ed30_0, 16, 2;
L_0x12ce18120 .concat [ 2 30 0 0], L_0x12ce18080, L_0x1300407f0;
L_0x12ce18270 .cmp/eq 32, L_0x12ce18120, L_0x130040838;
L_0x12ce18570 .part v0x12ce0ed30_0, 16, 3;
L_0x12ce18650 .concat [ 3 29 0 0], L_0x12ce18570, L_0x130040880;
L_0x12ce18770 .cmp/eq 32, L_0x12ce18650, L_0x1300408c8;
L_0x12ce18a50 .part v0x12ce0ed30_0, 16, 2;
L_0x12ce18af0 .concat [ 2 30 0 0], L_0x12ce18a50, L_0x130040910;
L_0x12ce13f50 .cmp/eq 32, L_0x12ce18af0, L_0x130040958;
L_0x12ce10b60 .part v0x12ce0ed30_0, 16, 2;
L_0x12ce19320 .concat [ 2 30 0 0], L_0x12ce10b60, L_0x1300409a0;
L_0x12ce193c0 .cmp/eq 32, L_0x12ce19320, L_0x1300409e8;
L_0x12ce1a4e0 .part v0x12ce0ed30_0, 2, 2;
L_0x12ce1ae50 .part L_0x12ce19e80, 0, 6;
L_0x12ce1aef0 .concat [ 6 2 0 0], L_0x12ce1ae50, L_0x130040a30;
L_0x12ce1afd0 .part L_0x12ce19f20, 0, 6;
L_0x12ce1b110 .concat [ 6 2 0 0], L_0x12ce1afd0, L_0x130040a78;
L_0x12ce1b1f0 .part v0x12ce0ee50_0, 0, 24;
L_0x12ce1b070 .part v0x12ce0ed30_0, 2, 14;
L_0x12ce1b340 .part L_0x12ce1b070, 0, 8;
L_0x12ce1b4e0 .part v0x12ce0ee50_0, 0, 24;
L_0x12ce1b290 .part v0x12ce0ed30_0, 2, 14;
L_0x12ce1b650 .part L_0x12ce1b290, 0, 8;
L_0x12ce1b6f0 .concat [ 6 2 0 0], v0x13e1eb3f0_0, L_0x130040ac0;
L_0x12ce1b970 .part v0x12ce0ed30_0, 2, 14;
L_0x12ce13ca0 .part L_0x12ce1b970, 0, 8;
S_0x13e1e5280 .scope module, "cfg_regs_inst" "regs" 4 100, 5 3 0, S_0x13e1e4950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x13e1e5440 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x13e1e6730_0 .net *"_ivl_6", 29 0, L_0x12ce19660;  1 drivers
v0x13e1e67f0_0 .net "accum_ovrflow", 0 0, v0x13e1efe90_0;  alias, 1 drivers
v0x13e1e6890_0 .net "addr", 1 0, L_0x12ce1a4e0;  1 drivers
v0x13e1e6920_0 .net "clk", 0 0, L_0x12ce17800;  alias, 1 drivers
v0x13e1e69b0_0 .net "cols", 7 0, L_0x12ce19bc0;  alias, 1 drivers
v0x13e1e6a80_0 .net "data_in", 31 0, v0x12ce0ee50_0;  alias, 1 drivers
v0x13e1e6b10_0 .net "data_out", 31 0, v0x13e1e6110_0;  alias, 1 drivers
v0x13e1e6bb0_0 .net "done", 0 0, v0x13e1ead00_0;  alias, 1 drivers
v0x13e1e6c40_0 .net "en_max_pool", 0 0, L_0x12ce1a2b0;  alias, 1 drivers
v0x13e1e6d60_0 .net "kern_addr_mode", 0 0, L_0x12ce1a130;  alias, 1 drivers
v0x13e1e6e00_0 .net "kern_cols", 2 0, L_0x12ce19aa0;  alias, 1 drivers
v0x13e1e6eb0_0 .net "kerns", 2 0, L_0x12ce19d60;  alias, 1 drivers
v0x13e1e6f60_0 .net "mask", 2 0, L_0x12ce1a350;  alias, 1 drivers
v0x13e1e7010 .array "regs", 4 0;
v0x13e1e7010_0 .net v0x13e1e7010 0, 31 0, v0x13e1e5de0_0; 1 drivers
v0x13e1e7010_1 .net v0x13e1e7010 1, 31 0, v0x13e1e5e70_0; 1 drivers
v0x13e1e7010_2 .net v0x13e1e7010 2, 31 0, v0x13e1e5f00_0; 1 drivers
v0x13e1e7010_3 .net v0x13e1e7010 3, 31 0, v0x13e1e5fd0_0; 1 drivers
o0x13000f750 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e1e7010_4 .net v0x13e1e7010 4, 31 0, o0x13000f750; 0 drivers
v0x13e1e7180_0 .net "reset", 0 0, L_0x12ce173f0;  alias, 1 drivers
v0x13e1e7210_0 .net "result_cols", 7 0, L_0x12ce19f20;  alias, 1 drivers
v0x13e1e72a0_0 .net "shift", 3 0, L_0x12ce1a010;  alias, 1 drivers
v0x13e1e7430_0 .net "soft_reset", 0 0, L_0x12ce19980;  alias, 1 drivers
v0x13e1e74c0_0 .net "start", 0 0, L_0x12ce198e0;  alias, 1 drivers
v0x13e1e7560_0 .net "stride", 7 0, L_0x12ce19e80;  alias, 1 drivers
v0x13e1e7610_0 .net "wr_en", 0 0, L_0x12ce184c0;  alias, 1 drivers
L_0x12ce19660 .part v0x13e1e5de0_0, 2, 30;
L_0x12ce19740 .concat [ 1 1 30 0], v0x13e1ead00_0, v0x13e1efe90_0, L_0x12ce19660;
L_0x12ce198e0 .part v0x13e1e5de0_0, 2, 1;
L_0x12ce19980 .part v0x13e1e5de0_0, 3, 1;
L_0x12ce19aa0 .part v0x13e1e5e70_0, 0, 3;
L_0x12ce19bc0 .part v0x13e1e5e70_0, 8, 8;
L_0x12ce19d60 .part v0x13e1e5e70_0, 16, 3;
L_0x12ce19e80 .part v0x13e1e5e70_0, 24, 8;
L_0x12ce19f20 .part v0x13e1e5f00_0, 0, 8;
L_0x12ce1a010 .part v0x13e1e5f00_0, 8, 4;
L_0x12ce1a130 .part v0x13e1e5f00_0, 16, 1;
L_0x12ce1a2b0 .part v0x13e1e5f00_0, 17, 1;
L_0x12ce1a350 .part v0x13e1e5f00_0, 18, 3;
S_0x13e1e57b0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 1 0, S_0x13e1e5280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x13e1e5970 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
v0x13e1e5c80_0 .net "addr", 1 0, L_0x12ce1a4e0;  alias, 1 drivers
v0x13e1e5d40_0 .net "clk", 0 0, L_0x12ce17800;  alias, 1 drivers
v0x13e1e5de0_0 .var "ctrl0", 31 0;
v0x13e1e5e70_0 .var "ctrl1", 31 0;
v0x13e1e5f00_0 .var "ctrl2", 31 0;
v0x13e1e5fd0_0 .var "ctrl3", 31 0;
v0x13e1e6070_0 .net "data_in", 31 0, v0x12ce0ee50_0;  alias, 1 drivers
v0x13e1e6110_0 .var "data_out", 31 0;
v0x13e1e61c0_0 .net "reset", 0 0, L_0x12ce173f0;  alias, 1 drivers
v0x13e1e62d0_0 .net "status0", 31 0, L_0x12ce19740;  1 drivers
v0x13e1e6370_0 .net "status1", 31 0, v0x13e1e5e70_0;  alias, 1 drivers
v0x13e1e6430_0 .net "status2", 31 0, v0x13e1e5f00_0;  alias, 1 drivers
v0x13e1e64c0_0 .net "status3", 31 0, v0x13e1e5fd0_0;  alias, 1 drivers
v0x13e1e6550_0 .net "wr_en", 0 0, L_0x12ce184c0;  alias, 1 drivers
E_0x13e1e5bb0/0 .event anyedge, v0x13e1e5c80_0, v0x13e1e62d0_0, v0x13e1e5e70_0, v0x13e1e5f00_0;
E_0x13e1e5bb0/1 .event anyedge, v0x13e1e5fd0_0;
E_0x13e1e5bb0 .event/or E_0x13e1e5bb0/0, E_0x13e1e5bb0/1;
E_0x13e1e5c30 .event posedge, v0x13e1e5d40_0;
S_0x13e1e7800 .scope module, "img_dffram" "dffram" 4 162, 7 1 0, S_0x13e1e4950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13e1e5540 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13e1e5580 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13e1e7be0_0 .net "adr_r", 7 0, v0x13e1eb210_0;  alias, 1 drivers
v0x13e1e7c90_0 .net "adr_w", 7 0, L_0x12ce1b340;  1 drivers
v0x13e1e7d30_0 .net "clk", 0 0, L_0x12ce17800;  alias, 1 drivers
v0x13e1e7dc0_0 .net "dat_i", 23 0, L_0x12ce1b1f0;  1 drivers
v0x13e1e7e50_0 .var "dat_o", 23 0;
v0x13e1e7f20_0 .var "dat_o2", 23 0;
v0x13e1e7fd0 .array "r", 255 0, 23 0;
v0x13e1e8070_0 .net "we", 0 0, L_0x12ce189a0;  alias, 1 drivers
S_0x13e1e81c0 .scope module, "kerns_dffram" "dffram" 4 178, 7 1 0, S_0x13e1e4950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13e1e8380 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13e1e83c0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13e1e85f0_0 .net "adr_r", 7 0, L_0x12ce1b6f0;  1 drivers
v0x13e1e86a0_0 .net "adr_w", 7 0, L_0x12ce1b650;  1 drivers
v0x13e1e8740_0 .net "clk", 0 0, L_0x12ce17800;  alias, 1 drivers
v0x13e1e87d0_0 .net "dat_i", 23 0, L_0x12ce1b4e0;  1 drivers
v0x13e1e8860_0 .var "dat_o", 23 0;
v0x13e1e8910_0 .var "dat_o2", 23 0;
v0x13e1e89c0 .array "r", 255 0, 23 0;
v0x13e1e8a60_0 .net "we", 0 0, L_0x12ce19040;  alias, 1 drivers
S_0x13e1e8bb0 .scope module, "ren_conv_inst" "ren_conv" 4 132, 8 4 0, S_0x13e1e4950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x13e1e8d70 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x13e1e8db0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x13e1e8df0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x13e1e8e30 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x13e1e8e70 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x13e1e8eb0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x13e1e8ef0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x13e1e8f30 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x13e1e8f70 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x13e1f12e0_0 .net "accum_ovrflow", 0 0, v0x13e1efe90_0;  alias, 1 drivers
v0x13e1f13c0_0 .net "clk", 0 0, L_0x12ce17800;  alias, 1 drivers
v0x13e1f1450_0 .net "clr_col_cnt", 0 0, v0x13e1ea690_0;  1 drivers
v0x13e1f14e0_0 .net "clr_k_col_cnt", 0 0, v0x13e1ea860_0;  1 drivers
v0x13e1f1570_0 .net "cols", 7 0, L_0x12ce19bc0;  alias, 1 drivers
v0x13e1f1640_0 .net "done", 0 0, v0x13e1ead00_0;  alias, 1 drivers
v0x13e1f1710_0 .net "en_max_pool", 0 0, L_0x12ce1a2b0;  alias, 1 drivers
v0x13e1f17a0_0 .net "img_addr", 7 0, v0x13e1eb210_0;  alias, 1 drivers
v0x13e1f1870_0 .net "img_data", 23 0, v0x13e1e7f20_0;  alias, 1 drivers
v0x13e1f1980_0 .net "kern_addr", 5 0, v0x13e1eb3f0_0;  alias, 1 drivers
v0x13e1f1a10_0 .net "kern_addr_mode", 0 0, L_0x12ce1a130;  alias, 1 drivers
v0x13e1f1ae0_0 .net "kern_cols", 2 0, L_0x12ce19aa0;  alias, 1 drivers
v0x13e1f1bb0_0 .net "kern_data", 23 0, v0x13e1e8910_0;  alias, 1 drivers
v0x13e1f1c80_0 .net "kerns", 2 0, L_0x12ce19d60;  alias, 1 drivers
v0x13e1f1d50_0 .net "mask", 2 0, L_0x12ce1a350;  alias, 1 drivers
v0x13e1f1de0_0 .net "reset", 0 0, L_0x12ce1ac60;  1 drivers
v0x13e1f1e70_0 .net "result_addr", 7 0, v0x13e1eb7b0_0;  alias, 1 drivers
v0x13e1f2000_0 .net "result_cols", 7 0, L_0x12ce1b110;  1 drivers
v0x13e1f2090_0 .net "result_data", 19 0, v0x13e1ecb40_0;  alias, 1 drivers
v0x13e1f2120_0 .net "result_valid", 0 0, v0x13e1ed0b0_0;  alias, 1 drivers
v0x13e1f21b0_0 .net "shift", 3 0, L_0x12ce1a010;  alias, 1 drivers
v0x13e1f2240_0 .net "start", 0 0, L_0x12ce198e0;  alias, 1 drivers
v0x13e1f2350_0 .net "stride", 7 0, L_0x12ce1aef0;  1 drivers
S_0x13e1e95e0 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x13e1e8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x13e1e97b0 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x13e1e97f0 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x13e1e9830 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x13e1e9870 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x13e1e98b0 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x13e1ea5f0_0 .net "clk", 0 0, L_0x12ce17800;  alias, 1 drivers
v0x13e1ea690_0 .var "clr_col_cnt", 0 0;
v0x13e1ea730_0 .var "clr_img_addr", 0 0;
v0x13e1ea7c0_0 .var "clr_img_st", 0 0;
v0x13e1ea860_0 .var "clr_k_col_cnt", 0 0;
v0x13e1ea940_0 .var "clr_kerns_cnt", 0 0;
v0x13e1ea9d0_0 .net "clr_kerns_cnt_d", 7 0, v0x13e1ea3d0_0;  1 drivers
v0x13e1eaa80_0 .var "clr_result_addr", 0 0;
v0x13e1eab10_0 .var "col_cnt", 7 0;
v0x13e1eac40_0 .net "cols", 7 0, L_0x12ce19bc0;  alias, 1 drivers
v0x13e1ead00_0 .var "done", 0 0;
v0x13e1ead90_0 .var "en_col_cnt", 0 0;
v0x13e1eae20_0 .var "en_img_addr", 0 0;
v0x13e1eaeb0_0 .var "en_img_st", 0 0;
v0x13e1eaf40_0 .var "en_k_col_cnt", 0 0;
v0x13e1eafd0_0 .var "en_kerns_cnt", 0 0;
v0x13e1eb070_0 .net "en_result_addr", 0 0, v0x13e1ed0b0_0;  alias, 1 drivers
v0x13e1eb210_0 .var "img_addr", 7 0;
v0x13e1eb2d0_0 .var "img_st", 7 0;
v0x13e1eb360_0 .var "k_col_cnt", 2 0;
v0x13e1eb3f0_0 .var "kern_addr", 5 0;
v0x13e1eb480_0 .net "kern_addr_mode", 0 0, L_0x12ce1a130;  alias, 1 drivers
v0x13e1eb510_0 .net "kern_cols", 2 0, L_0x12ce19aa0;  alias, 1 drivers
v0x13e1eb5c0_0 .net "kerns", 2 0, L_0x12ce19d60;  alias, 1 drivers
v0x13e1eb670_0 .var "kerns_cnt", 2 0;
v0x13e1eb700_0 .net "reset", 0 0, L_0x12ce1ac60;  alias, 1 drivers
v0x13e1eb7b0_0 .var "result_addr", 7 0;
v0x13e1eb850_0 .net "result_cols", 7 0, L_0x12ce1b110;  alias, 1 drivers
v0x13e1eb900_0 .net "start", 0 0, L_0x12ce198e0;  alias, 1 drivers
v0x13e1eb9b0_0 .var "start_d", 0 0;
v0x13e1eba40_0 .var "start_pedge", 0 0;
v0x13e1ebae0_0 .net "stride", 7 0, L_0x12ce1aef0;  alias, 1 drivers
E_0x13e1e9c50 .event anyedge, v0x13e1eb7b0_0, v0x13e1eb850_0, v0x13e1eb070_0;
E_0x13e1e9cc0 .event anyedge, v0x13e1e74c0_0, v0x13e1eb9b0_0;
E_0x13e1e9d10 .event anyedge, v0x13e1e6d60_0, v0x13e1eb670_0, v0x13e1eb360_0;
E_0x13e1e9d90 .event anyedge, v0x13e1e74c0_0;
E_0x13e1e9dd0 .event anyedge, v0x13e1ea860_0;
E_0x13e1e9e50 .event anyedge, v0x13e1ea690_0;
E_0x13e1e9ea0 .event anyedge, v0x13e1eb670_0, v0x13e1e6eb0_0, v0x13e1eafd0_0;
E_0x13e1e9f20 .event anyedge, v0x13e1eab10_0, v0x13e1e69b0_0, v0x13e1ead90_0;
E_0x13e1e9f80 .event anyedge, v0x13e1eb360_0, v0x13e1e6e00_0, v0x13e1e74c0_0;
S_0x13e1ea010 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x13e1e95e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13e1e9ee0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13e1ea330_0 .net "clk", 0 0, L_0x12ce17800;  alias, 1 drivers
v0x13e1ea3d0_0 .var "par_out", 7 0;
v0x13e1ea470_0 .net "reset", 0 0, L_0x12ce1ac60;  alias, 1 drivers
v0x13e1ea500_0 .net "ser_in", 0 0, v0x13e1ea940_0;  1 drivers
S_0x13e1ebd10 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x13e1e8bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x13e1ebee0 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x13e1ebf20 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x13e1ebf60 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x13e1ebfa0 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x13e1ebfe0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x13e1ec020 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x13e1ec060 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x12ce1aae0 .functor OR 1, L_0x12ce1ac60, L_0x12ce1aa40, C4<0>, C4<0>;
L_0x12ce1abf0 .functor AND 1, v0x13e1f02f0_0, L_0x12ce1ab50, C4<1>, C4<1>;
v0x13e1efd30_0 .net *"_ivl_13", 0 0, L_0x12ce1aa40;  1 drivers
v0x13e1efdf0_0 .net *"_ivl_17", 0 0, L_0x12ce1ab50;  1 drivers
v0x13e1efe90_0 .var "accum_ovrflow", 0 0;
v0x13e1eff60_0 .net "clk", 0 0, L_0x12ce17800;  alias, 1 drivers
v0x13e1efff0_0 .net "clr_col_cnt", 0 0, v0x13e1ea690_0;  alias, 1 drivers
v0x13e1f0100_0 .net "clr_col_cnt_d", 7 0, v0x13e1ee840_0;  1 drivers
v0x13e1f0190_0 .net "clr_k_col_cnt", 0 0, v0x13e1ea860_0;  alias, 1 drivers
v0x13e1f0260_0 .net "clr_k_col_cnt_d", 2 0, v0x13e1eef10_0;  1 drivers
v0x13e1f02f0_0 .var "clr_mult_accum", 0 0;
v0x13e1f0400_0 .net "en_max_pool", 0 0, L_0x12ce1a2b0;  alias, 1 drivers
v0x13e1f0490_0 .net "img_data", 23 0, v0x13e1e7f20_0;  alias, 1 drivers
v0x13e1f0520_0 .net "kern_data", 23 0, v0x13e1e8910_0;  alias, 1 drivers
v0x13e1f05b0_0 .net "mask", 2 0, L_0x12ce1a350;  alias, 1 drivers
v0x13e1f0660_0 .var "mult_accum", 19 0;
v0x13e1f0710_0 .var "mult_accum_mux", 20 0;
v0x13e1f07a0_0 .var "mult_accum_r", 20 0;
v0x13e1f0850_0 .net "mult_out0", 15 0, v0x13e1ed730_0;  1 drivers
v0x13e1f0a10_0 .var "mult_out0_r", 15 0;
v0x13e1f0aa0_0 .net "mult_out1", 15 0, v0x13e1edd70_0;  1 drivers
v0x13e1f0b30_0 .var "mult_out1_r", 15 0;
v0x13e1f0bc0_0 .net "mult_out2", 15 0, v0x13e1ee3a0_0;  1 drivers
v0x13e1f0c50_0 .var "mult_out2_r", 15 0;
v0x13e1f0cf0_0 .net "reset", 0 0, L_0x12ce1ac60;  alias, 1 drivers
v0x13e1f0d80_0 .net "result_data", 19 0, v0x13e1ecb40_0;  alias, 1 drivers
v0x13e1f0e40_0 .net "result_valid", 0 0, v0x13e1ed0b0_0;  alias, 1 drivers
v0x13e1f0f10_0 .net "shift", 3 0, L_0x12ce1a010;  alias, 1 drivers
v0x13e1f0fe0_0 .net "shift_out", 19 0, v0x13e1efbf0_0;  1 drivers
v0x13e1f10b0_0 .net "start", 0 0, L_0x12ce198e0;  alias, 1 drivers
v0x13e1f1140_0 .net "start_d", 15 0, v0x13e1ef440_0;  1 drivers
E_0x13e1ec4f0 .event anyedge, v0x13e1eef10_0, v0x13e1ef440_0;
E_0x13e1ec540 .event anyedge, v0x13e1f07a0_0;
E_0x13e1ec590 .event anyedge, v0x13e1f02f0_0, v0x13e1f07a0_0;
L_0x12ce1a580 .part v0x13e1e7f20_0, 0, 8;
L_0x12ce1a6a0 .part v0x13e1e8910_0, 0, 8;
L_0x12ce1a7c0 .part v0x13e1e7f20_0, 8, 8;
L_0x12ce1a860 .part v0x13e1e8910_0, 8, 8;
L_0x12ce1a900 .part v0x13e1e7f20_0, 16, 8;
L_0x12ce1a9a0 .part v0x13e1e8910_0, 16, 8;
L_0x12ce1aa40 .part v0x13e1ee840_0, 3, 1;
L_0x12ce1ab50 .part v0x13e1ef440_0, 2, 1;
S_0x13e1ec5f0 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x13e1ebd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x13e1ec760 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x13e1eca00_0 .net "clk", 0 0, L_0x12ce17800;  alias, 1 drivers
v0x13e1ecaa0_0 .net "data_in", 19 0, v0x13e1efbf0_0;  alias, 1 drivers
v0x13e1ecb40_0 .var "data_out", 19 0;
v0x13e1ecbd0_0 .var "data_r", 19 0;
v0x13e1ecc60_0 .net "en_maxpool", 0 0, L_0x12ce1a2b0;  alias, 1 drivers
v0x13e1ecd30_0 .var "max_pool_out", 19 0;
v0x13e1ecdc0_0 .var "max_pool_valid", 0 0;
v0x13e1ece50_0 .net "reset", 0 0, L_0x12ce1aae0;  1 drivers
v0x13e1ecef0_0 .var "toggle", 0 0;
v0x13e1ed010_0 .net "valid_in", 0 0, L_0x12ce1abf0;  1 drivers
v0x13e1ed0b0_0 .var "valid_out", 0 0;
E_0x13e1ec950 .event anyedge, v0x13e1ecef0_0, v0x13e1ed010_0;
E_0x13e1ec9b0 .event anyedge, v0x13e1ecbd0_0, v0x13e1ecaa0_0;
S_0x13e1ed1c0 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x13e1ebd10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13e1ed390 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13e1ed3d0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13e1ed5d0_0 .net "a", 7 0, L_0x12ce1a580;  1 drivers
v0x13e1ed690_0 .net "b", 7 0, L_0x12ce1a6a0;  1 drivers
v0x13e1ed730_0 .var "out", 15 0;
E_0x13e1ed580 .event anyedge, v0x13e1ed5d0_0, v0x13e1ed690_0;
S_0x13e1ed7d0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x13e1ebd10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13e1ed990 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13e1ed9d0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13e1edc10_0 .net "a", 7 0, L_0x12ce1a7c0;  1 drivers
v0x13e1edcd0_0 .net "b", 7 0, L_0x12ce1a860;  1 drivers
v0x13e1edd70_0 .var "out", 15 0;
E_0x13e1edbc0 .event anyedge, v0x13e1edc10_0, v0x13e1edcd0_0;
S_0x13e1ede10 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x13e1ebd10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13e1edfd0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13e1ee010 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13e1ee240_0 .net "a", 7 0, L_0x12ce1a900;  1 drivers
v0x13e1ee300_0 .net "b", 7 0, L_0x12ce1a9a0;  1 drivers
v0x13e1ee3a0_0 .var "out", 15 0;
E_0x13e1ee1e0 .event anyedge, v0x13e1ee240_0, v0x13e1ee300_0;
S_0x13e1ee440 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x13e1ebd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13e1ee640 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13e1ee7a0_0 .net "clk", 0 0, L_0x12ce17800;  alias, 1 drivers
v0x13e1ee840_0 .var "par_out", 7 0;
v0x13e1ee8e0_0 .net "reset", 0 0, L_0x12ce1ac60;  alias, 1 drivers
v0x13e1ee970_0 .net "ser_in", 0 0, v0x13e1ea690_0;  alias, 1 drivers
S_0x13e1eea30 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x13e1ebd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x13e1eebf0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x13e1eed70_0 .net "clk", 0 0, L_0x12ce17800;  alias, 1 drivers
v0x13e1eef10_0 .var "par_out", 2 0;
v0x13e1eefa0_0 .net "reset", 0 0, L_0x12ce1ac60;  alias, 1 drivers
v0x13e1ef030_0 .net "ser_in", 0 0, v0x13e1ea860_0;  alias, 1 drivers
S_0x13e1ef0c0 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x13e1ebd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x13e1ef230 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x13e1ef3b0_0 .net "clk", 0 0, L_0x12ce17800;  alias, 1 drivers
v0x13e1ef440_0 .var "par_out", 15 0;
v0x13e1ef4e0_0 .net "reset", 0 0, L_0x12ce1ac60;  alias, 1 drivers
v0x13e1ef5f0_0 .net "ser_in", 0 0, L_0x12ce198e0;  alias, 1 drivers
S_0x13e1ef680 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x13e1ebd10;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x13e1ef840 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x13e1ef880 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x13e1ef8c0 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x13e1efb30_0 .net "in", 19 0, v0x13e1f0660_0;  1 drivers
v0x13e1efbf0_0 .var "out", 19 0;
v0x13e1efc90_0 .net "shift", 3 0, L_0x12ce1a010;  alias, 1 drivers
E_0x13e1efad0 .event anyedge, v0x13e1e72a0_0, v0x13e1efb30_0;
S_0x13e1f2510 .scope module, "results_dffram" "dffram" 4 194, 7 1 0, S_0x13e1e4950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13e1e9330 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13e1e9370 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x13e1f2900_0 .net "adr_r", 7 0, L_0x12ce13ca0;  1 drivers
v0x13e1f29b0_0 .net "adr_w", 7 0, v0x13e1eb7b0_0;  alias, 1 drivers
v0x13e1f2a50_0 .net "clk", 0 0, L_0x12ce17800;  alias, 1 drivers
v0x13e1f2ae0_0 .net "dat_i", 19 0, v0x13e1ecb40_0;  alias, 1 drivers
v0x13e1f2b70_0 .var "dat_o", 19 0;
v0x13e1f2c20_0 .var "dat_o2", 19 0;
v0x13e1f2cd0 .array "r", 255 0, 19 0;
v0x13e1f2d70_0 .net "we", 0 0, L_0x12ce1b870;  1 drivers
S_0x13e1f65e0 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 3 145, 4 6 0, S_0x13e1a6530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x13e1f6750 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x13e1f6790 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x13e1f67d0 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x13e1f6810 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x13e1f6850 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110011>;
P_0x13e1f6890 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x13e1f68d0 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x13e1f6910 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_0x13e1f6950 .param/l "WBS_END_ADDR" 1 4 33, C4<010000>;
P_0x13e1f6990 .param/l "WBS_START_ADDR" 1 4 32, C4<10>;
L_0x12ce13e30 .functor BUFZ 1, v0x12ce0eb60_0, C4<0>, C4<0>, C4<0>;
L_0x12ce1ba10 .functor BUFZ 1, v0x12ce0ebf0_0, C4<0>, C4<0>, C4<0>;
L_0x12ce1bcc0 .functor AND 1, L_0x12ce1bba0, v0x12ce0edc0_0, C4<1>, C4<1>;
L_0x12ce1bd90 .functor AND 1, L_0x12ce1bcc0, v0x12ce0f000_0, C4<1>, C4<1>;
L_0x12ce1be80 .functor BUFZ 32, v0x12ce0b1b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12ce1c320 .functor AND 1, L_0x12ce1c200, L_0x12ce1bd90, C4<1>, C4<1>;
L_0x12ce1c450 .functor AND 1, L_0x12ce1c320, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce1c870 .functor AND 1, L_0x12ce1c700, L_0x12ce1bd90, C4<1>, C4<1>;
L_0x12ce1c930 .functor AND 1, L_0x12ce1c870, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce1cd20 .functor AND 1, L_0x12ce1cc00, L_0x12ce1bd90, C4<1>, C4<1>;
L_0x12ce1ceb0 .functor AND 1, L_0x12ce1cd20, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce1cfc0 .functor AND 1, L_0x12ce1d110, L_0x12ce1bd90, C4<1>, C4<1>;
L_0x12ce1d360 .functor AND 1, L_0x12ce1cfc0, v0x12ce0f090_0, C4<1>, C4<1>;
L_0x12ce1e9f0 .functor OR 1, L_0x12ce1ba10, L_0x12ce1d710, C4<0>, C4<0>;
L_0x12ce1f320 .functor NOT 1, v0x13e1fc980_0, C4<0>, C4<0>, C4<0>;
L_0x12ce1f610 .functor AND 1, v0x13e1fed30_0, L_0x12ce1f320, C4<1>, C4<1>;
L_0x130040b50 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x12ce08bc0_0 .net/2u *"_ivl_10", 32 0, L_0x130040b50;  1 drivers
v0x12ce08c60_0 .net *"_ivl_105", 13 0, L_0x12ce1f030;  1 drivers
L_0x130040e68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ce08d00_0 .net *"_ivl_111", 1 0, L_0x130040e68;  1 drivers
v0x12ce08d90_0 .net *"_ivl_113", 0 0, L_0x12ce1f320;  1 drivers
v0x12ce08e40_0 .net *"_ivl_118", 13 0, L_0x12ce1f710;  1 drivers
v0x12ce08f30_0 .net *"_ivl_12", 0 0, L_0x12ce1bba0;  1 drivers
v0x12ce08fd0_0 .net *"_ivl_14", 0 0, L_0x12ce1bcc0;  1 drivers
v0x12ce09080_0 .net *"_ivl_23", 1 0, L_0x12ce1bfd0;  1 drivers
v0x12ce09130_0 .net *"_ivl_24", 31 0, L_0x12ce1c070;  1 drivers
L_0x130040b98 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce09240_0 .net *"_ivl_27", 29 0, L_0x130040b98;  1 drivers
L_0x130040be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce092f0_0 .net/2u *"_ivl_28", 31 0, L_0x130040be0;  1 drivers
v0x12ce093a0_0 .net *"_ivl_30", 0 0, L_0x12ce1c200;  1 drivers
v0x12ce09440_0 .net *"_ivl_32", 0 0, L_0x12ce1c320;  1 drivers
v0x12ce094f0_0 .net *"_ivl_37", 2 0, L_0x12ce1c500;  1 drivers
v0x12ce095a0_0 .net *"_ivl_38", 31 0, L_0x12ce1c5e0;  1 drivers
L_0x130040c28 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce09650_0 .net *"_ivl_41", 28 0, L_0x130040c28;  1 drivers
L_0x130040c70 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12ce09700_0 .net/2u *"_ivl_42", 31 0, L_0x130040c70;  1 drivers
v0x12ce09890_0 .net *"_ivl_44", 0 0, L_0x12ce1c700;  1 drivers
v0x12ce09920_0 .net *"_ivl_46", 0 0, L_0x12ce1c870;  1 drivers
v0x12ce099c0_0 .net *"_ivl_5", 7 0, L_0x12ce1ba80;  1 drivers
v0x12ce09a70_0 .net *"_ivl_51", 1 0, L_0x12ce1c9e0;  1 drivers
v0x12ce09b20_0 .net *"_ivl_52", 31 0, L_0x12ce1ca80;  1 drivers
L_0x130040cb8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce09bd0_0 .net *"_ivl_55", 29 0, L_0x130040cb8;  1 drivers
L_0x130040d00 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12ce09c80_0 .net/2u *"_ivl_56", 31 0, L_0x130040d00;  1 drivers
v0x12ce09d30_0 .net *"_ivl_58", 0 0, L_0x12ce1cc00;  1 drivers
v0x12ce09dd0_0 .net *"_ivl_6", 32 0, L_0x12ce1b790;  1 drivers
v0x12ce09e80_0 .net *"_ivl_60", 0 0, L_0x12ce1cd20;  1 drivers
v0x12ce09f30_0 .net *"_ivl_65", 1 0, L_0x12ce1cf20;  1 drivers
v0x12ce09fe0_0 .net *"_ivl_66", 31 0, L_0x12ce1d030;  1 drivers
L_0x130040d48 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce0a090_0 .net *"_ivl_69", 29 0, L_0x130040d48;  1 drivers
L_0x130040d90 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12ce0a140_0 .net/2u *"_ivl_70", 31 0, L_0x130040d90;  1 drivers
v0x12ce0a1f0_0 .net *"_ivl_72", 0 0, L_0x12ce1d110;  1 drivers
v0x12ce0a290_0 .net *"_ivl_74", 0 0, L_0x12ce1cfc0;  1 drivers
v0x12ce097b0_0 .net *"_ivl_83", 5 0, L_0x12ce1ebe0;  1 drivers
L_0x130040dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ce0a520_0 .net *"_ivl_87", 1 0, L_0x130040dd8;  1 drivers
L_0x130040b08 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce0a5b0_0 .net *"_ivl_9", 24 0, L_0x130040b08;  1 drivers
v0x12ce0a650_0 .net *"_ivl_90", 5 0, L_0x12ce1edb0;  1 drivers
L_0x130040e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ce0a700_0 .net *"_ivl_94", 1 0, L_0x130040e20;  1 drivers
v0x12ce0a7b0_0 .net *"_ivl_99", 13 0, L_0x12ce1ee50;  1 drivers
v0x12ce0a860_0 .net "accum_ovrflow", 0 0, v0x12ce05b90_0;  1 drivers
v0x12ce0a8f0_0 .net "clk", 0 0, L_0x12ce13e30;  1 drivers
v0x12ce0a980_0 .net "cols", 7 0, L_0x12ce1d950;  1 drivers
v0x12ce0aa20_0 .net "data_out_regs", 31 0, v0x13e1f7d90_0;  1 drivers
v0x12ce0ab00_0 .net "data_out_result", 19 0, v0x12ce08920_0;  1 drivers
v0x12ce0ab90_0 .net "done", 0 0, v0x13e1fc980_0;  1 drivers
v0x12ce0ac20_0 .net "en_max_pool", 0 0, L_0x12ce1e040;  1 drivers
v0x12ce0ad30_0 .net "img_addr", 7 0, v0x13e1fce90_0;  1 drivers
v0x12ce0adc0_0 .net "img_data", 23 0, v0x13e1f9ba0_0;  1 drivers
v0x12ce0ae50_0 .net "kern_addr", 5 0, v0x13e1fd070_0;  1 drivers
v0x12ce0aee0_0 .net "kern_addr_mode", 0 0, L_0x12ce1dec0;  1 drivers
v0x12ce0af70_0 .net "kern_cols", 2 0, L_0x12ce1d830;  1 drivers
v0x12ce0b000_0 .net "kern_data", 23 0, v0x13e1fa590_0;  1 drivers
v0x12ce0b090_0 .net "kerns", 2 0, L_0x12ce1daf0;  1 drivers
v0x12ce0b120_0 .net "mask", 2 0, L_0x12ce1e0e0;  1 drivers
v0x12ce0b1b0_0 .var "rdata", 31 0;
v0x12ce0b250_0 .var "ready", 0 0;
v0x12ce0b2f0_0 .net "reset", 0 0, L_0x12ce1ba10;  1 drivers
v0x12ce0b3c0_0 .net "result_addr", 7 0, v0x13e1fd430_0;  1 drivers
v0x12ce0b450_0 .net "result_cols", 7 0, L_0x12ce1dcb0;  1 drivers
v0x12ce0b4e0_0 .net "result_data", 19 0, v0x13e1fe7c0_0;  1 drivers
v0x12ce0b5f0_0 .net "result_valid", 0 0, v0x13e1fed30_0;  1 drivers
v0x12ce0b700_0 .net "shift", 3 0, L_0x12ce1dda0;  1 drivers
v0x12ce0b810_0 .net "soft_reset", 0 0, L_0x12ce1d710;  1 drivers
v0x12ce0b8a0_0 .net "start", 0 0, L_0x12ce1d670;  1 drivers
v0x12ce0b930_0 .net "stride", 7 0, L_0x12ce1dc10;  1 drivers
v0x12ce0a320_0 .net "valid", 0 0, L_0x12ce1bd90;  1 drivers
v0x12ce0a3b0_0 .net "wb_clk_i", 0 0, v0x12ce0eb60_0;  alias, 1 drivers
v0x12ce0a440_0 .net "wb_rst_i", 0 0, v0x12ce0ebf0_0;  alias, 1 drivers
v0x12ce0b9c0_0 .net "wbs_ack_o", 0 0, v0x12ce0b250_0;  alias, 1 drivers
v0x12ce0ba50_0 .net "wbs_adr_i", 31 0, v0x12ce0ed30_0;  alias, 1 drivers
v0x12ce0bae0_0 .net "wbs_cyc_i", 0 0, v0x12ce0edc0_0;  alias, 1 drivers
v0x12ce0bb70_0 .net "wbs_dat_i", 31 0, v0x12ce0ee50_0;  alias, 1 drivers
v0x12ce0bc00_0 .net "wbs_dat_o", 31 0, L_0x12ce1be80;  alias, 1 drivers
v0x12ce0bc90_0 .net "wbs_sel_i", 3 0, v0x12ce0ef70_0;  alias, 1 drivers
v0x12ce0bd20_0 .net "wbs_stb_i", 0 0, v0x12ce0f000_0;  alias, 1 drivers
v0x12ce0bdb0_0 .net "wbs_we_i", 0 0, v0x12ce0f090_0;  alias, 1 drivers
v0x12ce0be40_0 .net "we_img_ram", 0 0, L_0x12ce1c930;  1 drivers
v0x12ce0bed0_0 .net "we_kern_ram", 0 0, L_0x12ce1ceb0;  1 drivers
v0x12ce0bf60_0 .net "we_regs", 0 0, L_0x12ce1c450;  1 drivers
v0x12ce0c030_0 .net "we_res_ram", 0 0, L_0x12ce1d360;  1 drivers
L_0x12ce1ba80 .part v0x12ce0ed30_0, 24, 8;
L_0x12ce1b790 .concat [ 8 25 0 0], L_0x12ce1ba80, L_0x130040b08;
L_0x12ce1bba0 .cmp/eq 33, L_0x12ce1b790, L_0x130040b50;
L_0x12ce1bfd0 .part v0x12ce0ed30_0, 16, 2;
L_0x12ce1c070 .concat [ 2 30 0 0], L_0x12ce1bfd0, L_0x130040b98;
L_0x12ce1c200 .cmp/eq 32, L_0x12ce1c070, L_0x130040be0;
L_0x12ce1c500 .part v0x12ce0ed30_0, 16, 3;
L_0x12ce1c5e0 .concat [ 3 29 0 0], L_0x12ce1c500, L_0x130040c28;
L_0x12ce1c700 .cmp/eq 32, L_0x12ce1c5e0, L_0x130040c70;
L_0x12ce1c9e0 .part v0x12ce0ed30_0, 16, 2;
L_0x12ce1ca80 .concat [ 2 30 0 0], L_0x12ce1c9e0, L_0x130040cb8;
L_0x12ce1cc00 .cmp/eq 32, L_0x12ce1ca80, L_0x130040d00;
L_0x12ce1cf20 .part v0x12ce0ed30_0, 16, 2;
L_0x12ce1d030 .concat [ 2 30 0 0], L_0x12ce1cf20, L_0x130040d48;
L_0x12ce1d110 .cmp/eq 32, L_0x12ce1d030, L_0x130040d90;
L_0x12ce1e270 .part v0x12ce0ed30_0, 2, 2;
L_0x12ce1ebe0 .part L_0x12ce1dc10, 0, 6;
L_0x12ce1ed10 .concat [ 6 2 0 0], L_0x12ce1ebe0, L_0x130040dd8;
L_0x12ce1edb0 .part L_0x12ce1dcb0, 0, 6;
L_0x12ce1eef0 .concat [ 6 2 0 0], L_0x12ce1edb0, L_0x130040e20;
L_0x12ce1ef90 .part v0x12ce0ee50_0, 0, 24;
L_0x12ce1ee50 .part v0x12ce0ed30_0, 2, 14;
L_0x12ce1f0e0 .part L_0x12ce1ee50, 0, 8;
L_0x12ce1f280 .part v0x12ce0ee50_0, 0, 24;
L_0x12ce1f030 .part v0x12ce0ed30_0, 2, 14;
L_0x12ce1f3f0 .part L_0x12ce1f030, 0, 8;
L_0x12ce1f490 .concat [ 6 2 0 0], v0x13e1fd070_0, L_0x130040e68;
L_0x12ce1f710 .part v0x12ce0ed30_0, 2, 14;
L_0x12ce1f7b0 .part L_0x12ce1f710, 0, 8;
S_0x13e1f6ef0 .scope module, "cfg_regs_inst" "regs" 4 100, 5 3 0, S_0x13e1f65e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x13e1f70b0 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x13e1f83b0_0 .net *"_ivl_6", 29 0, L_0x12ce1d3f0;  1 drivers
v0x13e1f8470_0 .net "accum_ovrflow", 0 0, v0x12ce05b90_0;  alias, 1 drivers
v0x13e1f8510_0 .net "addr", 1 0, L_0x12ce1e270;  1 drivers
v0x13e1f85a0_0 .net "clk", 0 0, L_0x12ce13e30;  alias, 1 drivers
v0x13e1f8630_0 .net "cols", 7 0, L_0x12ce1d950;  alias, 1 drivers
v0x13e1f8700_0 .net "data_in", 31 0, v0x12ce0ee50_0;  alias, 1 drivers
v0x13e1f8790_0 .net "data_out", 31 0, v0x13e1f7d90_0;  alias, 1 drivers
v0x13e1f8830_0 .net "done", 0 0, v0x13e1fc980_0;  alias, 1 drivers
v0x13e1f88c0_0 .net "en_max_pool", 0 0, L_0x12ce1e040;  alias, 1 drivers
v0x13e1f89e0_0 .net "kern_addr_mode", 0 0, L_0x12ce1dec0;  alias, 1 drivers
v0x13e1f8a80_0 .net "kern_cols", 2 0, L_0x12ce1d830;  alias, 1 drivers
v0x13e1f8b30_0 .net "kerns", 2 0, L_0x12ce1daf0;  alias, 1 drivers
v0x13e1f8be0_0 .net "mask", 2 0, L_0x12ce1e0e0;  alias, 1 drivers
v0x13e1f8c90 .array "regs", 4 0;
v0x13e1f8c90_0 .net v0x13e1f8c90 0, 31 0, v0x13e1f7a60_0; 1 drivers
v0x13e1f8c90_1 .net v0x13e1f8c90 1, 31 0, v0x13e1f7af0_0; 1 drivers
v0x13e1f8c90_2 .net v0x13e1f8c90 2, 31 0, v0x13e1f7b80_0; 1 drivers
v0x13e1f8c90_3 .net v0x13e1f8c90 3, 31 0, v0x13e1f7c50_0; 1 drivers
o0x130012d50 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e1f8c90_4 .net v0x13e1f8c90 4, 31 0, o0x130012d50; 0 drivers
v0x13e1f8e00_0 .net "reset", 0 0, L_0x12ce1ba10;  alias, 1 drivers
v0x13e1f8e90_0 .net "result_cols", 7 0, L_0x12ce1dcb0;  alias, 1 drivers
v0x13e1f8f20_0 .net "shift", 3 0, L_0x12ce1dda0;  alias, 1 drivers
v0x13e1f90b0_0 .net "soft_reset", 0 0, L_0x12ce1d710;  alias, 1 drivers
v0x13e1f9140_0 .net "start", 0 0, L_0x12ce1d670;  alias, 1 drivers
v0x13e1f91e0_0 .net "stride", 7 0, L_0x12ce1dc10;  alias, 1 drivers
v0x13e1f9290_0 .net "wr_en", 0 0, L_0x12ce1c450;  alias, 1 drivers
L_0x12ce1d3f0 .part v0x13e1f7a60_0, 2, 30;
L_0x12ce1d4d0 .concat [ 1 1 30 0], v0x13e1fc980_0, v0x12ce05b90_0, L_0x12ce1d3f0;
L_0x12ce1d670 .part v0x13e1f7a60_0, 2, 1;
L_0x12ce1d710 .part v0x13e1f7a60_0, 3, 1;
L_0x12ce1d830 .part v0x13e1f7af0_0, 0, 3;
L_0x12ce1d950 .part v0x13e1f7af0_0, 8, 8;
L_0x12ce1daf0 .part v0x13e1f7af0_0, 16, 3;
L_0x12ce1dc10 .part v0x13e1f7af0_0, 24, 8;
L_0x12ce1dcb0 .part v0x13e1f7b80_0, 0, 8;
L_0x12ce1dda0 .part v0x13e1f7b80_0, 8, 4;
L_0x12ce1dec0 .part v0x13e1f7b80_0, 16, 1;
L_0x12ce1e040 .part v0x13e1f7b80_0, 17, 1;
L_0x12ce1e0e0 .part v0x13e1f7b80_0, 18, 3;
S_0x13e1f7420 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 1 0, S_0x13e1f6ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x13e1f75e0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
v0x13e1f7900_0 .net "addr", 1 0, L_0x12ce1e270;  alias, 1 drivers
v0x13e1f79c0_0 .net "clk", 0 0, L_0x12ce13e30;  alias, 1 drivers
v0x13e1f7a60_0 .var "ctrl0", 31 0;
v0x13e1f7af0_0 .var "ctrl1", 31 0;
v0x13e1f7b80_0 .var "ctrl2", 31 0;
v0x13e1f7c50_0 .var "ctrl3", 31 0;
v0x13e1f7cf0_0 .net "data_in", 31 0, v0x12ce0ee50_0;  alias, 1 drivers
v0x13e1f7d90_0 .var "data_out", 31 0;
v0x13e1f7e40_0 .net "reset", 0 0, L_0x12ce1ba10;  alias, 1 drivers
v0x13e1f7f50_0 .net "status0", 31 0, L_0x12ce1d4d0;  1 drivers
v0x13e1f7ff0_0 .net "status1", 31 0, v0x13e1f7af0_0;  alias, 1 drivers
v0x13e1f80b0_0 .net "status2", 31 0, v0x13e1f7b80_0;  alias, 1 drivers
v0x13e1f8140_0 .net "status3", 31 0, v0x13e1f7c50_0;  alias, 1 drivers
v0x13e1f81d0_0 .net "wr_en", 0 0, L_0x12ce1c450;  alias, 1 drivers
E_0x13e1f7840/0 .event anyedge, v0x13e1f7900_0, v0x13e1f7f50_0, v0x13e1f7af0_0, v0x13e1f7b80_0;
E_0x13e1f7840/1 .event anyedge, v0x13e1f7c50_0;
E_0x13e1f7840 .event/or E_0x13e1f7840/0, E_0x13e1f7840/1;
E_0x13e1f78b0 .event posedge, v0x13e1f79c0_0;
S_0x13e1f9480 .scope module, "img_dffram" "dffram" 4 162, 7 1 0, S_0x13e1f65e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13e1f71b0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13e1f71f0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13e1f9860_0 .net "adr_r", 7 0, v0x13e1fce90_0;  alias, 1 drivers
v0x13e1f9910_0 .net "adr_w", 7 0, L_0x12ce1f0e0;  1 drivers
v0x13e1f99b0_0 .net "clk", 0 0, L_0x12ce13e30;  alias, 1 drivers
v0x13e1f9a40_0 .net "dat_i", 23 0, L_0x12ce1ef90;  1 drivers
v0x13e1f9ad0_0 .var "dat_o", 23 0;
v0x13e1f9ba0_0 .var "dat_o2", 23 0;
v0x13e1f9c50 .array "r", 255 0, 23 0;
v0x13e1f9cf0_0 .net "we", 0 0, L_0x12ce1c930;  alias, 1 drivers
S_0x13e1f9e40 .scope module, "kerns_dffram" "dffram" 4 178, 7 1 0, S_0x13e1f65e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13e1fa000 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13e1fa040 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13e1fa270_0 .net "adr_r", 7 0, L_0x12ce1f490;  1 drivers
v0x13e1fa320_0 .net "adr_w", 7 0, L_0x12ce1f3f0;  1 drivers
v0x13e1fa3c0_0 .net "clk", 0 0, L_0x12ce13e30;  alias, 1 drivers
v0x13e1fa450_0 .net "dat_i", 23 0, L_0x12ce1f280;  1 drivers
v0x13e1fa4e0_0 .var "dat_o", 23 0;
v0x13e1fa590_0 .var "dat_o2", 23 0;
v0x13e1fa640 .array "r", 255 0, 23 0;
v0x13e1fa6e0_0 .net "we", 0 0, L_0x12ce1ceb0;  alias, 1 drivers
S_0x13e1fa830 .scope module, "ren_conv_inst" "ren_conv" 4 132, 8 4 0, S_0x13e1f65e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x13e1fa9f0 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x13e1faa30 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x13e1faa70 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x13e1faab0 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x13e1faaf0 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x13e1fab30 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x13e1fab70 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x13e1fabb0 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x13e1fabf0 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x12ce06fe0_0 .net "accum_ovrflow", 0 0, v0x12ce05b90_0;  alias, 1 drivers
v0x12ce070c0_0 .net "clk", 0 0, L_0x12ce13e30;  alias, 1 drivers
v0x12ce07150_0 .net "clr_col_cnt", 0 0, v0x13e1fc310_0;  1 drivers
v0x12ce071e0_0 .net "clr_k_col_cnt", 0 0, v0x13e1fc4e0_0;  1 drivers
v0x12ce07270_0 .net "cols", 7 0, L_0x12ce1d950;  alias, 1 drivers
v0x12ce07340_0 .net "done", 0 0, v0x13e1fc980_0;  alias, 1 drivers
v0x12ce07410_0 .net "en_max_pool", 0 0, L_0x12ce1e040;  alias, 1 drivers
v0x12ce074a0_0 .net "img_addr", 7 0, v0x13e1fce90_0;  alias, 1 drivers
v0x12ce07570_0 .net "img_data", 23 0, v0x13e1f9ba0_0;  alias, 1 drivers
v0x12ce07680_0 .net "kern_addr", 5 0, v0x13e1fd070_0;  alias, 1 drivers
v0x12ce07710_0 .net "kern_addr_mode", 0 0, L_0x12ce1dec0;  alias, 1 drivers
v0x12ce077e0_0 .net "kern_cols", 2 0, L_0x12ce1d830;  alias, 1 drivers
v0x12ce078b0_0 .net "kern_data", 23 0, v0x13e1fa590_0;  alias, 1 drivers
v0x12ce07980_0 .net "kerns", 2 0, L_0x12ce1daf0;  alias, 1 drivers
v0x12ce07a50_0 .net "mask", 2 0, L_0x12ce1e0e0;  alias, 1 drivers
v0x12ce07ae0_0 .net "reset", 0 0, L_0x12ce1e9f0;  1 drivers
v0x12ce07b70_0 .net "result_addr", 7 0, v0x13e1fd430_0;  alias, 1 drivers
v0x12ce07d00_0 .net "result_cols", 7 0, L_0x12ce1eef0;  1 drivers
v0x12ce07d90_0 .net "result_data", 19 0, v0x13e1fe7c0_0;  alias, 1 drivers
v0x12ce07e20_0 .net "result_valid", 0 0, v0x13e1fed30_0;  alias, 1 drivers
v0x12ce07eb0_0 .net "shift", 3 0, L_0x12ce1dda0;  alias, 1 drivers
v0x12ce07f40_0 .net "start", 0 0, L_0x12ce1d670;  alias, 1 drivers
v0x12ce08050_0 .net "stride", 7 0, L_0x12ce1ed10;  1 drivers
S_0x13e1fb260 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x13e1fa830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x13e1fb430 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x13e1fb470 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x13e1fb4b0 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x13e1fb4f0 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x13e1fb530 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x13e1fc270_0 .net "clk", 0 0, L_0x12ce13e30;  alias, 1 drivers
v0x13e1fc310_0 .var "clr_col_cnt", 0 0;
v0x13e1fc3b0_0 .var "clr_img_addr", 0 0;
v0x13e1fc440_0 .var "clr_img_st", 0 0;
v0x13e1fc4e0_0 .var "clr_k_col_cnt", 0 0;
v0x13e1fc5c0_0 .var "clr_kerns_cnt", 0 0;
v0x13e1fc650_0 .net "clr_kerns_cnt_d", 7 0, v0x13e1fc050_0;  1 drivers
v0x13e1fc700_0 .var "clr_result_addr", 0 0;
v0x13e1fc790_0 .var "col_cnt", 7 0;
v0x13e1fc8c0_0 .net "cols", 7 0, L_0x12ce1d950;  alias, 1 drivers
v0x13e1fc980_0 .var "done", 0 0;
v0x13e1fca10_0 .var "en_col_cnt", 0 0;
v0x13e1fcaa0_0 .var "en_img_addr", 0 0;
v0x13e1fcb30_0 .var "en_img_st", 0 0;
v0x13e1fcbc0_0 .var "en_k_col_cnt", 0 0;
v0x13e1fcc50_0 .var "en_kerns_cnt", 0 0;
v0x13e1fccf0_0 .net "en_result_addr", 0 0, v0x13e1fed30_0;  alias, 1 drivers
v0x13e1fce90_0 .var "img_addr", 7 0;
v0x13e1fcf50_0 .var "img_st", 7 0;
v0x13e1fcfe0_0 .var "k_col_cnt", 2 0;
v0x13e1fd070_0 .var "kern_addr", 5 0;
v0x13e1fd100_0 .net "kern_addr_mode", 0 0, L_0x12ce1dec0;  alias, 1 drivers
v0x13e1fd190_0 .net "kern_cols", 2 0, L_0x12ce1d830;  alias, 1 drivers
v0x13e1fd240_0 .net "kerns", 2 0, L_0x12ce1daf0;  alias, 1 drivers
v0x13e1fd2f0_0 .var "kerns_cnt", 2 0;
v0x13e1fd380_0 .net "reset", 0 0, L_0x12ce1e9f0;  alias, 1 drivers
v0x13e1fd430_0 .var "result_addr", 7 0;
v0x13e1fd4d0_0 .net "result_cols", 7 0, L_0x12ce1eef0;  alias, 1 drivers
v0x13e1fd580_0 .net "start", 0 0, L_0x12ce1d670;  alias, 1 drivers
v0x13e1fd630_0 .var "start_d", 0 0;
v0x13e1fd6c0_0 .var "start_pedge", 0 0;
v0x13e1fd760_0 .net "stride", 7 0, L_0x12ce1ed10;  alias, 1 drivers
E_0x13e1fb8d0 .event anyedge, v0x13e1fd430_0, v0x13e1fd4d0_0, v0x13e1fccf0_0;
E_0x13e1fb940 .event anyedge, v0x13e1f9140_0, v0x13e1fd630_0;
E_0x13e1fb990 .event anyedge, v0x13e1f89e0_0, v0x13e1fd2f0_0, v0x13e1fcfe0_0;
E_0x13e1fba10 .event anyedge, v0x13e1f9140_0;
E_0x13e1fba50 .event anyedge, v0x13e1fc4e0_0;
E_0x13e1fbad0 .event anyedge, v0x13e1fc310_0;
E_0x13e1fbb20 .event anyedge, v0x13e1fd2f0_0, v0x13e1f8b30_0, v0x13e1fcc50_0;
E_0x13e1fbba0 .event anyedge, v0x13e1fc790_0, v0x13e1f8630_0, v0x13e1fca10_0;
E_0x13e1fbc00 .event anyedge, v0x13e1fcfe0_0, v0x13e1f8a80_0, v0x13e1f9140_0;
S_0x13e1fbc90 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x13e1fb260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13e1fbb60 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13e1fbfb0_0 .net "clk", 0 0, L_0x12ce13e30;  alias, 1 drivers
v0x13e1fc050_0 .var "par_out", 7 0;
v0x13e1fc0f0_0 .net "reset", 0 0, L_0x12ce1e9f0;  alias, 1 drivers
v0x13e1fc180_0 .net "ser_in", 0 0, v0x13e1fc5c0_0;  1 drivers
S_0x13e1fd990 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x13e1fa830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x13e1fdb60 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x13e1fdba0 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x13e1fdbe0 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x13e1fdc20 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x13e1fdc60 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x13e1fdca0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x13e1fdce0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x12ce1e870 .functor OR 1, L_0x12ce1e9f0, L_0x12ce1e7d0, C4<0>, C4<0>;
L_0x12ce1e980 .functor AND 1, v0x12ce05ff0_0, L_0x12ce1e8e0, C4<1>, C4<1>;
v0x12ce05a30_0 .net *"_ivl_13", 0 0, L_0x12ce1e7d0;  1 drivers
v0x12ce05af0_0 .net *"_ivl_17", 0 0, L_0x12ce1e8e0;  1 drivers
v0x12ce05b90_0 .var "accum_ovrflow", 0 0;
v0x12ce05c60_0 .net "clk", 0 0, L_0x12ce13e30;  alias, 1 drivers
v0x12ce05cf0_0 .net "clr_col_cnt", 0 0, v0x13e1fc310_0;  alias, 1 drivers
v0x12ce05e00_0 .net "clr_col_cnt_d", 7 0, v0x12ce04540_0;  1 drivers
v0x12ce05e90_0 .net "clr_k_col_cnt", 0 0, v0x13e1fc4e0_0;  alias, 1 drivers
v0x12ce05f60_0 .net "clr_k_col_cnt_d", 2 0, v0x12ce04c10_0;  1 drivers
v0x12ce05ff0_0 .var "clr_mult_accum", 0 0;
v0x12ce06100_0 .net "en_max_pool", 0 0, L_0x12ce1e040;  alias, 1 drivers
v0x12ce06190_0 .net "img_data", 23 0, v0x13e1f9ba0_0;  alias, 1 drivers
v0x12ce06220_0 .net "kern_data", 23 0, v0x13e1fa590_0;  alias, 1 drivers
v0x12ce062b0_0 .net "mask", 2 0, L_0x12ce1e0e0;  alias, 1 drivers
v0x12ce06360_0 .var "mult_accum", 19 0;
v0x12ce06410_0 .var "mult_accum_mux", 20 0;
v0x12ce064a0_0 .var "mult_accum_r", 20 0;
v0x12ce06550_0 .net "mult_out0", 15 0, v0x13e1ff3b0_0;  1 drivers
v0x12ce06710_0 .var "mult_out0_r", 15 0;
v0x12ce067a0_0 .net "mult_out1", 15 0, v0x13e1ff9f0_0;  1 drivers
v0x12ce06830_0 .var "mult_out1_r", 15 0;
v0x12ce068c0_0 .net "mult_out2", 15 0, v0x12ce04110_0;  1 drivers
v0x12ce06950_0 .var "mult_out2_r", 15 0;
v0x12ce069f0_0 .net "reset", 0 0, L_0x12ce1e9f0;  alias, 1 drivers
v0x12ce06a80_0 .net "result_data", 19 0, v0x13e1fe7c0_0;  alias, 1 drivers
v0x12ce06b40_0 .net "result_valid", 0 0, v0x13e1fed30_0;  alias, 1 drivers
v0x12ce06c10_0 .net "shift", 3 0, L_0x12ce1dda0;  alias, 1 drivers
v0x12ce06ce0_0 .net "shift_out", 19 0, v0x12ce058f0_0;  1 drivers
v0x12ce06db0_0 .net "start", 0 0, L_0x12ce1d670;  alias, 1 drivers
v0x12ce06e40_0 .net "start_d", 15 0, v0x12ce05140_0;  1 drivers
E_0x13e1fe170 .event anyedge, v0x12ce04c10_0, v0x12ce05140_0;
E_0x13e1fe1c0 .event anyedge, v0x12ce064a0_0;
E_0x13e1fe210 .event anyedge, v0x12ce05ff0_0, v0x12ce064a0_0;
L_0x12ce1e310 .part v0x13e1f9ba0_0, 0, 8;
L_0x12ce1e430 .part v0x13e1fa590_0, 0, 8;
L_0x12ce1e550 .part v0x13e1f9ba0_0, 8, 8;
L_0x12ce1e5f0 .part v0x13e1fa590_0, 8, 8;
L_0x12ce1e690 .part v0x13e1f9ba0_0, 16, 8;
L_0x12ce1e730 .part v0x13e1fa590_0, 16, 8;
L_0x12ce1e7d0 .part v0x12ce04540_0, 3, 1;
L_0x12ce1e8e0 .part v0x12ce05140_0, 2, 1;
S_0x13e1fe270 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x13e1fd990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x13e1fe3e0 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x13e1fe680_0 .net "clk", 0 0, L_0x12ce13e30;  alias, 1 drivers
v0x13e1fe720_0 .net "data_in", 19 0, v0x12ce058f0_0;  alias, 1 drivers
v0x13e1fe7c0_0 .var "data_out", 19 0;
v0x13e1fe850_0 .var "data_r", 19 0;
v0x13e1fe8e0_0 .net "en_maxpool", 0 0, L_0x12ce1e040;  alias, 1 drivers
v0x13e1fe9b0_0 .var "max_pool_out", 19 0;
v0x13e1fea40_0 .var "max_pool_valid", 0 0;
v0x13e1fead0_0 .net "reset", 0 0, L_0x12ce1e870;  1 drivers
v0x13e1feb70_0 .var "toggle", 0 0;
v0x13e1fec90_0 .net "valid_in", 0 0, L_0x12ce1e980;  1 drivers
v0x13e1fed30_0 .var "valid_out", 0 0;
E_0x13e1fe5d0 .event anyedge, v0x13e1feb70_0, v0x13e1fec90_0;
E_0x13e1fe630 .event anyedge, v0x13e1fe850_0, v0x13e1fe720_0;
S_0x13e1fee40 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x13e1fd990;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13e1ff010 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13e1ff050 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13e1ff250_0 .net "a", 7 0, L_0x12ce1e310;  1 drivers
v0x13e1ff310_0 .net "b", 7 0, L_0x12ce1e430;  1 drivers
v0x13e1ff3b0_0 .var "out", 15 0;
E_0x13e1ff200 .event anyedge, v0x13e1ff250_0, v0x13e1ff310_0;
S_0x13e1ff450 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x13e1fd990;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13e1ff610 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13e1ff650 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13e1ff890_0 .net "a", 7 0, L_0x12ce1e550;  1 drivers
v0x13e1ff950_0 .net "b", 7 0, L_0x12ce1e5f0;  1 drivers
v0x13e1ff9f0_0 .var "out", 15 0;
E_0x13e1ff840 .event anyedge, v0x13e1ff890_0, v0x13e1ff950_0;
S_0x13e1ffa90 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x13e1fd990;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13e1ffc50 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13e1ffc90 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13e1ffec0_0 .net "a", 7 0, L_0x12ce1e690;  1 drivers
v0x12ce04080_0 .net "b", 7 0, L_0x12ce1e730;  1 drivers
v0x12ce04110_0 .var "out", 15 0;
E_0x13e1ffe60 .event anyedge, v0x13e1ffec0_0, v0x12ce04080_0;
S_0x12ce041a0 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x13e1fd990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12ce04350 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x12ce044b0_0 .net "clk", 0 0, L_0x12ce13e30;  alias, 1 drivers
v0x12ce04540_0 .var "par_out", 7 0;
v0x12ce045e0_0 .net "reset", 0 0, L_0x12ce1e9f0;  alias, 1 drivers
v0x12ce04670_0 .net "ser_in", 0 0, v0x13e1fc310_0;  alias, 1 drivers
S_0x12ce04730 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x13e1fd990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x12ce048f0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x12ce04a70_0 .net "clk", 0 0, L_0x12ce13e30;  alias, 1 drivers
v0x12ce04c10_0 .var "par_out", 2 0;
v0x12ce04ca0_0 .net "reset", 0 0, L_0x12ce1e9f0;  alias, 1 drivers
v0x12ce04d30_0 .net "ser_in", 0 0, v0x13e1fc4e0_0;  alias, 1 drivers
S_0x12ce04dc0 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x13e1fd990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x12ce04f30 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x12ce050b0_0 .net "clk", 0 0, L_0x12ce13e30;  alias, 1 drivers
v0x12ce05140_0 .var "par_out", 15 0;
v0x12ce051e0_0 .net "reset", 0 0, L_0x12ce1e9f0;  alias, 1 drivers
v0x12ce052f0_0 .net "ser_in", 0 0, L_0x12ce1d670;  alias, 1 drivers
S_0x12ce05380 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x13e1fd990;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x12ce05540 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x12ce05580 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x12ce055c0 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x12ce05830_0 .net "in", 19 0, v0x12ce06360_0;  1 drivers
v0x12ce058f0_0 .var "out", 19 0;
v0x12ce05990_0 .net "shift", 3 0, L_0x12ce1dda0;  alias, 1 drivers
E_0x12ce057d0 .event anyedge, v0x13e1f8f20_0, v0x12ce05830_0;
S_0x12ce08210 .scope module, "results_dffram" "dffram" 4 194, 7 1 0, S_0x13e1f65e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13e1fafb0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13e1faff0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x12ce08600_0 .net "adr_r", 7 0, L_0x12ce1f7b0;  1 drivers
v0x12ce086b0_0 .net "adr_w", 7 0, v0x13e1fd430_0;  alias, 1 drivers
v0x12ce08750_0 .net "clk", 0 0, L_0x12ce13e30;  alias, 1 drivers
v0x12ce087e0_0 .net "dat_i", 19 0, v0x13e1fe7c0_0;  alias, 1 drivers
v0x12ce08870_0 .var "dat_o", 19 0;
v0x12ce08920_0 .var "dat_o2", 19 0;
v0x12ce089d0 .array "r", 255 0, 19 0;
v0x12ce08a70_0 .net "we", 0 0, L_0x12ce1f610;  1 drivers
S_0x12ce0d250 .scope task, "wb_read" "wb_read" 2 537, 2 537 0, S_0x13e1d0440;
 .timescale 0 0;
v0x12ce0d440_0 .var "addr", 31 0;
v0x12ce0d4d0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_read ;
    %wait E_0x13e024e40;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce0f000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce0edc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce0f090_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12ce0ef70_0, 0, 4;
    %load/vec4 v0x12ce0d440_0;
    %store/vec4 v0x12ce0ed30_0, 0, 32;
    %wait E_0x13e024e40;
T_7.50 ;
    %load/vec4 v0x12ce0ec80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.51, 8;
    %wait E_0x13e024e40;
    %jmp T_7.50;
T_7.51 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x12ce0f000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce0edc0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x12ce0f090_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x12ce0ef70_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x12ce0ed30_0, 0, 32;
    %load/vec4 v0x12ce0eee0_0;
    %store/vec4 v0x12ce0d4d0_0, 0, 32;
    %end;
S_0x12ce0d560 .scope task, "wb_write" "wb_write" 2 510, 2 510 0, S_0x13e1d0440;
 .timescale 0 0;
v0x12ce0d720_0 .var "addr", 31 0;
v0x12ce0d7b0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_write ;
    %wait E_0x13e024e40;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce0f000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce0edc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce0f090_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12ce0ef70_0, 0, 4;
    %load/vec4 v0x12ce0d7b0_0;
    %store/vec4 v0x12ce0ee50_0, 0, 32;
    %load/vec4 v0x12ce0d720_0;
    %store/vec4 v0x12ce0ed30_0, 0, 32;
    %wait E_0x13e024e40;
T_8.52 ;
    %load/vec4 v0x12ce0ec80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.53, 8;
    %wait E_0x13e024e40;
    %jmp T_8.52;
T_8.53 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x12ce0f000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce0edc0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x12ce0f090_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x12ce0ef70_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x12ce0ee50_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x12ce0ed30_0, 0, 32;
    %end;
S_0x12ce0d860 .scope task, "write_image" "write_image" 2 438, 2 438 0, S_0x13e1d0440;
 .timescale 0 0;
v0x12ce0da20_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
T_9.54 ;
    %load/vec4 v0x12ce0df70_0;
    %cmpi/s 85, 0, 32;
    %jmp/0xz T_9.55, 5;
    %pushi/vec4 805568512, 0, 32;
    %load/vec4 v0x12ce0da20_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12ce0df70_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x12ce0d720_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x12ce0df70_0;
    %load/vec4a v0x12ce0e020, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ce0d7b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12ce0d560;
    %join;
    %load/vec4 v0x12ce0df70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
    %jmp T_9.54;
T_9.55 ;
    %vpi_call 2 446 "$display", "IMAGE DFFRAM\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
T_9.56 ;
    %load/vec4 v0x12ce0df70_0;
    %cmpi/s 85, 0, 32;
    %jmp/0xz T_9.57, 5;
    %pushi/vec4 805568512, 0, 32;
    %load/vec4 v0x12ce0da20_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12ce0df70_0;
    %muli 4, 0, 32;
    %add;
    %ix/getv/s 4, v0x12ce0df70_0;
    %load/vec4a v0x13e178580, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x12ce0df70_0;
    %load/vec4a v0x13e178580, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x12ce0df70_0;
    %load/vec4a v0x13e178580, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 449 "$display", "addr = %4h ; imgdff[%2d] =  %10d %10d %10d", S<3,vec4,u32>, v0x12ce0df70_0, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x12ce0df70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
    %jmp T_9.56;
T_9.57 ;
    %end;
S_0x12ce0dae0 .scope task, "write_kernel" "write_kernel" 2 454, 2 454 0, S_0x13e1d0440;
 .timescale 0 0;
v0x12ce0dca0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
T_10.58 ;
    %load/vec4 v0x12ce0df70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.59, 5;
    %pushi/vec4 805437440, 0, 32;
    %load/vec4 v0x12ce0dca0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12ce0df70_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x12ce0d720_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x12ce0df70_0;
    %load/vec4a v0x12ce0e300, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ce0d7b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12ce0d560;
    %join;
    %load/vec4 v0x12ce0df70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
    %jmp T_10.58;
T_10.59 ;
    %vpi_call 2 460 "$display", "KERNEL DFFRAM\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
T_10.60 ;
    %load/vec4 v0x12ce0df70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.61, 5;
    %pushi/vec4 805437440, 0, 32;
    %load/vec4 v0x12ce0dca0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12ce0df70_0;
    %muli 4, 0, 32;
    %add;
    %ix/getv/s 4, v0x12ce0df70_0;
    %load/vec4a v0x13e16e240, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x12ce0df70_0;
    %load/vec4a v0x13e16e240, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x12ce0df70_0;
    %load/vec4a v0x13e16e240, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 463 "$display", "addr = %4h ; kerndff[%2d] =  %10d %10d %10d", S<3,vec4,u32>, v0x12ce0df70_0, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x12ce0df70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
    %jmp T_10.60;
T_10.61 ;
    %end;
    .scope S_0x13e191ef0;
T_11 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e1bfbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e1cd590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e1c91c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e1bd7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e1be540_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x13e1c2b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x13e1c7af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x13e1bed80_0;
    %assign/vec4 v0x13e1cd590_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x13e1bed80_0;
    %assign/vec4 v0x13e1c91c0_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x13e1bed80_0;
    %assign/vec4 v0x13e1bd7c0_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x13e1bed80_0;
    %assign/vec4 v0x13e1be540_0, 0;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13e191ef0;
T_12 ;
    %wait E_0x13e1cb340;
    %load/vec4 v0x13e1c7af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x13e1c0860_0;
    %store/vec4 v0x13e1bf3c0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x13e1c1000_0;
    %store/vec4 v0x13e1bf3c0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x13e1bdf00_0;
    %store/vec4 v0x13e1bf3c0_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x13e1c2100_0;
    %store/vec4 v0x13e1bf3c0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x13e17ce50;
T_13 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e143cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e143640_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x13e143640_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13e1442c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13e143640_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13e17d680;
T_14 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e1bbb40_0;
    %load/vec4 v0x13e140ac0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e1c5820_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x13e158950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x13e1c5820_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13e1c5820_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13e17d680;
T_15 ;
    %wait E_0x13e141220;
    %load/vec4 v0x13e1c5820_0;
    %load/vec4 v0x13e1c5b30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e1b84a0_0;
    %and;
    %store/vec4 v0x13e140ac0_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x13e17d680;
T_16 ;
    %wait E_0x13e14ee00;
    %load/vec4 v0x13e1b84a0_0;
    %store/vec4 v0x13e158950_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x13e17d680;
T_17 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e1bbb40_0;
    %load/vec4 v0x13e145b60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e129be0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x13e181c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x13e129be0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13e129be0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13e17d680;
T_18 ;
    %wait E_0x13e14cc60;
    %load/vec4 v0x13e129be0_0;
    %load/vec4 v0x13e1ab320_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e181c40_0;
    %and;
    %store/vec4 v0x13e145b60_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x13e17d680;
T_19 ;
    %wait E_0x13e14b550;
    %load/vec4 v0x13e140ac0_0;
    %store/vec4 v0x13e181c40_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x13e17d680;
T_20 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e1bbb40_0;
    %load/vec4 v0x13e1546f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e1b74a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x13e1bca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x13e1b74a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13e1b74a0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13e17d680;
T_21 ;
    %wait E_0x13e14bfb0;
    %load/vec4 v0x13e1b74a0_0;
    %load/vec4 v0x13e1c4260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e1bca00_0;
    %and;
    %store/vec4 v0x13e1546f0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x13e17d680;
T_22 ;
    %wait E_0x13e14bf70;
    %load/vec4 v0x13e145b60_0;
    %store/vec4 v0x13e1bca00_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x13e17d680;
T_23 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e1bbb40_0;
    %load/vec4 v0x13e1470e0_0;
    %or;
    %load/vec4 v0x13e1b7a10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x13e1b7740_0;
    %assign/vec4 v0x13e1d4a00_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x13e007af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x13e1d4a00_0;
    %load/vec4 v0x13e1b7740_0;
    %add;
    %assign/vec4 v0x13e1d4a00_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x13e17d680;
T_24 ;
    %wait E_0x13e14bf70;
    %load/vec4 v0x13e145b60_0;
    %store/vec4 v0x13e1470e0_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x13e17d680;
T_25 ;
    %wait E_0x13e14b550;
    %load/vec4 v0x13e140ac0_0;
    %store/vec4 v0x13e007af0_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x13e17d680;
T_26 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e1bbb40_0;
    %load/vec4 v0x13e1470e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e1d1420_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x13e146580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x13e1d4a00_0;
    %assign/vec4 v0x13e1d1420_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x13e158460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x13e1d1420_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13e1d1420_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x13e17d680;
T_27 ;
    %wait E_0x13e14b550;
    %load/vec4 v0x13e140ac0_0;
    %store/vec4 v0x13e146580_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x13e17d680;
T_28 ;
    %wait E_0x13e14ee00;
    %load/vec4 v0x13e1b84a0_0;
    %store/vec4 v0x13e158460_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x13e17d680;
T_29 ;
    %wait E_0x13e14eda0;
    %load/vec4 v0x13e1c4570_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x13e1b74a0_0;
    %load/vec4 v0x13e1c5820_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13e1b74a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e1c5820_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x13e1c5010_0, 0, 6;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x13e17d680;
T_30 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e1bbb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1b7de0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x13e1b84a0_0;
    %assign/vec4 v0x13e1b7de0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x13e17d680;
T_31 ;
    %wait E_0x13e14e750;
    %load/vec4 v0x13e1b84a0_0;
    %load/vec4 v0x13e1b7de0_0;
    %inv;
    %and;
    %store/vec4 v0x13e1b7a10_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x13e17d680;
T_32 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e1bbb40_0;
    %load/vec4 v0x13e018790_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e1bb3e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x13e1d3da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x13e1bb3e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13e1bb3e0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x13e17d680;
T_33 ;
    %wait E_0x13e14e710;
    %load/vec4 v0x13e1bb3e0_0;
    %load/vec4 v0x13e1b68d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e1d3da0_0;
    %and;
    %store/vec4 v0x13e018790_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x13e17d680;
T_34 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e1bbb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e155710_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x13e1db4f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e155710_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x13e167a00;
T_35 ;
    %wait E_0x13e1c58b0;
    %load/vec4 v0x13e18ddc0_0;
    %pad/u 16;
    %load/vec4 v0x13e192460_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13e191d00_0, 0, 16;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x13e165f80;
T_36 ;
    %wait E_0x13e1d3e30;
    %load/vec4 v0x13e18d1f0_0;
    %pad/u 16;
    %load/vec4 v0x13e18edc0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13e18e700_0, 0, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x13e1651f0;
T_37 ;
    %wait E_0x13e18e3a0;
    %load/vec4 v0x13e18e060_0;
    %pad/u 16;
    %load/vec4 v0x13e18cbe0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13e18c8d0_0, 0, 16;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13e13f030;
T_38 ;
    %wait E_0x13e169cd0;
    %load/vec4 v0x13e164c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %jmp T_38.13;
T_38.0 ;
    %load/vec4 v0x13e1656e0_0;
    %store/vec4 v0x13e165020_0, 0, 20;
    %jmp T_38.13;
T_38.1 ;
    %load/vec4 v0x13e1656e0_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x13e165020_0, 0, 20;
    %jmp T_38.13;
T_38.2 ;
    %load/vec4 v0x13e1656e0_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x13e165020_0, 0, 20;
    %jmp T_38.13;
T_38.3 ;
    %load/vec4 v0x13e1656e0_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x13e165020_0, 0, 20;
    %jmp T_38.13;
T_38.4 ;
    %load/vec4 v0x13e1656e0_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x13e165020_0, 0, 20;
    %jmp T_38.13;
T_38.5 ;
    %load/vec4 v0x13e1656e0_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x13e165020_0, 0, 20;
    %jmp T_38.13;
T_38.6 ;
    %load/vec4 v0x13e1656e0_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x13e165020_0, 0, 20;
    %jmp T_38.13;
T_38.7 ;
    %load/vec4 v0x13e1656e0_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x13e165020_0, 0, 20;
    %jmp T_38.13;
T_38.8 ;
    %load/vec4 v0x13e1656e0_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x13e165020_0, 0, 20;
    %jmp T_38.13;
T_38.9 ;
    %load/vec4 v0x13e1656e0_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x13e165020_0, 0, 20;
    %jmp T_38.13;
T_38.10 ;
    %load/vec4 v0x13e1656e0_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x13e165020_0, 0, 20;
    %jmp T_38.13;
T_38.11 ;
    %load/vec4 v0x13e1656e0_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x13e165020_0, 0, 20;
    %jmp T_38.13;
T_38.12 ;
    %load/vec4 v0x13e1656e0_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x13e165020_0, 0, 20;
    %jmp T_38.13;
T_38.13 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x13e168810;
T_39 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e19b930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13e1aa6c0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x13e19c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x13e1a5cb0_0;
    %assign/vec4 v0x13e1aa6c0_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x13e168810;
T_40 ;
    %wait E_0x13e1d14b0;
    %load/vec4 v0x13e1a5cb0_0;
    %load/vec4 v0x13e1aa6c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %load/vec4 v0x13e1aa6c0_0;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x13e1a5cb0_0;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %assign/vec4 v0x13e1a7d40_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13e168810;
T_41 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e19b930_0;
    %load/vec4 v0x13e1a8d60_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e19ae90_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x13e19c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x13e19ae90_0;
    %inv;
    %assign/vec4 v0x13e19ae90_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x13e168810;
T_42 ;
    %wait E_0x13e1b6370;
    %load/vec4 v0x13e19ae90_0;
    %load/vec4 v0x13e19c450_0;
    %and;
    %assign/vec4 v0x13e19c140_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13e168810;
T_43 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e19b930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13e193320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e19ab80_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x13e1a8d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0x13e1a7d40_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v0x13e1a5cb0_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %assign/vec4 v0x13e193320_0, 0;
    %load/vec4 v0x13e1a8d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v0x13e19c140_0;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v0x13e19c450_0;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %assign/vec4 v0x13e19ab80_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x13e13ab60;
T_44 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e168d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e1646e0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x13e1646e0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x13e168620_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13e1646e0_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x13e153670;
T_45 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e1717b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e172250_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x13e172250_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x13e172d70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13e172250_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x13e153ea0;
T_46 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e17f680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e180fe0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x13e180fe0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13e17e660_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13e180fe0_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x13e164340;
T_47 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e1c4d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e13b840_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e13b1a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e139a10_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x13e147cc0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x13e13a330_0;
    %and;
    %assign/vec4 v0x13e13b840_0, 0;
    %load/vec4 v0x13e147cc0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x13e13b470_0;
    %and;
    %assign/vec4 v0x13e13b1a0_0, 0;
    %load/vec4 v0x13e147cc0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x13e139d20_0;
    %and;
    %assign/vec4 v0x13e139a10_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x13e164340;
T_48 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e1c4d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x13e13ee40_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x13e13f5a0_0;
    %load/vec4 v0x13e13b840_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13e13b840_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13e13b1a0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13e13b1a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13e139a10_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13e139a10_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x13e13ee40_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x13e164340;
T_49 ;
    %wait E_0x13e1c4600;
    %load/vec4 v0x13e149280_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x13e13ee40_0;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x13e13f5a0_0, 0, 21;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x13e164340;
T_50 ;
    %wait E_0x13e1c5c00;
    %load/vec4 v0x13e13ee40_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x13e13af00_0, 0, 20;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x13e164340;
T_51 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e1c4d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1631f0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x13e13ee40_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x13e13ee40_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x13e148790_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e1631f0_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x13e164340;
T_52 ;
    %wait E_0x13e1c5bc0;
    %load/vec4 v0x13e154e80_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x13e148790_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x13e149280_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13e1910e0;
T_53 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e174d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x13e17a7d0_0;
    %load/vec4 v0x13e180520_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e178580, 0, 4;
T_53.0 ;
    %load/vec4 v0x13e180520_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e178580, 4;
    %assign/vec4 v0x13e17ba50_0, 0;
    %load/vec4 v0x13e182170_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e178580, 4;
    %assign/vec4 v0x13e177ef0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x13e18f660;
T_54 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e16f340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x13e16ce20_0;
    %load/vec4 v0x13e16bfc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e16e240, 0, 4;
T_54.0 ;
    %load/vec4 v0x13e16bfc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e16e240, 4;
    %assign/vec4 v0x13e16d4a0_0, 0;
    %load/vec4 v0x13e16b780_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e16e240, 4;
    %assign/vec4 v0x13e16daa0_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x13e13e220;
T_55 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e165d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x13e1677e0_0;
    %load/vec4 v0x13e17e310_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1664a0, 0, 4;
T_55.0 ;
    %load/vec4 v0x13e17e310_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1664a0, 4;
    %assign/vec4 v0x13e167870_0, 0;
    %load/vec4 v0x13e18f500_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1664a0, 4;
    %assign/vec4 v0x13e166410_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x13e1824e0;
T_56 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e13fc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e14d350_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x13e12f0f0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %load/vec4 v0x13e176b30_0;
    %assign/vec4 v0x13e14d350_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x13e12f0f0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_56.4, 4;
    %load/vec4 v0x13e1693e0_0;
    %pad/u 32;
    %assign/vec4 v0x13e14d350_0, 0;
T_56.4 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x13e1824e0;
T_57 ;
    %wait E_0x13e1cb380;
    %load/vec4 v0x13e13fc90_0;
    %load/vec4 v0x13e13fc00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e13fc00_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x13e0d9330_0;
    %load/vec4 v0x13e13fc00_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e13fc00_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x13e1ba120;
T_58 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e1a0840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e185eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e185f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e183f20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e183fb0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x13e161290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x13e187780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.4 ;
    %load/vec4 v0x13e1aa0c0_0;
    %assign/vec4 v0x13e185eb0_0, 0;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v0x13e1aa0c0_0;
    %assign/vec4 v0x13e185f40_0, 0;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v0x13e1aa0c0_0;
    %assign/vec4 v0x13e183f20_0, 0;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0x13e1aa0c0_0;
    %assign/vec4 v0x13e183fb0_0, 0;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x13e1ba120;
T_59 ;
    %wait E_0x13e18a990;
    %load/vec4 v0x13e187780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %jmp T_59.4;
T_59.0 ;
    %load/vec4 v0x13e1a08d0_0;
    %store/vec4 v0x13e1aa150_0, 0, 32;
    %jmp T_59.4;
T_59.1 ;
    %load/vec4 v0x13e18d5e0_0;
    %store/vec4 v0x13e1aa150_0, 0, 32;
    %jmp T_59.4;
T_59.2 ;
    %load/vec4 v0x13e18d670_0;
    %store/vec4 v0x13e1aa150_0, 0, 32;
    %jmp T_59.4;
T_59.3 ;
    %load/vec4 v0x13e161200_0;
    %store/vec4 v0x13e1aa150_0, 0, 32;
    %jmp T_59.4;
T_59.4 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x13e1a9370;
T_60 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e18fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e18fcf0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x13e18fcf0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13e18efb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13e18fcf0_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x13e1d2a50;
T_61 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e159040_0;
    %load/vec4 v0x13e15ad50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e12f520_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x13e1314e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x13e12f520_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13e12f520_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x13e1d2a50;
T_62 ;
    %wait E_0x13e1843c0;
    %load/vec4 v0x13e12f520_0;
    %load/vec4 v0x13e13cec0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e12f8e0_0;
    %and;
    %store/vec4 v0x13e15ad50_0, 0, 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x13e1d2a50;
T_63 ;
    %wait E_0x13e184700;
    %load/vec4 v0x13e12f8e0_0;
    %store/vec4 v0x13e1314e0_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x13e1d2a50;
T_64 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e159040_0;
    %load/vec4 v0x13e15b020_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e168120_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x13e165960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x13e168120_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13e168120_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x13e1d2a50;
T_65 ;
    %wait E_0x13e184840;
    %load/vec4 v0x13e168120_0;
    %load/vec4 v0x13e166690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e165960_0;
    %and;
    %store/vec4 v0x13e15b020_0, 0, 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x13e1d2a50;
T_66 ;
    %wait E_0x13e184740;
    %load/vec4 v0x13e15ad50_0;
    %store/vec4 v0x13e165960_0, 0, 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x13e1d2a50;
T_67 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e159040_0;
    %load/vec4 v0x13e17fc90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e13c180_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x13e131570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x13e13c180_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13e13c180_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x13e1d2a50;
T_68 ;
    %wait E_0x13e1847c0;
    %load/vec4 v0x13e13c180_0;
    %load/vec4 v0x13e13c0f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e131570_0;
    %and;
    %store/vec4 v0x13e17fc90_0, 0, 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x13e1d2a50;
T_69 ;
    %wait E_0x13e184780;
    %load/vec4 v0x13e15b020_0;
    %store/vec4 v0x13e131570_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x13e1d2a50;
T_70 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e159040_0;
    %load/vec4 v0x13e15acc0_0;
    %or;
    %load/vec4 v0x13e024a90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x13e024b20_0;
    %assign/vec4 v0x13e13e940_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x13e1318d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x13e13e940_0;
    %load/vec4 v0x13e024b20_0;
    %add;
    %assign/vec4 v0x13e13e940_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x13e1d2a50;
T_71 ;
    %wait E_0x13e184780;
    %load/vec4 v0x13e15b020_0;
    %store/vec4 v0x13e15acc0_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x13e1d2a50;
T_72 ;
    %wait E_0x13e184740;
    %load/vec4 v0x13e15ad50_0;
    %store/vec4 v0x13e1318d0_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x13e1d2a50;
T_73 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e159040_0;
    %load/vec4 v0x13e15acc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e13e8b0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x13e15b0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x13e13e940_0;
    %assign/vec4 v0x13e13e8b0_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x13e131840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x13e13e8b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13e13e8b0_0, 0;
T_73.4 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x13e1d2a50;
T_74 ;
    %wait E_0x13e184740;
    %load/vec4 v0x13e15ad50_0;
    %store/vec4 v0x13e15b0b0_0, 0, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x13e1d2a50;
T_75 ;
    %wait E_0x13e184700;
    %load/vec4 v0x13e12f8e0_0;
    %store/vec4 v0x13e131840_0, 0, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x13e1d2a50;
T_76 ;
    %wait E_0x13e1b94b0;
    %load/vec4 v0x13e13ce30_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %load/vec4 v0x13e13c180_0;
    %load/vec4 v0x13e12f520_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13e13c180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e12f520_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x13e12f5b0_0, 0, 6;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x13e1d2a50;
T_77 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e159040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e12f970_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x13e12f8e0_0;
    %assign/vec4 v0x13e12f970_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x13e1d2a50;
T_78 ;
    %wait E_0x13e1b9470;
    %load/vec4 v0x13e12f8e0_0;
    %load/vec4 v0x13e12f970_0;
    %inv;
    %and;
    %store/vec4 v0x13e024a90_0, 0, 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x13e1d2a50;
T_79 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e159040_0;
    %load/vec4 v0x13e168090_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e1590d0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x13e1564b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x13e1590d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13e1590d0_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x13e1d2a50;
T_80 ;
    %wait E_0x13e1b9410;
    %load/vec4 v0x13e1590d0_0;
    %load/vec4 v0x13e12f850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e1564b0_0;
    %and;
    %store/vec4 v0x13e168090_0, 0, 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x13e1d2a50;
T_81 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e159040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1658d0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x13e17fd20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e1658d0_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x13e046da0;
T_82 ;
    %wait E_0x13e038cb0;
    %load/vec4 v0x13e038d00_0;
    %pad/u 16;
    %load/vec4 v0x13e038dc0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13e038e60_0, 0, 16;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x13e1dbcb0;
T_83 ;
    %wait E_0x13e1dc030;
    %load/vec4 v0x13e1dc070_0;
    %pad/u 16;
    %load/vec4 v0x13e1dc130_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13e1dc1d0_0, 0, 16;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x13e1dc270;
T_84 ;
    %wait E_0x13e1dc640;
    %load/vec4 v0x13e1dc6a0_0;
    %pad/u 16;
    %load/vec4 v0x13e1dc760_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13e1dc800_0, 0, 16;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x13e1ddae0;
T_85 ;
    %wait E_0x13e1ddf30;
    %load/vec4 v0x13e1de0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_85.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_85.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_85.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_85.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_85.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_85.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_85.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_85.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_85.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_85.12, 6;
    %jmp T_85.13;
T_85.0 ;
    %load/vec4 v0x13e1ddf90_0;
    %store/vec4 v0x13e1de050_0, 0, 20;
    %jmp T_85.13;
T_85.1 ;
    %load/vec4 v0x13e1ddf90_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x13e1de050_0, 0, 20;
    %jmp T_85.13;
T_85.2 ;
    %load/vec4 v0x13e1ddf90_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x13e1de050_0, 0, 20;
    %jmp T_85.13;
T_85.3 ;
    %load/vec4 v0x13e1ddf90_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x13e1de050_0, 0, 20;
    %jmp T_85.13;
T_85.4 ;
    %load/vec4 v0x13e1ddf90_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x13e1de050_0, 0, 20;
    %jmp T_85.13;
T_85.5 ;
    %load/vec4 v0x13e1ddf90_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x13e1de050_0, 0, 20;
    %jmp T_85.13;
T_85.6 ;
    %load/vec4 v0x13e1ddf90_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x13e1de050_0, 0, 20;
    %jmp T_85.13;
T_85.7 ;
    %load/vec4 v0x13e1ddf90_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x13e1de050_0, 0, 20;
    %jmp T_85.13;
T_85.8 ;
    %load/vec4 v0x13e1ddf90_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x13e1de050_0, 0, 20;
    %jmp T_85.13;
T_85.9 ;
    %load/vec4 v0x13e1ddf90_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x13e1de050_0, 0, 20;
    %jmp T_85.13;
T_85.10 ;
    %load/vec4 v0x13e1ddf90_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x13e1de050_0, 0, 20;
    %jmp T_85.13;
T_85.11 ;
    %load/vec4 v0x13e1ddf90_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x13e1de050_0, 0, 20;
    %jmp T_85.13;
T_85.12 ;
    %load/vec4 v0x13e1ddf90_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x13e1de050_0, 0, 20;
    %jmp T_85.13;
T_85.13 ;
    %pop/vec4 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x13e015e40;
T_86 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e04eea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13e004120_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x13e04f050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x13e010740_0;
    %assign/vec4 v0x13e004120_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x13e015e40;
T_87 ;
    %wait E_0x13e010650;
    %load/vec4 v0x13e010740_0;
    %load/vec4 v0x13e004120_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_87.0, 8;
    %load/vec4 v0x13e004120_0;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x13e010740_0;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %assign/vec4 v0x13e004280_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x13e015e40;
T_88 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e04eea0_0;
    %load/vec4 v0x13e0041b0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e04ef30_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x13e04f050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x13e04ef30_0;
    %inv;
    %assign/vec4 v0x13e04ef30_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x13e015e40;
T_89 ;
    %wait E_0x13e010610;
    %load/vec4 v0x13e04ef30_0;
    %load/vec4 v0x13e04f050_0;
    %and;
    %assign/vec4 v0x13e004310_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x13e015e40;
T_90 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e04eea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13e004090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e04f0f0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x13e0041b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.2, 8;
    %load/vec4 v0x13e004280_0;
    %jmp/1 T_90.3, 8;
T_90.2 ; End of true expr.
    %load/vec4 v0x13e010740_0;
    %jmp/0 T_90.3, 8;
 ; End of false expr.
    %blend;
T_90.3;
    %assign/vec4 v0x13e004090_0, 0;
    %load/vec4 v0x13e0041b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.4, 8;
    %load/vec4 v0x13e004310_0;
    %jmp/1 T_90.5, 8;
T_90.4 ; End of true expr.
    %load/vec4 v0x13e04f050_0;
    %jmp/0 T_90.5, 8;
 ; End of false expr.
    %blend;
T_90.5;
    %assign/vec4 v0x13e04f0f0_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x13e1dd520;
T_91 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e1dd940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e1dd8a0_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x13e1dd8a0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x13e1dda50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13e1dd8a0_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x13e1dce90;
T_92 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e1dd400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e1dd370_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x13e1dd370_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x13e1dd490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13e1dd370_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x13e1dc8a0;
T_93 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e1dcd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e1dcca0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x13e1dcca0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13e1dcdd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13e1dcca0_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x13e024bb0;
T_94 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e1df150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e1dee70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e1def90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e1df0b0_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x13e1dea10_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x13e1decb0_0;
    %and;
    %assign/vec4 v0x13e1dee70_0, 0;
    %load/vec4 v0x13e1dea10_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x13e1def00_0;
    %and;
    %assign/vec4 v0x13e1def90_0, 0;
    %load/vec4 v0x13e1dea10_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x13e1df020_0;
    %and;
    %assign/vec4 v0x13e1df0b0_0, 0;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x13e024bb0;
T_95 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e1df150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x13e1dec00_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x13e1deb70_0;
    %load/vec4 v0x13e1dee70_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13e1dee70_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13e1def90_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13e1def90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13e1df0b0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13e1df0b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x13e1dec00_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x13e024bb0;
T_96 ;
    %wait E_0x13e021f30;
    %load/vec4 v0x13e1de750_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x13e1dec00_0;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x13e1deb70_0, 0, 21;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x13e024bb0;
T_97 ;
    %wait E_0x13e021ef0;
    %load/vec4 v0x13e1dec00_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x13e1deac0_0, 0, 20;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x13e024bb0;
T_98 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e1df150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1de2f0_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x13e1dec00_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x13e1dec00_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x13e1df5a0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e1de2f0_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x13e024bb0;
T_99 ;
    %wait E_0x13e166740;
    %load/vec4 v0x13e1de6c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x13e1df5a0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x13e1de750_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x13e1b9a80;
T_100 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e190430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x13e1926c0_0;
    %load/vec4 v0x13e192d60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1903a0, 0, 4;
T_100.0 ;
    %load/vec4 v0x13e192d60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1903a0, 4;
    %assign/vec4 v0x13e190a40_0, 0;
    %load/vec4 v0x13e192cd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1903a0, 4;
    %assign/vec4 v0x13e190ad0_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x13e1695f0;
T_101 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e13db80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x13e13fe10_0;
    %load/vec4 v0x13e166cc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e13f800, 0, 4;
T_101.0 ;
    %load/vec4 v0x13e166cc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e13f800, 4;
    %assign/vec4 v0x13e13fea0_0, 0;
    %load/vec4 v0x13e167410_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e13f800, 4;
    %assign/vec4 v0x13e13f770_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x13e1e0970;
T_102 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e1e11d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x13e1e0f40_0;
    %load/vec4 v0x13e1e0e10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1e1130, 0, 4;
T_102.0 ;
    %load/vec4 v0x13e1e0e10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1e1130, 4;
    %assign/vec4 v0x13e1e0fd0_0, 0;
    %load/vec4 v0x13e1e0d60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1e1130, 4;
    %assign/vec4 v0x13e1e1080_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x13e13c7a0;
T_103 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e1e3a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e1e3910_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x13e1e41b0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.2, 4;
    %load/vec4 v0x13e1e3180_0;
    %assign/vec4 v0x13e1e3910_0, 0;
    %jmp T_103.3;
T_103.2 ;
    %load/vec4 v0x13e1e41b0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_103.4, 4;
    %load/vec4 v0x13e1e3260_0;
    %pad/u 32;
    %assign/vec4 v0x13e1e3910_0, 0;
T_103.4 ;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x13e13c7a0;
T_104 ;
    %wait E_0x13e18a9d0;
    %load/vec4 v0x13e1e3a50_0;
    %load/vec4 v0x13e1e39b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1e39b0_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x13e1e2a80_0;
    %load/vec4 v0x13e1e39b0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e1e39b0_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x13e1e57b0;
T_105 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1e61c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e1e5de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e1e5e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e1e5f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e1e5fd0_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x13e1e6550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x13e1e5c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %jmp T_105.8;
T_105.4 ;
    %load/vec4 v0x13e1e6070_0;
    %assign/vec4 v0x13e1e5de0_0, 0;
    %jmp T_105.8;
T_105.5 ;
    %load/vec4 v0x13e1e6070_0;
    %assign/vec4 v0x13e1e5e70_0, 0;
    %jmp T_105.8;
T_105.6 ;
    %load/vec4 v0x13e1e6070_0;
    %assign/vec4 v0x13e1e5f00_0, 0;
    %jmp T_105.8;
T_105.7 ;
    %load/vec4 v0x13e1e6070_0;
    %assign/vec4 v0x13e1e5fd0_0, 0;
    %jmp T_105.8;
T_105.8 ;
    %pop/vec4 1;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x13e1e57b0;
T_106 ;
    %wait E_0x13e1e5bb0;
    %load/vec4 v0x13e1e5c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_106.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_106.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_106.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_106.3, 6;
    %jmp T_106.4;
T_106.0 ;
    %load/vec4 v0x13e1e62d0_0;
    %store/vec4 v0x13e1e6110_0, 0, 32;
    %jmp T_106.4;
T_106.1 ;
    %load/vec4 v0x13e1e6370_0;
    %store/vec4 v0x13e1e6110_0, 0, 32;
    %jmp T_106.4;
T_106.2 ;
    %load/vec4 v0x13e1e6430_0;
    %store/vec4 v0x13e1e6110_0, 0, 32;
    %jmp T_106.4;
T_106.3 ;
    %load/vec4 v0x13e1e64c0_0;
    %store/vec4 v0x13e1e6110_0, 0, 32;
    %jmp T_106.4;
T_106.4 ;
    %pop/vec4 1;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x13e1ea010;
T_107 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1ea470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e1ea3d0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x13e1ea3d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13e1ea500_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13e1ea3d0_0, 0;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x13e1e95e0;
T_108 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1eb700_0;
    %load/vec4 v0x13e1ea860_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e1eb360_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x13e1eaf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x13e1eb360_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13e1eb360_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x13e1e95e0;
T_109 ;
    %wait E_0x13e1e9f80;
    %load/vec4 v0x13e1eb360_0;
    %load/vec4 v0x13e1eb510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e1eb900_0;
    %and;
    %store/vec4 v0x13e1ea860_0, 0, 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x13e1e95e0;
T_110 ;
    %wait E_0x13e1e9d90;
    %load/vec4 v0x13e1eb900_0;
    %store/vec4 v0x13e1eaf40_0, 0, 1;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x13e1e95e0;
T_111 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1eb700_0;
    %load/vec4 v0x13e1ea690_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e1eab10_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x13e1ead90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x13e1eab10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13e1eab10_0, 0;
T_111.2 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x13e1e95e0;
T_112 ;
    %wait E_0x13e1e9f20;
    %load/vec4 v0x13e1eab10_0;
    %load/vec4 v0x13e1eac40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e1ead90_0;
    %and;
    %store/vec4 v0x13e1ea690_0, 0, 1;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x13e1e95e0;
T_113 ;
    %wait E_0x13e1e9dd0;
    %load/vec4 v0x13e1ea860_0;
    %store/vec4 v0x13e1ead90_0, 0, 1;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x13e1e95e0;
T_114 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1eb700_0;
    %load/vec4 v0x13e1ea940_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e1eb670_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x13e1eafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x13e1eb670_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13e1eb670_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x13e1e95e0;
T_115 ;
    %wait E_0x13e1e9ea0;
    %load/vec4 v0x13e1eb670_0;
    %load/vec4 v0x13e1eb5c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e1eafd0_0;
    %and;
    %store/vec4 v0x13e1ea940_0, 0, 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x13e1e95e0;
T_116 ;
    %wait E_0x13e1e9e50;
    %load/vec4 v0x13e1ea690_0;
    %store/vec4 v0x13e1eafd0_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x13e1e95e0;
T_117 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1eb700_0;
    %load/vec4 v0x13e1ea7c0_0;
    %or;
    %load/vec4 v0x13e1eba40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v0x13e1ebae0_0;
    %assign/vec4 v0x13e1eb2d0_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x13e1eaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x13e1eb2d0_0;
    %load/vec4 v0x13e1ebae0_0;
    %add;
    %assign/vec4 v0x13e1eb2d0_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x13e1e95e0;
T_118 ;
    %wait E_0x13e1e9e50;
    %load/vec4 v0x13e1ea690_0;
    %store/vec4 v0x13e1ea7c0_0, 0, 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x13e1e95e0;
T_119 ;
    %wait E_0x13e1e9dd0;
    %load/vec4 v0x13e1ea860_0;
    %store/vec4 v0x13e1eaeb0_0, 0, 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x13e1e95e0;
T_120 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1eb700_0;
    %load/vec4 v0x13e1ea7c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e1eb210_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x13e1ea730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x13e1eb2d0_0;
    %assign/vec4 v0x13e1eb210_0, 0;
    %jmp T_120.3;
T_120.2 ;
    %load/vec4 v0x13e1eae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x13e1eb210_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13e1eb210_0, 0;
T_120.4 ;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x13e1e95e0;
T_121 ;
    %wait E_0x13e1e9dd0;
    %load/vec4 v0x13e1ea860_0;
    %store/vec4 v0x13e1ea730_0, 0, 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x13e1e95e0;
T_122 ;
    %wait E_0x13e1e9d90;
    %load/vec4 v0x13e1eb900_0;
    %store/vec4 v0x13e1eae20_0, 0, 1;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x13e1e95e0;
T_123 ;
    %wait E_0x13e1e9d10;
    %load/vec4 v0x13e1eb480_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %load/vec4 v0x13e1eb670_0;
    %load/vec4 v0x13e1eb360_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13e1eb670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e1eb360_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x13e1eb3f0_0, 0, 6;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x13e1e95e0;
T_124 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1eb700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1eb9b0_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x13e1eb900_0;
    %assign/vec4 v0x13e1eb9b0_0, 0;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x13e1e95e0;
T_125 ;
    %wait E_0x13e1e9cc0;
    %load/vec4 v0x13e1eb900_0;
    %load/vec4 v0x13e1eb9b0_0;
    %inv;
    %and;
    %store/vec4 v0x13e1eba40_0, 0, 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x13e1e95e0;
T_126 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1eb700_0;
    %load/vec4 v0x13e1eaa80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e1eb7b0_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x13e1eb070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0x13e1eb7b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13e1eb7b0_0, 0;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x13e1e95e0;
T_127 ;
    %wait E_0x13e1e9c50;
    %load/vec4 v0x13e1eb7b0_0;
    %load/vec4 v0x13e1eb850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e1eb070_0;
    %and;
    %store/vec4 v0x13e1eaa80_0, 0, 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x13e1e95e0;
T_128 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1eb700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1ead00_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x13e1ea9d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e1ead00_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x13e1ed1c0;
T_129 ;
    %wait E_0x13e1ed580;
    %load/vec4 v0x13e1ed5d0_0;
    %pad/u 16;
    %load/vec4 v0x13e1ed690_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13e1ed730_0, 0, 16;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x13e1ed7d0;
T_130 ;
    %wait E_0x13e1edbc0;
    %load/vec4 v0x13e1edc10_0;
    %pad/u 16;
    %load/vec4 v0x13e1edcd0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13e1edd70_0, 0, 16;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x13e1ede10;
T_131 ;
    %wait E_0x13e1ee1e0;
    %load/vec4 v0x13e1ee240_0;
    %pad/u 16;
    %load/vec4 v0x13e1ee300_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13e1ee3a0_0, 0, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x13e1ef680;
T_132 ;
    %wait E_0x13e1efad0;
    %load/vec4 v0x13e1efc90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_132.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_132.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_132.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_132.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_132.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_132.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_132.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_132.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_132.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_132.12, 6;
    %jmp T_132.13;
T_132.0 ;
    %load/vec4 v0x13e1efb30_0;
    %store/vec4 v0x13e1efbf0_0, 0, 20;
    %jmp T_132.13;
T_132.1 ;
    %load/vec4 v0x13e1efb30_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x13e1efbf0_0, 0, 20;
    %jmp T_132.13;
T_132.2 ;
    %load/vec4 v0x13e1efb30_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x13e1efbf0_0, 0, 20;
    %jmp T_132.13;
T_132.3 ;
    %load/vec4 v0x13e1efb30_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x13e1efbf0_0, 0, 20;
    %jmp T_132.13;
T_132.4 ;
    %load/vec4 v0x13e1efb30_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x13e1efbf0_0, 0, 20;
    %jmp T_132.13;
T_132.5 ;
    %load/vec4 v0x13e1efb30_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x13e1efbf0_0, 0, 20;
    %jmp T_132.13;
T_132.6 ;
    %load/vec4 v0x13e1efb30_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x13e1efbf0_0, 0, 20;
    %jmp T_132.13;
T_132.7 ;
    %load/vec4 v0x13e1efb30_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x13e1efbf0_0, 0, 20;
    %jmp T_132.13;
T_132.8 ;
    %load/vec4 v0x13e1efb30_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x13e1efbf0_0, 0, 20;
    %jmp T_132.13;
T_132.9 ;
    %load/vec4 v0x13e1efb30_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x13e1efbf0_0, 0, 20;
    %jmp T_132.13;
T_132.10 ;
    %load/vec4 v0x13e1efb30_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x13e1efbf0_0, 0, 20;
    %jmp T_132.13;
T_132.11 ;
    %load/vec4 v0x13e1efb30_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x13e1efbf0_0, 0, 20;
    %jmp T_132.13;
T_132.12 ;
    %load/vec4 v0x13e1efb30_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x13e1efbf0_0, 0, 20;
    %jmp T_132.13;
T_132.13 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x13e1ec5f0;
T_133 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1ece50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13e1ecbd0_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x13e1ed010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x13e1ecaa0_0;
    %assign/vec4 v0x13e1ecbd0_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x13e1ec5f0;
T_134 ;
    %wait E_0x13e1ec9b0;
    %load/vec4 v0x13e1ecaa0_0;
    %load/vec4 v0x13e1ecbd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_134.0, 8;
    %load/vec4 v0x13e1ecbd0_0;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x13e1ecaa0_0;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %assign/vec4 v0x13e1ecd30_0, 0;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x13e1ec5f0;
T_135 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1ece50_0;
    %load/vec4 v0x13e1ecc60_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1ecef0_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x13e1ed010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x13e1ecef0_0;
    %inv;
    %assign/vec4 v0x13e1ecef0_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x13e1ec5f0;
T_136 ;
    %wait E_0x13e1ec950;
    %load/vec4 v0x13e1ecef0_0;
    %load/vec4 v0x13e1ed010_0;
    %and;
    %assign/vec4 v0x13e1ecdc0_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x13e1ec5f0;
T_137 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1ece50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13e1ecb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1ed0b0_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x13e1ecc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.2, 8;
    %load/vec4 v0x13e1ecd30_0;
    %jmp/1 T_137.3, 8;
T_137.2 ; End of true expr.
    %load/vec4 v0x13e1ecaa0_0;
    %jmp/0 T_137.3, 8;
 ; End of false expr.
    %blend;
T_137.3;
    %assign/vec4 v0x13e1ecb40_0, 0;
    %load/vec4 v0x13e1ecc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.4, 8;
    %load/vec4 v0x13e1ecdc0_0;
    %jmp/1 T_137.5, 8;
T_137.4 ; End of true expr.
    %load/vec4 v0x13e1ed010_0;
    %jmp/0 T_137.5, 8;
 ; End of false expr.
    %blend;
T_137.5;
    %assign/vec4 v0x13e1ed0b0_0, 0;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x13e1ef0c0;
T_138 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1ef4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e1ef440_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x13e1ef440_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x13e1ef5f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13e1ef440_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x13e1eea30;
T_139 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1eefa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e1eef10_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x13e1eef10_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x13e1ef030_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13e1eef10_0, 0;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x13e1ee440;
T_140 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1ee8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e1ee840_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x13e1ee840_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13e1ee970_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13e1ee840_0, 0;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x13e1ebd10;
T_141 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1f0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e1f0a10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e1f0b30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e1f0c50_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x13e1f05b0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x13e1f0850_0;
    %and;
    %assign/vec4 v0x13e1f0a10_0, 0;
    %load/vec4 v0x13e1f05b0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x13e1f0aa0_0;
    %and;
    %assign/vec4 v0x13e1f0b30_0, 0;
    %load/vec4 v0x13e1f05b0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x13e1f0bc0_0;
    %and;
    %assign/vec4 v0x13e1f0c50_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x13e1ebd10;
T_142 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1f0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x13e1f07a0_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x13e1f0710_0;
    %load/vec4 v0x13e1f0a10_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13e1f0a10_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13e1f0b30_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13e1f0b30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13e1f0c50_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13e1f0c50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x13e1f07a0_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x13e1ebd10;
T_143 ;
    %wait E_0x13e1ec590;
    %load/vec4 v0x13e1f02f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x13e1f07a0_0;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x13e1f0710_0, 0, 21;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x13e1ebd10;
T_144 ;
    %wait E_0x13e1ec540;
    %load/vec4 v0x13e1f07a0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x13e1f0660_0, 0, 20;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x13e1ebd10;
T_145 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1f0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1efe90_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x13e1f07a0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x13e1f07a0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x13e1f1140_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e1efe90_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x13e1ebd10;
T_146 ;
    %wait E_0x13e1ec4f0;
    %load/vec4 v0x13e1f0260_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x13e1f1140_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x13e1f02f0_0, 0, 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x13e1e7800;
T_147 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1e8070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x13e1e7dc0_0;
    %load/vec4 v0x13e1e7c90_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1e7fd0, 0, 4;
T_147.0 ;
    %load/vec4 v0x13e1e7c90_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1e7fd0, 4;
    %assign/vec4 v0x13e1e7e50_0, 0;
    %load/vec4 v0x13e1e7be0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1e7fd0, 4;
    %assign/vec4 v0x13e1e7f20_0, 0;
    %jmp T_147;
    .thread T_147;
    .scope S_0x13e1e81c0;
T_148 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1e8a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %load/vec4 v0x13e1e87d0_0;
    %load/vec4 v0x13e1e86a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1e89c0, 0, 4;
T_148.0 ;
    %load/vec4 v0x13e1e86a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1e89c0, 4;
    %assign/vec4 v0x13e1e8860_0, 0;
    %load/vec4 v0x13e1e85f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1e89c0, 4;
    %assign/vec4 v0x13e1e8910_0, 0;
    %jmp T_148;
    .thread T_148;
    .scope S_0x13e1f2510;
T_149 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1f2d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v0x13e1f2ae0_0;
    %load/vec4 v0x13e1f29b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1f2cd0, 0, 4;
T_149.0 ;
    %load/vec4 v0x13e1f29b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1f2cd0, 4;
    %assign/vec4 v0x13e1f2b70_0, 0;
    %load/vec4 v0x13e1f2900_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1f2cd0, 4;
    %assign/vec4 v0x13e1f2c20_0, 0;
    %jmp T_149;
    .thread T_149;
    .scope S_0x13e1e4950;
T_150 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1f55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e1f54b0_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x13e1f5d50_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_150.2, 4;
    %load/vec4 v0x13e1f4d20_0;
    %assign/vec4 v0x13e1f54b0_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x13e1f5d50_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_150.4, 4;
    %load/vec4 v0x13e1f4e00_0;
    %pad/u 32;
    %assign/vec4 v0x13e1f54b0_0, 0;
T_150.4 ;
T_150.3 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x13e1e4950;
T_151 ;
    %wait E_0x13e1e5c30;
    %load/vec4 v0x13e1f55f0_0;
    %load/vec4 v0x13e1f5550_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1f5550_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x13e1f4620_0;
    %load/vec4 v0x13e1f5550_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e1f5550_0, 0;
T_151.2 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x13e1f7420;
T_152 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1f7e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e1f7a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e1f7af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e1f7b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e1f7c50_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x13e1f81d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x13e1f7900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %jmp T_152.8;
T_152.4 ;
    %load/vec4 v0x13e1f7cf0_0;
    %assign/vec4 v0x13e1f7a60_0, 0;
    %jmp T_152.8;
T_152.5 ;
    %load/vec4 v0x13e1f7cf0_0;
    %assign/vec4 v0x13e1f7af0_0, 0;
    %jmp T_152.8;
T_152.6 ;
    %load/vec4 v0x13e1f7cf0_0;
    %assign/vec4 v0x13e1f7b80_0, 0;
    %jmp T_152.8;
T_152.7 ;
    %load/vec4 v0x13e1f7cf0_0;
    %assign/vec4 v0x13e1f7c50_0, 0;
    %jmp T_152.8;
T_152.8 ;
    %pop/vec4 1;
T_152.2 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x13e1f7420;
T_153 ;
    %wait E_0x13e1f7840;
    %load/vec4 v0x13e1f7900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_153.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_153.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_153.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_153.3, 6;
    %jmp T_153.4;
T_153.0 ;
    %load/vec4 v0x13e1f7f50_0;
    %store/vec4 v0x13e1f7d90_0, 0, 32;
    %jmp T_153.4;
T_153.1 ;
    %load/vec4 v0x13e1f7ff0_0;
    %store/vec4 v0x13e1f7d90_0, 0, 32;
    %jmp T_153.4;
T_153.2 ;
    %load/vec4 v0x13e1f80b0_0;
    %store/vec4 v0x13e1f7d90_0, 0, 32;
    %jmp T_153.4;
T_153.3 ;
    %load/vec4 v0x13e1f8140_0;
    %store/vec4 v0x13e1f7d90_0, 0, 32;
    %jmp T_153.4;
T_153.4 ;
    %pop/vec4 1;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x13e1fbc90;
T_154 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1fc0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e1fc050_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x13e1fc050_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13e1fc180_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13e1fc050_0, 0;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x13e1fb260;
T_155 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1fd380_0;
    %load/vec4 v0x13e1fc4e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e1fcfe0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x13e1fcbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x13e1fcfe0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13e1fcfe0_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x13e1fb260;
T_156 ;
    %wait E_0x13e1fbc00;
    %load/vec4 v0x13e1fcfe0_0;
    %load/vec4 v0x13e1fd190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e1fd580_0;
    %and;
    %store/vec4 v0x13e1fc4e0_0, 0, 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x13e1fb260;
T_157 ;
    %wait E_0x13e1fba10;
    %load/vec4 v0x13e1fd580_0;
    %store/vec4 v0x13e1fcbc0_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x13e1fb260;
T_158 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1fd380_0;
    %load/vec4 v0x13e1fc310_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e1fc790_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x13e1fca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x13e1fc790_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13e1fc790_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x13e1fb260;
T_159 ;
    %wait E_0x13e1fbba0;
    %load/vec4 v0x13e1fc790_0;
    %load/vec4 v0x13e1fc8c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e1fca10_0;
    %and;
    %store/vec4 v0x13e1fc310_0, 0, 1;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x13e1fb260;
T_160 ;
    %wait E_0x13e1fba50;
    %load/vec4 v0x13e1fc4e0_0;
    %store/vec4 v0x13e1fca10_0, 0, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x13e1fb260;
T_161 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1fd380_0;
    %load/vec4 v0x13e1fc5c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13e1fd2f0_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x13e1fcc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %load/vec4 v0x13e1fd2f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13e1fd2f0_0, 0;
T_161.2 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x13e1fb260;
T_162 ;
    %wait E_0x13e1fbb20;
    %load/vec4 v0x13e1fd2f0_0;
    %load/vec4 v0x13e1fd240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e1fcc50_0;
    %and;
    %store/vec4 v0x13e1fc5c0_0, 0, 1;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x13e1fb260;
T_163 ;
    %wait E_0x13e1fbad0;
    %load/vec4 v0x13e1fc310_0;
    %store/vec4 v0x13e1fcc50_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x13e1fb260;
T_164 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1fd380_0;
    %load/vec4 v0x13e1fc440_0;
    %or;
    %load/vec4 v0x13e1fd6c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %load/vec4 v0x13e1fd760_0;
    %assign/vec4 v0x13e1fcf50_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x13e1fcb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x13e1fcf50_0;
    %load/vec4 v0x13e1fd760_0;
    %add;
    %assign/vec4 v0x13e1fcf50_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x13e1fb260;
T_165 ;
    %wait E_0x13e1fbad0;
    %load/vec4 v0x13e1fc310_0;
    %store/vec4 v0x13e1fc440_0, 0, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x13e1fb260;
T_166 ;
    %wait E_0x13e1fba50;
    %load/vec4 v0x13e1fc4e0_0;
    %store/vec4 v0x13e1fcb30_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x13e1fb260;
T_167 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1fd380_0;
    %load/vec4 v0x13e1fc440_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e1fce90_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v0x13e1fc3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x13e1fcf50_0;
    %assign/vec4 v0x13e1fce90_0, 0;
    %jmp T_167.3;
T_167.2 ;
    %load/vec4 v0x13e1fcaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %load/vec4 v0x13e1fce90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13e1fce90_0, 0;
T_167.4 ;
T_167.3 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x13e1fb260;
T_168 ;
    %wait E_0x13e1fba50;
    %load/vec4 v0x13e1fc4e0_0;
    %store/vec4 v0x13e1fc3b0_0, 0, 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x13e1fb260;
T_169 ;
    %wait E_0x13e1fba10;
    %load/vec4 v0x13e1fd580_0;
    %store/vec4 v0x13e1fcaa0_0, 0, 1;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x13e1fb260;
T_170 ;
    %wait E_0x13e1fb990;
    %load/vec4 v0x13e1fd100_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %load/vec4 v0x13e1fd2f0_0;
    %load/vec4 v0x13e1fcfe0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13e1fd2f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13e1fcfe0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x13e1fd070_0, 0, 6;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x13e1fb260;
T_171 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1fd380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1fd630_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x13e1fd580_0;
    %assign/vec4 v0x13e1fd630_0, 0;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x13e1fb260;
T_172 ;
    %wait E_0x13e1fb940;
    %load/vec4 v0x13e1fd580_0;
    %load/vec4 v0x13e1fd630_0;
    %inv;
    %and;
    %store/vec4 v0x13e1fd6c0_0, 0, 1;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x13e1fb260;
T_173 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1fd380_0;
    %load/vec4 v0x13e1fc700_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e1fd430_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x13e1fccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.2, 8;
    %load/vec4 v0x13e1fd430_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13e1fd430_0, 0;
T_173.2 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x13e1fb260;
T_174 ;
    %wait E_0x13e1fb8d0;
    %load/vec4 v0x13e1fd430_0;
    %load/vec4 v0x13e1fd4d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13e1fccf0_0;
    %and;
    %store/vec4 v0x13e1fc700_0, 0, 1;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x13e1fb260;
T_175 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1fd380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1fc980_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x13e1fc650_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e1fc980_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x13e1fee40;
T_176 ;
    %wait E_0x13e1ff200;
    %load/vec4 v0x13e1ff250_0;
    %pad/u 16;
    %load/vec4 v0x13e1ff310_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13e1ff3b0_0, 0, 16;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x13e1ff450;
T_177 ;
    %wait E_0x13e1ff840;
    %load/vec4 v0x13e1ff890_0;
    %pad/u 16;
    %load/vec4 v0x13e1ff950_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13e1ff9f0_0, 0, 16;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x13e1ffa90;
T_178 ;
    %wait E_0x13e1ffe60;
    %load/vec4 v0x13e1ffec0_0;
    %pad/u 16;
    %load/vec4 v0x12ce04080_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x12ce04110_0, 0, 16;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x12ce05380;
T_179 ;
    %wait E_0x12ce057d0;
    %load/vec4 v0x12ce05990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_179.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_179.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_179.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_179.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_179.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_179.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_179.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_179.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_179.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_179.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_179.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_179.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_179.12, 6;
    %jmp T_179.13;
T_179.0 ;
    %load/vec4 v0x12ce05830_0;
    %store/vec4 v0x12ce058f0_0, 0, 20;
    %jmp T_179.13;
T_179.1 ;
    %load/vec4 v0x12ce05830_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x12ce058f0_0, 0, 20;
    %jmp T_179.13;
T_179.2 ;
    %load/vec4 v0x12ce05830_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x12ce058f0_0, 0, 20;
    %jmp T_179.13;
T_179.3 ;
    %load/vec4 v0x12ce05830_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x12ce058f0_0, 0, 20;
    %jmp T_179.13;
T_179.4 ;
    %load/vec4 v0x12ce05830_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x12ce058f0_0, 0, 20;
    %jmp T_179.13;
T_179.5 ;
    %load/vec4 v0x12ce05830_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x12ce058f0_0, 0, 20;
    %jmp T_179.13;
T_179.6 ;
    %load/vec4 v0x12ce05830_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x12ce058f0_0, 0, 20;
    %jmp T_179.13;
T_179.7 ;
    %load/vec4 v0x12ce05830_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x12ce058f0_0, 0, 20;
    %jmp T_179.13;
T_179.8 ;
    %load/vec4 v0x12ce05830_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x12ce058f0_0, 0, 20;
    %jmp T_179.13;
T_179.9 ;
    %load/vec4 v0x12ce05830_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x12ce058f0_0, 0, 20;
    %jmp T_179.13;
T_179.10 ;
    %load/vec4 v0x12ce05830_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x12ce058f0_0, 0, 20;
    %jmp T_179.13;
T_179.11 ;
    %load/vec4 v0x12ce05830_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x12ce058f0_0, 0, 20;
    %jmp T_179.13;
T_179.12 ;
    %load/vec4 v0x12ce05830_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x12ce058f0_0, 0, 20;
    %jmp T_179.13;
T_179.13 ;
    %pop/vec4 1;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x13e1fe270;
T_180 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1fead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13e1fe850_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x13e1fec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x13e1fe720_0;
    %assign/vec4 v0x13e1fe850_0, 0;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x13e1fe270;
T_181 ;
    %wait E_0x13e1fe630;
    %load/vec4 v0x13e1fe720_0;
    %load/vec4 v0x13e1fe850_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_181.0, 8;
    %load/vec4 v0x13e1fe850_0;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x13e1fe720_0;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %assign/vec4 v0x13e1fe9b0_0, 0;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0x13e1fe270;
T_182 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1fead0_0;
    %load/vec4 v0x13e1fe8e0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1feb70_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x13e1fec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x13e1feb70_0;
    %inv;
    %assign/vec4 v0x13e1feb70_0, 0;
T_182.2 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x13e1fe270;
T_183 ;
    %wait E_0x13e1fe5d0;
    %load/vec4 v0x13e1feb70_0;
    %load/vec4 v0x13e1fec90_0;
    %and;
    %assign/vec4 v0x13e1fea40_0, 0;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x13e1fe270;
T_184 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1fead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13e1fe7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1fed30_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x13e1fe8e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.2, 8;
    %load/vec4 v0x13e1fe9b0_0;
    %jmp/1 T_184.3, 8;
T_184.2 ; End of true expr.
    %load/vec4 v0x13e1fe720_0;
    %jmp/0 T_184.3, 8;
 ; End of false expr.
    %blend;
T_184.3;
    %assign/vec4 v0x13e1fe7c0_0, 0;
    %load/vec4 v0x13e1fe8e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.4, 8;
    %load/vec4 v0x13e1fea40_0;
    %jmp/1 T_184.5, 8;
T_184.4 ; End of true expr.
    %load/vec4 v0x13e1fec90_0;
    %jmp/0 T_184.5, 8;
 ; End of false expr.
    %blend;
T_184.5;
    %assign/vec4 v0x13e1fed30_0, 0;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x12ce04dc0;
T_185 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x12ce051e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12ce05140_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x12ce05140_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x12ce052f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12ce05140_0, 0;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x12ce04730;
T_186 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x12ce04ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12ce04c10_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x12ce04c10_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x12ce04d30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12ce04c10_0, 0;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x12ce041a0;
T_187 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x12ce045e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12ce04540_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x12ce04540_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12ce04670_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12ce04540_0, 0;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x13e1fd990;
T_188 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x12ce069f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12ce06710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12ce06830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12ce06950_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x12ce062b0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x12ce06550_0;
    %and;
    %assign/vec4 v0x12ce06710_0, 0;
    %load/vec4 v0x12ce062b0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x12ce067a0_0;
    %and;
    %assign/vec4 v0x12ce06830_0, 0;
    %load/vec4 v0x12ce062b0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x12ce068c0_0;
    %and;
    %assign/vec4 v0x12ce06950_0, 0;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x13e1fd990;
T_189 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x12ce069f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x12ce064a0_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x12ce06410_0;
    %load/vec4 v0x12ce06710_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12ce06710_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12ce06830_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12ce06830_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12ce06950_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12ce06950_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x12ce064a0_0, 0;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x13e1fd990;
T_190 ;
    %wait E_0x13e1fe210;
    %load/vec4 v0x12ce05ff0_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x12ce064a0_0;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x12ce06410_0, 0, 21;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x13e1fd990;
T_191 ;
    %wait E_0x13e1fe1c0;
    %load/vec4 v0x12ce064a0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x12ce06360_0, 0, 20;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x13e1fd990;
T_192 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x12ce069f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce05b90_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x12ce064a0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x12ce064a0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x12ce06e40_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce05b90_0, 0;
T_192.2 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x13e1fd990;
T_193 ;
    %wait E_0x13e1fe170;
    %load/vec4 v0x12ce05f60_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x12ce06e40_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x12ce05ff0_0, 0, 1;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_0x13e1f9480;
T_194 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1f9cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %load/vec4 v0x13e1f9a40_0;
    %load/vec4 v0x13e1f9910_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1f9c50, 0, 4;
T_194.0 ;
    %load/vec4 v0x13e1f9910_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1f9c50, 4;
    %assign/vec4 v0x13e1f9ad0_0, 0;
    %load/vec4 v0x13e1f9860_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1f9c50, 4;
    %assign/vec4 v0x13e1f9ba0_0, 0;
    %jmp T_194;
    .thread T_194;
    .scope S_0x13e1f9e40;
T_195 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x13e1fa6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %load/vec4 v0x13e1fa450_0;
    %load/vec4 v0x13e1fa320_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e1fa640, 0, 4;
T_195.0 ;
    %load/vec4 v0x13e1fa320_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1fa640, 4;
    %assign/vec4 v0x13e1fa4e0_0, 0;
    %load/vec4 v0x13e1fa270_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13e1fa640, 4;
    %assign/vec4 v0x13e1fa590_0, 0;
    %jmp T_195;
    .thread T_195;
    .scope S_0x12ce08210;
T_196 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x12ce08a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x12ce087e0_0;
    %load/vec4 v0x12ce086b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce089d0, 0, 4;
T_196.0 ;
    %load/vec4 v0x12ce086b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12ce089d0, 4;
    %assign/vec4 v0x12ce08870_0, 0;
    %load/vec4 v0x12ce08600_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12ce089d0, 4;
    %assign/vec4 v0x12ce08920_0, 0;
    %jmp T_196;
    .thread T_196;
    .scope S_0x13e1f65e0;
T_197 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x12ce0b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ce0b1b0_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x12ce0ba50_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_197.2, 4;
    %load/vec4 v0x12ce0aa20_0;
    %assign/vec4 v0x12ce0b1b0_0, 0;
    %jmp T_197.3;
T_197.2 ;
    %load/vec4 v0x12ce0ba50_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_197.4, 4;
    %load/vec4 v0x12ce0ab00_0;
    %pad/u 32;
    %assign/vec4 v0x12ce0b1b0_0, 0;
T_197.4 ;
T_197.3 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x13e1f65e0;
T_198 ;
    %wait E_0x13e1f78b0;
    %load/vec4 v0x12ce0b2f0_0;
    %load/vec4 v0x12ce0b250_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce0b250_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x12ce0a320_0;
    %load/vec4 v0x12ce0b250_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce0b250_0, 0;
T_198.2 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x13e1a6530;
T_199 ;
    %wait E_0x13e004800;
    %load/vec4 v0x12ce0c8c0_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x12ce0c2c0_0, 0;
    %jmp T_199;
    .thread T_199;
    .scope S_0x13e1a6530;
T_200 ;
    %wait E_0x13e0045d0;
    %load/vec4 v0x12ce0c2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_200.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_200.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_200.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_200.3, 6;
    %jmp T_200.4;
T_200.0 ;
    %load/vec4 v0x12ce0cc00_0;
    %store/vec4 v0x12ce0cb70_0, 0, 32;
    %jmp T_200.4;
T_200.1 ;
    %load/vec4 v0x12ce0cc90_0;
    %store/vec4 v0x12ce0cb70_0, 0, 32;
    %jmp T_200.4;
T_200.2 ;
    %load/vec4 v0x12ce0cd20_0;
    %store/vec4 v0x12ce0cb70_0, 0, 32;
    %jmp T_200.4;
T_200.3 ;
    %load/vec4 v0x12ce0ceb0_0;
    %store/vec4 v0x12ce0cb70_0, 0, 32;
    %jmp T_200.4;
T_200.4 ;
    %pop/vec4 1;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x13e1d0440;
T_201 ;
    %wait E_0x13e0450e0;
    %load/vec4 v0x12ce0dd60_0;
    %store/vec4 v0x12ce0eb60_0, 0, 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x13e1d0440;
T_202 ;
    %wait E_0x13e048f00;
    %load/vec4 v0x12ce0e6b0_0;
    %store/vec4 v0x12ce0ebf0_0, 0, 1;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0x13e1d0440;
T_203 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce0dd60_0, 0, 1;
T_203.0 ;
    %delay 5, 0;
    %load/vec4 v0x12ce0dd60_0;
    %inv;
    %store/vec4 v0x12ce0dd60_0, 0, 1;
    %jmp T_203.0;
    %end;
    .thread T_203;
    .scope S_0x13e1d0440;
T_204 ;
    %vpi_call 2 143 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 144 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13e1d0440 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce0eb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce0f000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce0edc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce0f090_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12ce0ef70_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce0ee50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce0ed30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce0e6b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.1, 5;
    %jmp/1 T_204.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13e024e40;
    %jmp T_204.0;
T_204.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce0e6b0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.3, 5;
    %jmp/1 T_204.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13e024e40;
    %jmp T_204.2;
T_204.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce0e6b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_204.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.5, 5;
    %jmp/1 T_204.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13e024e40;
    %jmp T_204.4;
T_204.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e129170_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.config_test, S_0x13e1ba7c0;
    %join;
    %fork TD_tb_ren_conv_top_wrapper.load_data, S_0x13e1b8d40;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce0e100_0, 0, 32;
    %load/vec4 v0x12ce0e100_0;
    %pad/s 8;
    %store/vec4 v0x12ce0da20_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_image, S_0x12ce0d860;
    %join;
    %load/vec4 v0x12ce0e100_0;
    %pad/s 8;
    %store/vec4 v0x12ce0dca0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_kernel, S_0x12ce0dae0;
    %join;
    %vpi_call 2 172 "$display", "-------- iteration %0d ----------", v0x12ce0e100_0 {0 0 0};
    %fork TD_tb_ren_conv_top_wrapper.calculate_results, S_0x13e1cfc10;
    %join;
    %load/vec4 v0x12ce0e100_0;
    %pad/s 8;
    %store/vec4 v0x13e1d75f0_0, 0, 8;
    %load/vec4 v0x12ce0e250_0;
    %subi 1, 0, 3;
    %store/vec4 v0x13e1d7dd0_0, 0, 3;
    %load/vec4 v0x12ce0de10_0;
    %subi 1, 0, 8;
    %store/vec4 v0x13e026090_0, 0, 8;
    %load/vec4 v0x12ce0e410_0;
    %subi 1, 0, 3;
    %store/vec4 v0x13e1d9400_0, 0, 3;
    %load/vec4 v0x12ce0eac0_0;
    %store/vec4 v0x13e128b70_0, 0, 8;
    %load/vec4 v0x12ce0e1b0_0;
    %store/vec4 v0x13e1d79e0_0, 0, 1;
    %load/vec4 v0x12ce0e7f0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x13e12a340_0, 0, 8;
    %load/vec4 v0x12ce0ea30_0;
    %store/vec4 v0x13e12a580_0, 0, 4;
    %load/vec4 v0x12ce0dec0_0;
    %store/vec4 v0x13e0162e0_0, 0, 1;
    %load/vec4 v0x12ce0e600_0;
    %store/vec4 v0x13e1d9820_0, 0, 3;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x13e1bb5d0;
    %join;
    %load/vec4 v0x12ce0e100_0;
    %pad/s 8;
    %store/vec4 v0x13e1d32e0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.poll_done, S_0x13e1b7fb0;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.7, 5;
    %jmp/1 T_204.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13e024e40;
    %jmp T_204.6;
T_204.7 ;
    %pop/vec4 1;
    %load/vec4 v0x12ce0e100_0;
    %pad/s 8;
    %store/vec4 v0x13e1cc650_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.readback_results, S_0x13e1a6d60;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.9, 5;
    %jmp/1 T_204.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13e024e40;
    %jmp T_204.8;
T_204.9 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top_wrapper.compare_results, S_0x13e1b7100;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x12ce0e100_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x12ce0d720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce0d7b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12ce0d560;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x12ce0e100_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x12ce0d720_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x12ce0d7b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12ce0d560;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
T_204.10 ;
    %load/vec4 v0x12ce0df70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_204.11, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x12ce0df70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce0e8a0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x12ce0df70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce0e750, 0, 4;
    %load/vec4 v0x12ce0df70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ce0df70_0, 0, 32;
    %jmp T_204.10;
T_204.11 ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x12ce0e100_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x12ce0d720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce0d7b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12ce0d560;
    %join;
    %load/vec4 v0x12ce0e100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12ce0e100_0, 0, 32;
    %vpi_call 2 195 "$display", "STATUS: Simulation complete" {0 0 0};
    %vpi_call 2 211 "$finish" {0 0 0};
    %end;
    .thread T_204;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb_ren_conv_top_wrapper_big.v";
    "../verilog/ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top.v";
    "../verilog/regs.v";
    "../verilog/ctrl_status_regs_4.v";
    "../verilog/dffram.v";
    "../verilog/ren_conv.v";
    "../verilog/agu.v";
    "../verilog/serial_shift.v";
    "../verilog/datapath.v";
    "../verilog/max_pool.v";
    "../verilog/mult.v";
    "../verilog/shifter.v";
