
Tuto_String_001_G071RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003fa4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08004060  08004060  00014060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040f8  080040f8  0002002c  2**0
                  CONTENTS
  4 .ARM          00000008  080040f8  080040f8  000140f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004100  08004100  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004100  08004100  00014100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004104  08004104  00014104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  08004108  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  2000002c  08004134  0002002c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000208  08004134  00020208  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c2d3  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d7c  00000000  00000000  0002c327  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c8  00000000  00000000  0002e0a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000820  00000000  00000000  0002e970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b1e  00000000  00000000  0002f190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b5d0  00000000  00000000  00046cae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000964ab  00000000  00000000  0005227e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e8729  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e88  00000000  00000000  000e877c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000002c 	.word	0x2000002c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004048 	.word	0x08004048

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000030 	.word	0x20000030
 8000100:	08004048 	.word	0x08004048

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	; 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f8f0 	bl	80003fc <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__divsi3>:
 8000228:	4603      	mov	r3, r0
 800022a:	430b      	orrs	r3, r1
 800022c:	d47f      	bmi.n	800032e <__divsi3+0x106>
 800022e:	2200      	movs	r2, #0
 8000230:	0843      	lsrs	r3, r0, #1
 8000232:	428b      	cmp	r3, r1
 8000234:	d374      	bcc.n	8000320 <__divsi3+0xf8>
 8000236:	0903      	lsrs	r3, r0, #4
 8000238:	428b      	cmp	r3, r1
 800023a:	d35f      	bcc.n	80002fc <__divsi3+0xd4>
 800023c:	0a03      	lsrs	r3, r0, #8
 800023e:	428b      	cmp	r3, r1
 8000240:	d344      	bcc.n	80002cc <__divsi3+0xa4>
 8000242:	0b03      	lsrs	r3, r0, #12
 8000244:	428b      	cmp	r3, r1
 8000246:	d328      	bcc.n	800029a <__divsi3+0x72>
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d30d      	bcc.n	800026a <__divsi3+0x42>
 800024e:	22ff      	movs	r2, #255	; 0xff
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	ba12      	rev	r2, r2
 8000254:	0c03      	lsrs	r3, r0, #16
 8000256:	428b      	cmp	r3, r1
 8000258:	d302      	bcc.n	8000260 <__divsi3+0x38>
 800025a:	1212      	asrs	r2, r2, #8
 800025c:	0209      	lsls	r1, r1, #8
 800025e:	d065      	beq.n	800032c <__divsi3+0x104>
 8000260:	0b03      	lsrs	r3, r0, #12
 8000262:	428b      	cmp	r3, r1
 8000264:	d319      	bcc.n	800029a <__divsi3+0x72>
 8000266:	e000      	b.n	800026a <__divsi3+0x42>
 8000268:	0a09      	lsrs	r1, r1, #8
 800026a:	0bc3      	lsrs	r3, r0, #15
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x4c>
 8000270:	03cb      	lsls	r3, r1, #15
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b83      	lsrs	r3, r0, #14
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x58>
 800027c:	038b      	lsls	r3, r1, #14
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b43      	lsrs	r3, r0, #13
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x64>
 8000288:	034b      	lsls	r3, r1, #13
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b03      	lsrs	r3, r0, #12
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x70>
 8000294:	030b      	lsls	r3, r1, #12
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0ac3      	lsrs	r3, r0, #11
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x7c>
 80002a0:	02cb      	lsls	r3, r1, #11
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a83      	lsrs	r3, r0, #10
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x88>
 80002ac:	028b      	lsls	r3, r1, #10
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a43      	lsrs	r3, r0, #9
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x94>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a03      	lsrs	r3, r0, #8
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0xa0>
 80002c4:	020b      	lsls	r3, r1, #8
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	d2cd      	bcs.n	8000268 <__divsi3+0x40>
 80002cc:	09c3      	lsrs	r3, r0, #7
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xae>
 80002d2:	01cb      	lsls	r3, r1, #7
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0983      	lsrs	r3, r0, #6
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xba>
 80002de:	018b      	lsls	r3, r1, #6
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0943      	lsrs	r3, r0, #5
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xc6>
 80002ea:	014b      	lsls	r3, r1, #5
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0903      	lsrs	r3, r0, #4
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xd2>
 80002f6:	010b      	lsls	r3, r1, #4
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	08c3      	lsrs	r3, r0, #3
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xde>
 8000302:	00cb      	lsls	r3, r1, #3
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0883      	lsrs	r3, r0, #2
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xea>
 800030e:	008b      	lsls	r3, r1, #2
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0843      	lsrs	r3, r0, #1
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xf6>
 800031a:	004b      	lsls	r3, r1, #1
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	1a41      	subs	r1, r0, r1
 8000322:	d200      	bcs.n	8000326 <__divsi3+0xfe>
 8000324:	4601      	mov	r1, r0
 8000326:	4152      	adcs	r2, r2
 8000328:	4610      	mov	r0, r2
 800032a:	4770      	bx	lr
 800032c:	e05d      	b.n	80003ea <__divsi3+0x1c2>
 800032e:	0fca      	lsrs	r2, r1, #31
 8000330:	d000      	beq.n	8000334 <__divsi3+0x10c>
 8000332:	4249      	negs	r1, r1
 8000334:	1003      	asrs	r3, r0, #32
 8000336:	d300      	bcc.n	800033a <__divsi3+0x112>
 8000338:	4240      	negs	r0, r0
 800033a:	4053      	eors	r3, r2
 800033c:	2200      	movs	r2, #0
 800033e:	469c      	mov	ip, r3
 8000340:	0903      	lsrs	r3, r0, #4
 8000342:	428b      	cmp	r3, r1
 8000344:	d32d      	bcc.n	80003a2 <__divsi3+0x17a>
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d312      	bcc.n	8000372 <__divsi3+0x14a>
 800034c:	22fc      	movs	r2, #252	; 0xfc
 800034e:	0189      	lsls	r1, r1, #6
 8000350:	ba12      	rev	r2, r2
 8000352:	0a03      	lsrs	r3, r0, #8
 8000354:	428b      	cmp	r3, r1
 8000356:	d30c      	bcc.n	8000372 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	1192      	asrs	r2, r2, #6
 800035c:	428b      	cmp	r3, r1
 800035e:	d308      	bcc.n	8000372 <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d304      	bcc.n	8000372 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	d03a      	beq.n	80003e2 <__divsi3+0x1ba>
 800036c:	1192      	asrs	r2, r2, #6
 800036e:	e000      	b.n	8000372 <__divsi3+0x14a>
 8000370:	0989      	lsrs	r1, r1, #6
 8000372:	09c3      	lsrs	r3, r0, #7
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x154>
 8000378:	01cb      	lsls	r3, r1, #7
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0983      	lsrs	r3, r0, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x160>
 8000384:	018b      	lsls	r3, r1, #6
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0943      	lsrs	r3, r0, #5
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x16c>
 8000390:	014b      	lsls	r3, r1, #5
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0903      	lsrs	r3, r0, #4
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x178>
 800039c:	010b      	lsls	r3, r1, #4
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	08c3      	lsrs	r3, r0, #3
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x184>
 80003a8:	00cb      	lsls	r3, r1, #3
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0883      	lsrs	r3, r0, #2
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x190>
 80003b4:	008b      	lsls	r3, r1, #2
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	d2d9      	bcs.n	8000370 <__divsi3+0x148>
 80003bc:	0843      	lsrs	r3, r0, #1
 80003be:	428b      	cmp	r3, r1
 80003c0:	d301      	bcc.n	80003c6 <__divsi3+0x19e>
 80003c2:	004b      	lsls	r3, r1, #1
 80003c4:	1ac0      	subs	r0, r0, r3
 80003c6:	4152      	adcs	r2, r2
 80003c8:	1a41      	subs	r1, r0, r1
 80003ca:	d200      	bcs.n	80003ce <__divsi3+0x1a6>
 80003cc:	4601      	mov	r1, r0
 80003ce:	4663      	mov	r3, ip
 80003d0:	4152      	adcs	r2, r2
 80003d2:	105b      	asrs	r3, r3, #1
 80003d4:	4610      	mov	r0, r2
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x1b4>
 80003d8:	4240      	negs	r0, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d500      	bpl.n	80003e0 <__divsi3+0x1b8>
 80003de:	4249      	negs	r1, r1
 80003e0:	4770      	bx	lr
 80003e2:	4663      	mov	r3, ip
 80003e4:	105b      	asrs	r3, r3, #1
 80003e6:	d300      	bcc.n	80003ea <__divsi3+0x1c2>
 80003e8:	4240      	negs	r0, r0
 80003ea:	b501      	push	{r0, lr}
 80003ec:	2000      	movs	r0, #0
 80003ee:	f000 f805 	bl	80003fc <__aeabi_idiv0>
 80003f2:	bd02      	pop	{r1, pc}

080003f4 <__aeabi_idivmod>:
 80003f4:	2900      	cmp	r1, #0
 80003f6:	d0f8      	beq.n	80003ea <__divsi3+0x1c2>
 80003f8:	e716      	b.n	8000228 <__divsi3>
 80003fa:	4770      	bx	lr

080003fc <__aeabi_idiv0>:
 80003fc:	4770      	bx	lr
 80003fe:	46c0      	nop			; (mov r8, r8)

08000400 <__aeabi_uldivmod>:
 8000400:	2b00      	cmp	r3, #0
 8000402:	d111      	bne.n	8000428 <__aeabi_uldivmod+0x28>
 8000404:	2a00      	cmp	r2, #0
 8000406:	d10f      	bne.n	8000428 <__aeabi_uldivmod+0x28>
 8000408:	2900      	cmp	r1, #0
 800040a:	d100      	bne.n	800040e <__aeabi_uldivmod+0xe>
 800040c:	2800      	cmp	r0, #0
 800040e:	d002      	beq.n	8000416 <__aeabi_uldivmod+0x16>
 8000410:	2100      	movs	r1, #0
 8000412:	43c9      	mvns	r1, r1
 8000414:	0008      	movs	r0, r1
 8000416:	b407      	push	{r0, r1, r2}
 8000418:	4802      	ldr	r0, [pc, #8]	; (8000424 <__aeabi_uldivmod+0x24>)
 800041a:	a102      	add	r1, pc, #8	; (adr r1, 8000424 <__aeabi_uldivmod+0x24>)
 800041c:	1840      	adds	r0, r0, r1
 800041e:	9002      	str	r0, [sp, #8]
 8000420:	bd03      	pop	{r0, r1, pc}
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	ffffffd9 	.word	0xffffffd9
 8000428:	b403      	push	{r0, r1}
 800042a:	4668      	mov	r0, sp
 800042c:	b501      	push	{r0, lr}
 800042e:	9802      	ldr	r0, [sp, #8]
 8000430:	f000 f806 	bl	8000440 <__udivmoddi4>
 8000434:	9b01      	ldr	r3, [sp, #4]
 8000436:	469e      	mov	lr, r3
 8000438:	b002      	add	sp, #8
 800043a:	bc0c      	pop	{r2, r3}
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__udivmoddi4>:
 8000440:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000442:	4657      	mov	r7, sl
 8000444:	464e      	mov	r6, r9
 8000446:	4645      	mov	r5, r8
 8000448:	46de      	mov	lr, fp
 800044a:	b5e0      	push	{r5, r6, r7, lr}
 800044c:	0004      	movs	r4, r0
 800044e:	000d      	movs	r5, r1
 8000450:	4692      	mov	sl, r2
 8000452:	4699      	mov	r9, r3
 8000454:	b083      	sub	sp, #12
 8000456:	428b      	cmp	r3, r1
 8000458:	d830      	bhi.n	80004bc <__udivmoddi4+0x7c>
 800045a:	d02d      	beq.n	80004b8 <__udivmoddi4+0x78>
 800045c:	4649      	mov	r1, r9
 800045e:	4650      	mov	r0, sl
 8000460:	f000 f8ba 	bl	80005d8 <__clzdi2>
 8000464:	0029      	movs	r1, r5
 8000466:	0006      	movs	r6, r0
 8000468:	0020      	movs	r0, r4
 800046a:	f000 f8b5 	bl	80005d8 <__clzdi2>
 800046e:	1a33      	subs	r3, r6, r0
 8000470:	4698      	mov	r8, r3
 8000472:	3b20      	subs	r3, #32
 8000474:	469b      	mov	fp, r3
 8000476:	d433      	bmi.n	80004e0 <__udivmoddi4+0xa0>
 8000478:	465a      	mov	r2, fp
 800047a:	4653      	mov	r3, sl
 800047c:	4093      	lsls	r3, r2
 800047e:	4642      	mov	r2, r8
 8000480:	001f      	movs	r7, r3
 8000482:	4653      	mov	r3, sl
 8000484:	4093      	lsls	r3, r2
 8000486:	001e      	movs	r6, r3
 8000488:	42af      	cmp	r7, r5
 800048a:	d83a      	bhi.n	8000502 <__udivmoddi4+0xc2>
 800048c:	42af      	cmp	r7, r5
 800048e:	d100      	bne.n	8000492 <__udivmoddi4+0x52>
 8000490:	e078      	b.n	8000584 <__udivmoddi4+0x144>
 8000492:	465b      	mov	r3, fp
 8000494:	1ba4      	subs	r4, r4, r6
 8000496:	41bd      	sbcs	r5, r7
 8000498:	2b00      	cmp	r3, #0
 800049a:	da00      	bge.n	800049e <__udivmoddi4+0x5e>
 800049c:	e075      	b.n	800058a <__udivmoddi4+0x14a>
 800049e:	2200      	movs	r2, #0
 80004a0:	2300      	movs	r3, #0
 80004a2:	9200      	str	r2, [sp, #0]
 80004a4:	9301      	str	r3, [sp, #4]
 80004a6:	2301      	movs	r3, #1
 80004a8:	465a      	mov	r2, fp
 80004aa:	4093      	lsls	r3, r2
 80004ac:	9301      	str	r3, [sp, #4]
 80004ae:	2301      	movs	r3, #1
 80004b0:	4642      	mov	r2, r8
 80004b2:	4093      	lsls	r3, r2
 80004b4:	9300      	str	r3, [sp, #0]
 80004b6:	e028      	b.n	800050a <__udivmoddi4+0xca>
 80004b8:	4282      	cmp	r2, r0
 80004ba:	d9cf      	bls.n	800045c <__udivmoddi4+0x1c>
 80004bc:	2200      	movs	r2, #0
 80004be:	2300      	movs	r3, #0
 80004c0:	9200      	str	r2, [sp, #0]
 80004c2:	9301      	str	r3, [sp, #4]
 80004c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <__udivmoddi4+0x8e>
 80004ca:	601c      	str	r4, [r3, #0]
 80004cc:	605d      	str	r5, [r3, #4]
 80004ce:	9800      	ldr	r0, [sp, #0]
 80004d0:	9901      	ldr	r1, [sp, #4]
 80004d2:	b003      	add	sp, #12
 80004d4:	bcf0      	pop	{r4, r5, r6, r7}
 80004d6:	46bb      	mov	fp, r7
 80004d8:	46b2      	mov	sl, r6
 80004da:	46a9      	mov	r9, r5
 80004dc:	46a0      	mov	r8, r4
 80004de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e0:	4642      	mov	r2, r8
 80004e2:	2320      	movs	r3, #32
 80004e4:	1a9b      	subs	r3, r3, r2
 80004e6:	4652      	mov	r2, sl
 80004e8:	40da      	lsrs	r2, r3
 80004ea:	4641      	mov	r1, r8
 80004ec:	0013      	movs	r3, r2
 80004ee:	464a      	mov	r2, r9
 80004f0:	408a      	lsls	r2, r1
 80004f2:	0017      	movs	r7, r2
 80004f4:	4642      	mov	r2, r8
 80004f6:	431f      	orrs	r7, r3
 80004f8:	4653      	mov	r3, sl
 80004fa:	4093      	lsls	r3, r2
 80004fc:	001e      	movs	r6, r3
 80004fe:	42af      	cmp	r7, r5
 8000500:	d9c4      	bls.n	800048c <__udivmoddi4+0x4c>
 8000502:	2200      	movs	r2, #0
 8000504:	2300      	movs	r3, #0
 8000506:	9200      	str	r2, [sp, #0]
 8000508:	9301      	str	r3, [sp, #4]
 800050a:	4643      	mov	r3, r8
 800050c:	2b00      	cmp	r3, #0
 800050e:	d0d9      	beq.n	80004c4 <__udivmoddi4+0x84>
 8000510:	07fb      	lsls	r3, r7, #31
 8000512:	0872      	lsrs	r2, r6, #1
 8000514:	431a      	orrs	r2, r3
 8000516:	4646      	mov	r6, r8
 8000518:	087b      	lsrs	r3, r7, #1
 800051a:	e00e      	b.n	800053a <__udivmoddi4+0xfa>
 800051c:	42ab      	cmp	r3, r5
 800051e:	d101      	bne.n	8000524 <__udivmoddi4+0xe4>
 8000520:	42a2      	cmp	r2, r4
 8000522:	d80c      	bhi.n	800053e <__udivmoddi4+0xfe>
 8000524:	1aa4      	subs	r4, r4, r2
 8000526:	419d      	sbcs	r5, r3
 8000528:	2001      	movs	r0, #1
 800052a:	1924      	adds	r4, r4, r4
 800052c:	416d      	adcs	r5, r5
 800052e:	2100      	movs	r1, #0
 8000530:	3e01      	subs	r6, #1
 8000532:	1824      	adds	r4, r4, r0
 8000534:	414d      	adcs	r5, r1
 8000536:	2e00      	cmp	r6, #0
 8000538:	d006      	beq.n	8000548 <__udivmoddi4+0x108>
 800053a:	42ab      	cmp	r3, r5
 800053c:	d9ee      	bls.n	800051c <__udivmoddi4+0xdc>
 800053e:	3e01      	subs	r6, #1
 8000540:	1924      	adds	r4, r4, r4
 8000542:	416d      	adcs	r5, r5
 8000544:	2e00      	cmp	r6, #0
 8000546:	d1f8      	bne.n	800053a <__udivmoddi4+0xfa>
 8000548:	9800      	ldr	r0, [sp, #0]
 800054a:	9901      	ldr	r1, [sp, #4]
 800054c:	465b      	mov	r3, fp
 800054e:	1900      	adds	r0, r0, r4
 8000550:	4169      	adcs	r1, r5
 8000552:	2b00      	cmp	r3, #0
 8000554:	db24      	blt.n	80005a0 <__udivmoddi4+0x160>
 8000556:	002b      	movs	r3, r5
 8000558:	465a      	mov	r2, fp
 800055a:	4644      	mov	r4, r8
 800055c:	40d3      	lsrs	r3, r2
 800055e:	002a      	movs	r2, r5
 8000560:	40e2      	lsrs	r2, r4
 8000562:	001c      	movs	r4, r3
 8000564:	465b      	mov	r3, fp
 8000566:	0015      	movs	r5, r2
 8000568:	2b00      	cmp	r3, #0
 800056a:	db2a      	blt.n	80005c2 <__udivmoddi4+0x182>
 800056c:	0026      	movs	r6, r4
 800056e:	409e      	lsls	r6, r3
 8000570:	0033      	movs	r3, r6
 8000572:	0026      	movs	r6, r4
 8000574:	4647      	mov	r7, r8
 8000576:	40be      	lsls	r6, r7
 8000578:	0032      	movs	r2, r6
 800057a:	1a80      	subs	r0, r0, r2
 800057c:	4199      	sbcs	r1, r3
 800057e:	9000      	str	r0, [sp, #0]
 8000580:	9101      	str	r1, [sp, #4]
 8000582:	e79f      	b.n	80004c4 <__udivmoddi4+0x84>
 8000584:	42a3      	cmp	r3, r4
 8000586:	d8bc      	bhi.n	8000502 <__udivmoddi4+0xc2>
 8000588:	e783      	b.n	8000492 <__udivmoddi4+0x52>
 800058a:	4642      	mov	r2, r8
 800058c:	2320      	movs	r3, #32
 800058e:	2100      	movs	r1, #0
 8000590:	1a9b      	subs	r3, r3, r2
 8000592:	2200      	movs	r2, #0
 8000594:	9100      	str	r1, [sp, #0]
 8000596:	9201      	str	r2, [sp, #4]
 8000598:	2201      	movs	r2, #1
 800059a:	40da      	lsrs	r2, r3
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	e786      	b.n	80004ae <__udivmoddi4+0x6e>
 80005a0:	4642      	mov	r2, r8
 80005a2:	2320      	movs	r3, #32
 80005a4:	1a9b      	subs	r3, r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	4646      	mov	r6, r8
 80005aa:	409a      	lsls	r2, r3
 80005ac:	0023      	movs	r3, r4
 80005ae:	40f3      	lsrs	r3, r6
 80005b0:	4644      	mov	r4, r8
 80005b2:	4313      	orrs	r3, r2
 80005b4:	002a      	movs	r2, r5
 80005b6:	40e2      	lsrs	r2, r4
 80005b8:	001c      	movs	r4, r3
 80005ba:	465b      	mov	r3, fp
 80005bc:	0015      	movs	r5, r2
 80005be:	2b00      	cmp	r3, #0
 80005c0:	dad4      	bge.n	800056c <__udivmoddi4+0x12c>
 80005c2:	4642      	mov	r2, r8
 80005c4:	002f      	movs	r7, r5
 80005c6:	2320      	movs	r3, #32
 80005c8:	0026      	movs	r6, r4
 80005ca:	4097      	lsls	r7, r2
 80005cc:	1a9b      	subs	r3, r3, r2
 80005ce:	40de      	lsrs	r6, r3
 80005d0:	003b      	movs	r3, r7
 80005d2:	4333      	orrs	r3, r6
 80005d4:	e7cd      	b.n	8000572 <__udivmoddi4+0x132>
 80005d6:	46c0      	nop			; (mov r8, r8)

080005d8 <__clzdi2>:
 80005d8:	b510      	push	{r4, lr}
 80005da:	2900      	cmp	r1, #0
 80005dc:	d103      	bne.n	80005e6 <__clzdi2+0xe>
 80005de:	f000 f807 	bl	80005f0 <__clzsi2>
 80005e2:	3020      	adds	r0, #32
 80005e4:	e002      	b.n	80005ec <__clzdi2+0x14>
 80005e6:	0008      	movs	r0, r1
 80005e8:	f000 f802 	bl	80005f0 <__clzsi2>
 80005ec:	bd10      	pop	{r4, pc}
 80005ee:	46c0      	nop			; (mov r8, r8)

080005f0 <__clzsi2>:
 80005f0:	211c      	movs	r1, #28
 80005f2:	2301      	movs	r3, #1
 80005f4:	041b      	lsls	r3, r3, #16
 80005f6:	4298      	cmp	r0, r3
 80005f8:	d301      	bcc.n	80005fe <__clzsi2+0xe>
 80005fa:	0c00      	lsrs	r0, r0, #16
 80005fc:	3910      	subs	r1, #16
 80005fe:	0a1b      	lsrs	r3, r3, #8
 8000600:	4298      	cmp	r0, r3
 8000602:	d301      	bcc.n	8000608 <__clzsi2+0x18>
 8000604:	0a00      	lsrs	r0, r0, #8
 8000606:	3908      	subs	r1, #8
 8000608:	091b      	lsrs	r3, r3, #4
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0x22>
 800060e:	0900      	lsrs	r0, r0, #4
 8000610:	3904      	subs	r1, #4
 8000612:	a202      	add	r2, pc, #8	; (adr r2, 800061c <__clzsi2+0x2c>)
 8000614:	5c10      	ldrb	r0, [r2, r0]
 8000616:	1840      	adds	r0, r0, r1
 8000618:	4770      	bx	lr
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	02020304 	.word	0x02020304
 8000620:	01010101 	.word	0x01010101
	...

0800062c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000632:	f000 fb19 	bl	8000c68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000636:	f000 f8d1 	bl	80007dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063a:	f000 f983 	bl	8000944 <MX_GPIO_Init>
  MX_DMA_Init();
 800063e:	f000 f963 	bl	8000908 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000642:	f000 f913 	bl	800086c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_DMA ( &huart2 , rx_buff , sizeof ( rx_buff ) ) ;
 8000646:	495e      	ldr	r1, [pc, #376]	; (80007c0 <main+0x194>)
 8000648:	4b5e      	ldr	r3, [pc, #376]	; (80007c4 <main+0x198>)
 800064a:	2264      	movs	r2, #100	; 0x64
 800064c:	0018      	movs	r0, r3
 800064e:	f003 fbf7 	bl	8003e40 <HAL_UARTEx_ReceiveToIdle_DMA>
  HAL_UART_Transmit ( &huart2 , (const uint8_t *) hello , strlen ( hello ) , UART_TX_TIMEOUT ) ;
 8000652:	4b5d      	ldr	r3, [pc, #372]	; (80007c8 <main+0x19c>)
 8000654:	0018      	movs	r0, r3
 8000656:	f7ff fd55 	bl	8000104 <strlen>
 800065a:	0003      	movs	r3, r0
 800065c:	b29a      	uxth	r2, r3
 800065e:	495a      	ldr	r1, [pc, #360]	; (80007c8 <main+0x19c>)
 8000660:	4858      	ldr	r0, [pc, #352]	; (80007c4 <main+0x198>)
 8000662:	2364      	movs	r3, #100	; 0x64
 8000664:	f002 f822 	bl	80026ac <HAL_UART_Transmit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if ( received == 1 )
 8000668:	4b58      	ldr	r3, [pc, #352]	; (80007cc <main+0x1a0>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b01      	cmp	r3, #1
 800066e:	d1fb      	bne.n	8000668 <main+0x3c>
	  {
		  if ( strncmp ( (const char *) rx_buff  , pw , 4 ) == 0)
 8000670:	4957      	ldr	r1, [pc, #348]	; (80007d0 <main+0x1a4>)
 8000672:	4b53      	ldr	r3, [pc, #332]	; (80007c0 <main+0x194>)
 8000674:	2204      	movs	r2, #4
 8000676:	0018      	movs	r0, r3
 8000678:	f003 fcd4 	bl	8004024 <strncmp>
 800067c:	1e03      	subs	r3, r0, #0
 800067e:	d141      	bne.n	8000704 <main+0xd8>
		  {
			  if ( strlen ( (char *) rx_buff ) > 12 ) // 12 to odpowiednik $PW 3.30300
 8000680:	4b4f      	ldr	r3, [pc, #316]	; (80007c0 <main+0x194>)
 8000682:	0018      	movs	r0, r3
 8000684:	f7ff fd3e 	bl	8000104 <strlen>
 8000688:	0003      	movs	r3, r0
 800068a:	2b0c      	cmp	r3, #12
 800068c:	d93a      	bls.n	8000704 <main+0xd8>
			  {
				  uint8_t i ;
				  for ( i = 4 ; i < 8 ; i++ ) // 8 to odpowiednik $PW 3.31
 800068e:	1dfb      	adds	r3, r7, #7
 8000690:	2204      	movs	r2, #4
 8000692:	701a      	strb	r2, [r3, #0]
 8000694:	e02a      	b.n	80006ec <main+0xc0>
				  {
					  if ( rx_buff[i] == 46 || ( rx_buff[i] >= 48 && rx_buff[i] <= 57 ) )
 8000696:	1dfb      	adds	r3, r7, #7
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	4a49      	ldr	r2, [pc, #292]	; (80007c0 <main+0x194>)
 800069c:	5cd3      	ldrb	r3, [r2, r3]
 800069e:	2b2e      	cmp	r3, #46	; 0x2e
 80006a0:	d00b      	beq.n	80006ba <main+0x8e>
 80006a2:	1dfb      	adds	r3, r7, #7
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	4a46      	ldr	r2, [pc, #280]	; (80007c0 <main+0x194>)
 80006a8:	5cd3      	ldrb	r3, [r2, r3]
 80006aa:	2b2f      	cmp	r3, #47	; 0x2f
 80006ac:	d914      	bls.n	80006d8 <main+0xac>
 80006ae:	1dfb      	adds	r3, r7, #7
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	4a43      	ldr	r2, [pc, #268]	; (80007c0 <main+0x194>)
 80006b4:	5cd3      	ldrb	r3, [r2, r3]
 80006b6:	2b39      	cmp	r3, #57	; 0x39
 80006b8:	d80e      	bhi.n	80006d8 <main+0xac>
						  tx_buff[i-4] = rx_buff[i] ;
 80006ba:	1dfb      	adds	r3, r7, #7
 80006bc:	781a      	ldrb	r2, [r3, #0]
 80006be:	1dfb      	adds	r3, r7, #7
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	3b04      	subs	r3, #4
 80006c4:	493e      	ldr	r1, [pc, #248]	; (80007c0 <main+0x194>)
 80006c6:	5c89      	ldrb	r1, [r1, r2]
 80006c8:	4a42      	ldr	r2, [pc, #264]	; (80007d4 <main+0x1a8>)
 80006ca:	54d1      	strb	r1, [r2, r3]
				  for ( i = 4 ; i < 8 ; i++ ) // 8 to odpowiednik $PW 3.31
 80006cc:	1dfb      	adds	r3, r7, #7
 80006ce:	781a      	ldrb	r2, [r3, #0]
 80006d0:	1dfb      	adds	r3, r7, #7
 80006d2:	3201      	adds	r2, #1
 80006d4:	701a      	strb	r2, [r3, #0]
 80006d6:	e009      	b.n	80006ec <main+0xc0>
					  else if ( rx_buff[i] == 42 )
 80006d8:	1dfb      	adds	r3, r7, #7
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	4a38      	ldr	r2, [pc, #224]	; (80007c0 <main+0x194>)
 80006de:	5cd3      	ldrb	r3, [r2, r3]
 80006e0:	2b2a      	cmp	r3, #42	; 0x2a
 80006e2:	d008      	beq.n	80006f6 <main+0xca>
						  break ;
					  else
					  {
						  tx_buff[0] = 0 ;
 80006e4:	4b3b      	ldr	r3, [pc, #236]	; (80007d4 <main+0x1a8>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]
						  break ;
 80006ea:	e005      	b.n	80006f8 <main+0xcc>
				  for ( i = 4 ; i < 8 ; i++ ) // 8 to odpowiednik $PW 3.31
 80006ec:	1dfb      	adds	r3, r7, #7
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	2b07      	cmp	r3, #7
 80006f2:	d9d0      	bls.n	8000696 <main+0x6a>
 80006f4:	e000      	b.n	80006f8 <main+0xcc>
						  break ;
 80006f6:	46c0      	nop			; (mov r8, r8)
					  }
				  }
				  tx_buff[4] = 59 ; // ";"
 80006f8:	4b36      	ldr	r3, [pc, #216]	; (80007d4 <main+0x1a8>)
 80006fa:	223b      	movs	r2, #59	; 0x3b
 80006fc:	711a      	strb	r2, [r3, #4]
				  tx_buff[5] = 0 ; // ";"
 80006fe:	4b35      	ldr	r3, [pc, #212]	; (80007d4 <main+0x1a8>)
 8000700:	2200      	movs	r2, #0
 8000702:	715a      	strb	r2, [r3, #5]
			  }
		  }
		  if ( strncmp ( (const char *) rx_buff  , gn , 4 ) == 0)
 8000704:	4934      	ldr	r1, [pc, #208]	; (80007d8 <main+0x1ac>)
 8000706:	4b2e      	ldr	r3, [pc, #184]	; (80007c0 <main+0x194>)
 8000708:	2204      	movs	r2, #4
 800070a:	0018      	movs	r0, r3
 800070c:	f003 fc8a 	bl	8004024 <strncmp>
 8000710:	1e03      	subs	r3, r0, #0
 8000712:	d142      	bne.n	800079a <main+0x16e>
		  {
			  uint8_t i = 4 ;
 8000714:	1dbb      	adds	r3, r7, #6
 8000716:	2204      	movs	r2, #4
 8000718:	701a      	strb	r2, [r3, #0]
			  while ( rx_buff[i] != 42 )
 800071a:	e02c      	b.n	8000776 <main+0x14a>
			  {
				  if ( rx_buff[i] == 44 || rx_buff[i] == 46 || ( rx_buff[i] >= 48 && rx_buff[i] <= 57 ) )
 800071c:	1dbb      	adds	r3, r7, #6
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	4a27      	ldr	r2, [pc, #156]	; (80007c0 <main+0x194>)
 8000722:	5cd3      	ldrb	r3, [r2, r3]
 8000724:	2b2c      	cmp	r3, #44	; 0x2c
 8000726:	d011      	beq.n	800074c <main+0x120>
 8000728:	1dbb      	adds	r3, r7, #6
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	4a24      	ldr	r2, [pc, #144]	; (80007c0 <main+0x194>)
 800072e:	5cd3      	ldrb	r3, [r2, r3]
 8000730:	2b2e      	cmp	r3, #46	; 0x2e
 8000732:	d00b      	beq.n	800074c <main+0x120>
 8000734:	1dbb      	adds	r3, r7, #6
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	4a21      	ldr	r2, [pc, #132]	; (80007c0 <main+0x194>)
 800073a:	5cd3      	ldrb	r3, [r2, r3]
 800073c:	2b2f      	cmp	r3, #47	; 0x2f
 800073e:	d914      	bls.n	800076a <main+0x13e>
 8000740:	1dbb      	adds	r3, r7, #6
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	4a1e      	ldr	r2, [pc, #120]	; (80007c0 <main+0x194>)
 8000746:	5cd3      	ldrb	r3, [r2, r3]
 8000748:	2b39      	cmp	r3, #57	; 0x39
 800074a:	d80e      	bhi.n	800076a <main+0x13e>
				  {
					  tx_buff[i-4] = rx_buff[i] ;
 800074c:	1dbb      	adds	r3, r7, #6
 800074e:	781a      	ldrb	r2, [r3, #0]
 8000750:	1dbb      	adds	r3, r7, #6
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	3b04      	subs	r3, #4
 8000756:	491a      	ldr	r1, [pc, #104]	; (80007c0 <main+0x194>)
 8000758:	5c89      	ldrb	r1, [r1, r2]
 800075a:	4a1e      	ldr	r2, [pc, #120]	; (80007d4 <main+0x1a8>)
 800075c:	54d1      	strb	r1, [r2, r3]
					  i++ ;
 800075e:	1dbb      	adds	r3, r7, #6
 8000760:	781a      	ldrb	r2, [r3, #0]
 8000762:	1dbb      	adds	r3, r7, #6
 8000764:	3201      	adds	r2, #1
 8000766:	701a      	strb	r2, [r3, #0]
 8000768:	e005      	b.n	8000776 <main+0x14a>
				  }
				  else
				  {
					  i++;
 800076a:	1dbb      	adds	r3, r7, #6
 800076c:	781a      	ldrb	r2, [r3, #0]
 800076e:	1dbb      	adds	r3, r7, #6
 8000770:	3201      	adds	r2, #1
 8000772:	701a      	strb	r2, [r3, #0]
					  break ;
 8000774:	e005      	b.n	8000782 <main+0x156>
			  while ( rx_buff[i] != 42 )
 8000776:	1dbb      	adds	r3, r7, #6
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	4a11      	ldr	r2, [pc, #68]	; (80007c0 <main+0x194>)
 800077c:	5cd3      	ldrb	r3, [r2, r3]
 800077e:	2b2a      	cmp	r3, #42	; 0x2a
 8000780:	d1cc      	bne.n	800071c <main+0xf0>
				  }
			  }
			  tx_buff[i-4] = 59 ;
 8000782:	1dbb      	adds	r3, r7, #6
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	3b04      	subs	r3, #4
 8000788:	4a12      	ldr	r2, [pc, #72]	; (80007d4 <main+0x1a8>)
 800078a:	213b      	movs	r1, #59	; 0x3b
 800078c:	54d1      	strb	r1, [r2, r3]
			  tx_buff[i-4+1] = 0 ;
 800078e:	1dbb      	adds	r3, r7, #6
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	3b03      	subs	r3, #3
 8000794:	4a0f      	ldr	r2, [pc, #60]	; (80007d4 <main+0x1a8>)
 8000796:	2100      	movs	r1, #0
 8000798:	54d1      	strb	r1, [r2, r3]
		  }
		  HAL_UART_Transmit ( &huart2 , (const uint8_t *) tx_buff , strlen ( (char *) tx_buff ) , UART_TX_TIMEOUT ) ;
 800079a:	4b0e      	ldr	r3, [pc, #56]	; (80007d4 <main+0x1a8>)
 800079c:	0018      	movs	r0, r3
 800079e:	f7ff fcb1 	bl	8000104 <strlen>
 80007a2:	0003      	movs	r3, r0
 80007a4:	b29a      	uxth	r2, r3
 80007a6:	490b      	ldr	r1, [pc, #44]	; (80007d4 <main+0x1a8>)
 80007a8:	4806      	ldr	r0, [pc, #24]	; (80007c4 <main+0x198>)
 80007aa:	2364      	movs	r3, #100	; 0x64
 80007ac:	f001 ff7e 	bl	80026ac <HAL_UART_Transmit>
		  received = 0 ;
 80007b0:	4b06      	ldr	r3, [pc, #24]	; (80007cc <main+0x1a0>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	701a      	strb	r2, [r3, #0]
		  rx_buff[0] = 0 ;
 80007b6:	4b02      	ldr	r3, [pc, #8]	; (80007c0 <main+0x194>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	701a      	strb	r2, [r3, #0]
	  if ( received == 1 )
 80007bc:	e754      	b.n	8000668 <main+0x3c>
 80007be:	46c0      	nop			; (mov r8, r8)
 80007c0:	20000138 	.word	0x20000138
 80007c4:	20000048 	.word	0x20000048
 80007c8:	20000000 	.word	0x20000000
 80007cc:	20000200 	.word	0x20000200
 80007d0:	08004060 	.word	0x08004060
 80007d4:	2000019c 	.word	0x2000019c
 80007d8:	08004068 	.word	0x08004068

080007dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007dc:	b590      	push	{r4, r7, lr}
 80007de:	b093      	sub	sp, #76	; 0x4c
 80007e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007e2:	2410      	movs	r4, #16
 80007e4:	193b      	adds	r3, r7, r4
 80007e6:	0018      	movs	r0, r3
 80007e8:	2338      	movs	r3, #56	; 0x38
 80007ea:	001a      	movs	r2, r3
 80007ec:	2100      	movs	r1, #0
 80007ee:	f003 fc11 	bl	8004014 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f2:	003b      	movs	r3, r7
 80007f4:	0018      	movs	r0, r3
 80007f6:	2310      	movs	r3, #16
 80007f8:	001a      	movs	r2, r3
 80007fa:	2100      	movs	r1, #0
 80007fc:	f003 fc0a 	bl	8004014 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000800:	2380      	movs	r3, #128	; 0x80
 8000802:	009b      	lsls	r3, r3, #2
 8000804:	0018      	movs	r0, r3
 8000806:	f001 f833 	bl	8001870 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800080a:	193b      	adds	r3, r7, r4
 800080c:	2202      	movs	r2, #2
 800080e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000810:	193b      	adds	r3, r7, r4
 8000812:	2280      	movs	r2, #128	; 0x80
 8000814:	0052      	lsls	r2, r2, #1
 8000816:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000818:	193b      	adds	r3, r7, r4
 800081a:	2200      	movs	r2, #0
 800081c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800081e:	193b      	adds	r3, r7, r4
 8000820:	2240      	movs	r2, #64	; 0x40
 8000822:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000824:	193b      	adds	r3, r7, r4
 8000826:	2200      	movs	r2, #0
 8000828:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800082a:	193b      	adds	r3, r7, r4
 800082c:	0018      	movs	r0, r3
 800082e:	f001 f86b 	bl	8001908 <HAL_RCC_OscConfig>
 8000832:	1e03      	subs	r3, r0, #0
 8000834:	d001      	beq.n	800083a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000836:	f000 f8f7 	bl	8000a28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800083a:	003b      	movs	r3, r7
 800083c:	2207      	movs	r2, #7
 800083e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000840:	003b      	movs	r3, r7
 8000842:	2200      	movs	r2, #0
 8000844:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000846:	003b      	movs	r3, r7
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800084c:	003b      	movs	r3, r7
 800084e:	2200      	movs	r2, #0
 8000850:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000852:	003b      	movs	r3, r7
 8000854:	2100      	movs	r1, #0
 8000856:	0018      	movs	r0, r3
 8000858:	f001 fb70 	bl	8001f3c <HAL_RCC_ClockConfig>
 800085c:	1e03      	subs	r3, r0, #0
 800085e:	d001      	beq.n	8000864 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000860:	f000 f8e2 	bl	8000a28 <Error_Handler>
  }
}
 8000864:	46c0      	nop			; (mov r8, r8)
 8000866:	46bd      	mov	sp, r7
 8000868:	b013      	add	sp, #76	; 0x4c
 800086a:	bd90      	pop	{r4, r7, pc}

0800086c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000870:	4b23      	ldr	r3, [pc, #140]	; (8000900 <MX_USART2_UART_Init+0x94>)
 8000872:	4a24      	ldr	r2, [pc, #144]	; (8000904 <MX_USART2_UART_Init+0x98>)
 8000874:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000876:	4b22      	ldr	r3, [pc, #136]	; (8000900 <MX_USART2_UART_Init+0x94>)
 8000878:	22e1      	movs	r2, #225	; 0xe1
 800087a:	0252      	lsls	r2, r2, #9
 800087c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800087e:	4b20      	ldr	r3, [pc, #128]	; (8000900 <MX_USART2_UART_Init+0x94>)
 8000880:	2200      	movs	r2, #0
 8000882:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000884:	4b1e      	ldr	r3, [pc, #120]	; (8000900 <MX_USART2_UART_Init+0x94>)
 8000886:	2200      	movs	r2, #0
 8000888:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800088a:	4b1d      	ldr	r3, [pc, #116]	; (8000900 <MX_USART2_UART_Init+0x94>)
 800088c:	2200      	movs	r2, #0
 800088e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000890:	4b1b      	ldr	r3, [pc, #108]	; (8000900 <MX_USART2_UART_Init+0x94>)
 8000892:	220c      	movs	r2, #12
 8000894:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000896:	4b1a      	ldr	r3, [pc, #104]	; (8000900 <MX_USART2_UART_Init+0x94>)
 8000898:	2200      	movs	r2, #0
 800089a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800089c:	4b18      	ldr	r3, [pc, #96]	; (8000900 <MX_USART2_UART_Init+0x94>)
 800089e:	2200      	movs	r2, #0
 80008a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008a2:	4b17      	ldr	r3, [pc, #92]	; (8000900 <MX_USART2_UART_Init+0x94>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008a8:	4b15      	ldr	r3, [pc, #84]	; (8000900 <MX_USART2_UART_Init+0x94>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008ae:	4b14      	ldr	r3, [pc, #80]	; (8000900 <MX_USART2_UART_Init+0x94>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008b4:	4b12      	ldr	r3, [pc, #72]	; (8000900 <MX_USART2_UART_Init+0x94>)
 80008b6:	0018      	movs	r0, r3
 80008b8:	f001 fea2 	bl	8002600 <HAL_UART_Init>
 80008bc:	1e03      	subs	r3, r0, #0
 80008be:	d001      	beq.n	80008c4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008c0:	f000 f8b2 	bl	8000a28 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008c4:	4b0e      	ldr	r3, [pc, #56]	; (8000900 <MX_USART2_UART_Init+0x94>)
 80008c6:	2100      	movs	r1, #0
 80008c8:	0018      	movs	r0, r3
 80008ca:	f003 fa37 	bl	8003d3c <HAL_UARTEx_SetTxFifoThreshold>
 80008ce:	1e03      	subs	r3, r0, #0
 80008d0:	d001      	beq.n	80008d6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80008d2:	f000 f8a9 	bl	8000a28 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008d6:	4b0a      	ldr	r3, [pc, #40]	; (8000900 <MX_USART2_UART_Init+0x94>)
 80008d8:	2100      	movs	r1, #0
 80008da:	0018      	movs	r0, r3
 80008dc:	f003 fa6e 	bl	8003dbc <HAL_UARTEx_SetRxFifoThreshold>
 80008e0:	1e03      	subs	r3, r0, #0
 80008e2:	d001      	beq.n	80008e8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80008e4:	f000 f8a0 	bl	8000a28 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008e8:	4b05      	ldr	r3, [pc, #20]	; (8000900 <MX_USART2_UART_Init+0x94>)
 80008ea:	0018      	movs	r0, r3
 80008ec:	f003 f9ec 	bl	8003cc8 <HAL_UARTEx_DisableFifoMode>
 80008f0:	1e03      	subs	r3, r0, #0
 80008f2:	d001      	beq.n	80008f8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80008f4:	f000 f898 	bl	8000a28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008f8:	46c0      	nop			; (mov r8, r8)
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	46c0      	nop			; (mov r8, r8)
 8000900:	20000048 	.word	0x20000048
 8000904:	40004400 	.word	0x40004400

08000908 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800090e:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <MX_DMA_Init+0x38>)
 8000910:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000912:	4b0b      	ldr	r3, [pc, #44]	; (8000940 <MX_DMA_Init+0x38>)
 8000914:	2101      	movs	r1, #1
 8000916:	430a      	orrs	r2, r1
 8000918:	639a      	str	r2, [r3, #56]	; 0x38
 800091a:	4b09      	ldr	r3, [pc, #36]	; (8000940 <MX_DMA_Init+0x38>)
 800091c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800091e:	2201      	movs	r2, #1
 8000920:	4013      	ands	r3, r2
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000926:	2200      	movs	r2, #0
 8000928:	2100      	movs	r1, #0
 800092a:	2009      	movs	r0, #9
 800092c:	f000 face 	bl	8000ecc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000930:	2009      	movs	r0, #9
 8000932:	f000 fae0 	bl	8000ef6 <HAL_NVIC_EnableIRQ>

}
 8000936:	46c0      	nop			; (mov r8, r8)
 8000938:	46bd      	mov	sp, r7
 800093a:	b002      	add	sp, #8
 800093c:	bd80      	pop	{r7, pc}
 800093e:	46c0      	nop			; (mov r8, r8)
 8000940:	40021000 	.word	0x40021000

08000944 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000944:	b590      	push	{r4, r7, lr}
 8000946:	b089      	sub	sp, #36	; 0x24
 8000948:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094a:	240c      	movs	r4, #12
 800094c:	193b      	adds	r3, r7, r4
 800094e:	0018      	movs	r0, r3
 8000950:	2314      	movs	r3, #20
 8000952:	001a      	movs	r2, r3
 8000954:	2100      	movs	r1, #0
 8000956:	f003 fb5d 	bl	8004014 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800095a:	4b21      	ldr	r3, [pc, #132]	; (80009e0 <MX_GPIO_Init+0x9c>)
 800095c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800095e:	4b20      	ldr	r3, [pc, #128]	; (80009e0 <MX_GPIO_Init+0x9c>)
 8000960:	2104      	movs	r1, #4
 8000962:	430a      	orrs	r2, r1
 8000964:	635a      	str	r2, [r3, #52]	; 0x34
 8000966:	4b1e      	ldr	r3, [pc, #120]	; (80009e0 <MX_GPIO_Init+0x9c>)
 8000968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800096a:	2204      	movs	r2, #4
 800096c:	4013      	ands	r3, r2
 800096e:	60bb      	str	r3, [r7, #8]
 8000970:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000972:	4b1b      	ldr	r3, [pc, #108]	; (80009e0 <MX_GPIO_Init+0x9c>)
 8000974:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000976:	4b1a      	ldr	r3, [pc, #104]	; (80009e0 <MX_GPIO_Init+0x9c>)
 8000978:	2120      	movs	r1, #32
 800097a:	430a      	orrs	r2, r1
 800097c:	635a      	str	r2, [r3, #52]	; 0x34
 800097e:	4b18      	ldr	r3, [pc, #96]	; (80009e0 <MX_GPIO_Init+0x9c>)
 8000980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000982:	2220      	movs	r2, #32
 8000984:	4013      	ands	r3, r2
 8000986:	607b      	str	r3, [r7, #4]
 8000988:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098a:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <MX_GPIO_Init+0x9c>)
 800098c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800098e:	4b14      	ldr	r3, [pc, #80]	; (80009e0 <MX_GPIO_Init+0x9c>)
 8000990:	2101      	movs	r1, #1
 8000992:	430a      	orrs	r2, r1
 8000994:	635a      	str	r2, [r3, #52]	; 0x34
 8000996:	4b12      	ldr	r3, [pc, #72]	; (80009e0 <MX_GPIO_Init+0x9c>)
 8000998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800099a:	2201      	movs	r2, #1
 800099c:	4013      	ands	r3, r2
 800099e:	603b      	str	r3, [r7, #0]
 80009a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_GPIO_Port, GREEN_Pin, GPIO_PIN_RESET);
 80009a2:	23a0      	movs	r3, #160	; 0xa0
 80009a4:	05db      	lsls	r3, r3, #23
 80009a6:	2200      	movs	r2, #0
 80009a8:	2120      	movs	r1, #32
 80009aa:	0018      	movs	r0, r3
 80009ac:	f000 ff42 	bl	8001834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GREEN_Pin */
  GPIO_InitStruct.Pin = GREEN_Pin;
 80009b0:	0021      	movs	r1, r4
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	2220      	movs	r2, #32
 80009b6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b8:	187b      	adds	r3, r7, r1
 80009ba:	2201      	movs	r2, #1
 80009bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	187b      	adds	r3, r7, r1
 80009c0:	2200      	movs	r2, #0
 80009c2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009c4:	187b      	adds	r3, r7, r1
 80009c6:	2202      	movs	r2, #2
 80009c8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GREEN_GPIO_Port, &GPIO_InitStruct);
 80009ca:	187a      	adds	r2, r7, r1
 80009cc:	23a0      	movs	r3, #160	; 0xa0
 80009ce:	05db      	lsls	r3, r3, #23
 80009d0:	0011      	movs	r1, r2
 80009d2:	0018      	movs	r0, r3
 80009d4:	f000 fdca 	bl	800156c <HAL_GPIO_Init>

}
 80009d8:	46c0      	nop			; (mov r8, r8)
 80009da:	46bd      	mov	sp, r7
 80009dc:	b009      	add	sp, #36	; 0x24
 80009de:	bd90      	pop	{r4, r7, pc}
 80009e0:	40021000 	.word	0x40021000

080009e4 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_UARTEx_RxEventCallback ( UART_HandleTypeDef *huart , uint16_t Size )
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	000a      	movs	r2, r1
 80009ee:	1cbb      	adds	r3, r7, #2
 80009f0:	801a      	strh	r2, [r3, #0]
    if ( huart->Instance == USART2 )
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a08      	ldr	r2, [pc, #32]	; (8000a18 <HAL_UARTEx_RxEventCallback+0x34>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d102      	bne.n	8000a02 <HAL_UARTEx_RxEventCallback+0x1e>
    	received = 1 ;
 80009fc:	4b07      	ldr	r3, [pc, #28]	; (8000a1c <HAL_UARTEx_RxEventCallback+0x38>)
 80009fe:	2201      	movs	r2, #1
 8000a00:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA ( &huart2 , rx_buff , sizeof ( rx_buff ) ) ;
 8000a02:	4907      	ldr	r1, [pc, #28]	; (8000a20 <HAL_UARTEx_RxEventCallback+0x3c>)
 8000a04:	4b07      	ldr	r3, [pc, #28]	; (8000a24 <HAL_UARTEx_RxEventCallback+0x40>)
 8000a06:	2264      	movs	r2, #100	; 0x64
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f003 fa19 	bl	8003e40 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000a0e:	46c0      	nop			; (mov r8, r8)
 8000a10:	46bd      	mov	sp, r7
 8000a12:	b002      	add	sp, #8
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	46c0      	nop			; (mov r8, r8)
 8000a18:	40004400 	.word	0x40004400
 8000a1c:	20000200 	.word	0x20000200
 8000a20:	20000138 	.word	0x20000138
 8000a24:	20000048 	.word	0x20000048

08000a28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a2c:	b672      	cpsid	i
}
 8000a2e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a30:	e7fe      	b.n	8000a30 <Error_Handler+0x8>
	...

08000a34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a3a:	4b0f      	ldr	r3, [pc, #60]	; (8000a78 <HAL_MspInit+0x44>)
 8000a3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a3e:	4b0e      	ldr	r3, [pc, #56]	; (8000a78 <HAL_MspInit+0x44>)
 8000a40:	2101      	movs	r1, #1
 8000a42:	430a      	orrs	r2, r1
 8000a44:	641a      	str	r2, [r3, #64]	; 0x40
 8000a46:	4b0c      	ldr	r3, [pc, #48]	; (8000a78 <HAL_MspInit+0x44>)
 8000a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	607b      	str	r3, [r7, #4]
 8000a50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a52:	4b09      	ldr	r3, [pc, #36]	; (8000a78 <HAL_MspInit+0x44>)
 8000a54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a56:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <HAL_MspInit+0x44>)
 8000a58:	2180      	movs	r1, #128	; 0x80
 8000a5a:	0549      	lsls	r1, r1, #21
 8000a5c:	430a      	orrs	r2, r1
 8000a5e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a60:	4b05      	ldr	r3, [pc, #20]	; (8000a78 <HAL_MspInit+0x44>)
 8000a62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a64:	2380      	movs	r3, #128	; 0x80
 8000a66:	055b      	lsls	r3, r3, #21
 8000a68:	4013      	ands	r3, r2
 8000a6a:	603b      	str	r3, [r7, #0]
 8000a6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a6e:	46c0      	nop			; (mov r8, r8)
 8000a70:	46bd      	mov	sp, r7
 8000a72:	b002      	add	sp, #8
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	40021000 	.word	0x40021000

08000a7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a7c:	b590      	push	{r4, r7, lr}
 8000a7e:	b097      	sub	sp, #92	; 0x5c
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a84:	2344      	movs	r3, #68	; 0x44
 8000a86:	18fb      	adds	r3, r7, r3
 8000a88:	0018      	movs	r0, r3
 8000a8a:	2314      	movs	r3, #20
 8000a8c:	001a      	movs	r2, r3
 8000a8e:	2100      	movs	r1, #0
 8000a90:	f003 fac0 	bl	8004014 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a94:	2410      	movs	r4, #16
 8000a96:	193b      	adds	r3, r7, r4
 8000a98:	0018      	movs	r0, r3
 8000a9a:	2334      	movs	r3, #52	; 0x34
 8000a9c:	001a      	movs	r2, r3
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	f003 fab8 	bl	8004014 <memset>
  if(huart->Instance==USART2)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a3b      	ldr	r2, [pc, #236]	; (8000b98 <HAL_UART_MspInit+0x11c>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d170      	bne.n	8000b90 <HAL_UART_MspInit+0x114>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000aae:	193b      	adds	r3, r7, r4
 8000ab0:	2202      	movs	r2, #2
 8000ab2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ab4:	193b      	adds	r3, r7, r4
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000aba:	193b      	adds	r3, r7, r4
 8000abc:	0018      	movs	r0, r3
 8000abe:	f001 fbe7 	bl	8002290 <HAL_RCCEx_PeriphCLKConfig>
 8000ac2:	1e03      	subs	r3, r0, #0
 8000ac4:	d001      	beq.n	8000aca <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000ac6:	f7ff ffaf 	bl	8000a28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000aca:	4b34      	ldr	r3, [pc, #208]	; (8000b9c <HAL_UART_MspInit+0x120>)
 8000acc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ace:	4b33      	ldr	r3, [pc, #204]	; (8000b9c <HAL_UART_MspInit+0x120>)
 8000ad0:	2180      	movs	r1, #128	; 0x80
 8000ad2:	0289      	lsls	r1, r1, #10
 8000ad4:	430a      	orrs	r2, r1
 8000ad6:	63da      	str	r2, [r3, #60]	; 0x3c
 8000ad8:	4b30      	ldr	r3, [pc, #192]	; (8000b9c <HAL_UART_MspInit+0x120>)
 8000ada:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000adc:	2380      	movs	r3, #128	; 0x80
 8000ade:	029b      	lsls	r3, r3, #10
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	60fb      	str	r3, [r7, #12]
 8000ae4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae6:	4b2d      	ldr	r3, [pc, #180]	; (8000b9c <HAL_UART_MspInit+0x120>)
 8000ae8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000aea:	4b2c      	ldr	r3, [pc, #176]	; (8000b9c <HAL_UART_MspInit+0x120>)
 8000aec:	2101      	movs	r1, #1
 8000aee:	430a      	orrs	r2, r1
 8000af0:	635a      	str	r2, [r3, #52]	; 0x34
 8000af2:	4b2a      	ldr	r3, [pc, #168]	; (8000b9c <HAL_UART_MspInit+0x120>)
 8000af4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000af6:	2201      	movs	r2, #1
 8000af8:	4013      	ands	r3, r2
 8000afa:	60bb      	str	r3, [r7, #8]
 8000afc:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_STLK_Pin|USART2_RX_STLK_Pin;
 8000afe:	2144      	movs	r1, #68	; 0x44
 8000b00:	187b      	adds	r3, r7, r1
 8000b02:	220c      	movs	r2, #12
 8000b04:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b06:	187b      	adds	r3, r7, r1
 8000b08:	2202      	movs	r2, #2
 8000b0a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	2201      	movs	r2, #1
 8000b10:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b12:	187b      	adds	r3, r7, r1
 8000b14:	2200      	movs	r2, #0
 8000b16:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000b18:	187b      	adds	r3, r7, r1
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b1e:	187a      	adds	r2, r7, r1
 8000b20:	23a0      	movs	r3, #160	; 0xa0
 8000b22:	05db      	lsls	r3, r3, #23
 8000b24:	0011      	movs	r1, r2
 8000b26:	0018      	movs	r0, r3
 8000b28:	f000 fd20 	bl	800156c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000b2c:	4b1c      	ldr	r3, [pc, #112]	; (8000ba0 <HAL_UART_MspInit+0x124>)
 8000b2e:	4a1d      	ldr	r2, [pc, #116]	; (8000ba4 <HAL_UART_MspInit+0x128>)
 8000b30:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000b32:	4b1b      	ldr	r3, [pc, #108]	; (8000ba0 <HAL_UART_MspInit+0x124>)
 8000b34:	2234      	movs	r2, #52	; 0x34
 8000b36:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b38:	4b19      	ldr	r3, [pc, #100]	; (8000ba0 <HAL_UART_MspInit+0x124>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b3e:	4b18      	ldr	r3, [pc, #96]	; (8000ba0 <HAL_UART_MspInit+0x124>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b44:	4b16      	ldr	r3, [pc, #88]	; (8000ba0 <HAL_UART_MspInit+0x124>)
 8000b46:	2280      	movs	r2, #128	; 0x80
 8000b48:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b4a:	4b15      	ldr	r3, [pc, #84]	; (8000ba0 <HAL_UART_MspInit+0x124>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b50:	4b13      	ldr	r3, [pc, #76]	; (8000ba0 <HAL_UART_MspInit+0x124>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000b56:	4b12      	ldr	r3, [pc, #72]	; (8000ba0 <HAL_UART_MspInit+0x124>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b5c:	4b10      	ldr	r3, [pc, #64]	; (8000ba0 <HAL_UART_MspInit+0x124>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000b62:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <HAL_UART_MspInit+0x124>)
 8000b64:	0018      	movs	r0, r3
 8000b66:	f000 f9e3 	bl	8000f30 <HAL_DMA_Init>
 8000b6a:	1e03      	subs	r3, r0, #0
 8000b6c:	d001      	beq.n	8000b72 <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 8000b6e:	f7ff ff5b 	bl	8000a28 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2180      	movs	r1, #128	; 0x80
 8000b76:	4a0a      	ldr	r2, [pc, #40]	; (8000ba0 <HAL_UART_MspInit+0x124>)
 8000b78:	505a      	str	r2, [r3, r1]
 8000b7a:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <HAL_UART_MspInit+0x124>)
 8000b7c:	687a      	ldr	r2, [r7, #4]
 8000b7e:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000b80:	2200      	movs	r2, #0
 8000b82:	2100      	movs	r1, #0
 8000b84:	201c      	movs	r0, #28
 8000b86:	f000 f9a1 	bl	8000ecc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b8a:	201c      	movs	r0, #28
 8000b8c:	f000 f9b3 	bl	8000ef6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b90:	46c0      	nop			; (mov r8, r8)
 8000b92:	46bd      	mov	sp, r7
 8000b94:	b017      	add	sp, #92	; 0x5c
 8000b96:	bd90      	pop	{r4, r7, pc}
 8000b98:	40004400 	.word	0x40004400
 8000b9c:	40021000 	.word	0x40021000
 8000ba0:	200000dc 	.word	0x200000dc
 8000ba4:	40020008 	.word	0x40020008

08000ba8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bac:	e7fe      	b.n	8000bac <NMI_Handler+0x4>

08000bae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bb2:	e7fe      	b.n	8000bb2 <HardFault_Handler+0x4>

08000bb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000bb8:	46c0      	nop			; (mov r8, r8)
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bcc:	f000 f8b6 	bl	8000d3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bd0:	46c0      	nop			; (mov r8, r8)
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
	...

08000bd8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000bdc:	4b03      	ldr	r3, [pc, #12]	; (8000bec <DMA1_Channel1_IRQHandler+0x14>)
 8000bde:	0018      	movs	r0, r3
 8000be0:	f000 fb82 	bl	80012e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000be4:	46c0      	nop			; (mov r8, r8)
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	200000dc 	.word	0x200000dc

08000bf0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000bf4:	4b03      	ldr	r3, [pc, #12]	; (8000c04 <USART2_IRQHandler+0x14>)
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	f001 fdf4 	bl	80027e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000bfc:	46c0      	nop			; (mov r8, r8)
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	46c0      	nop			; (mov r8, r8)
 8000c04:	20000048 	.word	0x20000048

08000c08 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c0c:	46c0      	nop			; (mov r8, r8)
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
	...

08000c14 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c14:	480d      	ldr	r0, [pc, #52]	; (8000c4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c16:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c18:	f7ff fff6 	bl	8000c08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c1c:	480c      	ldr	r0, [pc, #48]	; (8000c50 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c1e:	490d      	ldr	r1, [pc, #52]	; (8000c54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c20:	4a0d      	ldr	r2, [pc, #52]	; (8000c58 <LoopForever+0xe>)
  movs r3, #0
 8000c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c24:	e002      	b.n	8000c2c <LoopCopyDataInit>

08000c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c2a:	3304      	adds	r3, #4

08000c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c30:	d3f9      	bcc.n	8000c26 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c32:	4a0a      	ldr	r2, [pc, #40]	; (8000c5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c34:	4c0a      	ldr	r4, [pc, #40]	; (8000c60 <LoopForever+0x16>)
  movs r3, #0
 8000c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c38:	e001      	b.n	8000c3e <LoopFillZerobss>

08000c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c3c:	3204      	adds	r2, #4

08000c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c40:	d3fb      	bcc.n	8000c3a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c42:	f003 f9c3 	bl	8003fcc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000c46:	f7ff fcf1 	bl	800062c <main>

08000c4a <LoopForever>:

LoopForever:
  b LoopForever
 8000c4a:	e7fe      	b.n	8000c4a <LoopForever>
  ldr   r0, =_estack
 8000c4c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000c50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c54:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8000c58:	08004108 	.word	0x08004108
  ldr r2, =_sbss
 8000c5c:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8000c60:	20000208 	.word	0x20000208

08000c64 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c64:	e7fe      	b.n	8000c64 <ADC1_COMP_IRQHandler>
	...

08000c68 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c6e:	1dfb      	adds	r3, r7, #7
 8000c70:	2200      	movs	r2, #0
 8000c72:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c74:	4b0b      	ldr	r3, [pc, #44]	; (8000ca4 <HAL_Init+0x3c>)
 8000c76:	681a      	ldr	r2, [r3, #0]
 8000c78:	4b0a      	ldr	r3, [pc, #40]	; (8000ca4 <HAL_Init+0x3c>)
 8000c7a:	2180      	movs	r1, #128	; 0x80
 8000c7c:	0049      	lsls	r1, r1, #1
 8000c7e:	430a      	orrs	r2, r1
 8000c80:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c82:	2000      	movs	r0, #0
 8000c84:	f000 f810 	bl	8000ca8 <HAL_InitTick>
 8000c88:	1e03      	subs	r3, r0, #0
 8000c8a:	d003      	beq.n	8000c94 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000c8c:	1dfb      	adds	r3, r7, #7
 8000c8e:	2201      	movs	r2, #1
 8000c90:	701a      	strb	r2, [r3, #0]
 8000c92:	e001      	b.n	8000c98 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000c94:	f7ff fece 	bl	8000a34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c98:	1dfb      	adds	r3, r7, #7
 8000c9a:	781b      	ldrb	r3, [r3, #0]
}
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	b002      	add	sp, #8
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40022000 	.word	0x40022000

08000ca8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca8:	b590      	push	{r4, r7, lr}
 8000caa:	b085      	sub	sp, #20
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cb0:	230f      	movs	r3, #15
 8000cb2:	18fb      	adds	r3, r7, r3
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000cb8:	4b1d      	ldr	r3, [pc, #116]	; (8000d30 <HAL_InitTick+0x88>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d02b      	beq.n	8000d18 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000cc0:	4b1c      	ldr	r3, [pc, #112]	; (8000d34 <HAL_InitTick+0x8c>)
 8000cc2:	681c      	ldr	r4, [r3, #0]
 8000cc4:	4b1a      	ldr	r3, [pc, #104]	; (8000d30 <HAL_InitTick+0x88>)
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	0019      	movs	r1, r3
 8000cca:	23fa      	movs	r3, #250	; 0xfa
 8000ccc:	0098      	lsls	r0, r3, #2
 8000cce:	f7ff fa21 	bl	8000114 <__udivsi3>
 8000cd2:	0003      	movs	r3, r0
 8000cd4:	0019      	movs	r1, r3
 8000cd6:	0020      	movs	r0, r4
 8000cd8:	f7ff fa1c 	bl	8000114 <__udivsi3>
 8000cdc:	0003      	movs	r3, r0
 8000cde:	0018      	movs	r0, r3
 8000ce0:	f000 f919 	bl	8000f16 <HAL_SYSTICK_Config>
 8000ce4:	1e03      	subs	r3, r0, #0
 8000ce6:	d112      	bne.n	8000d0e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2b03      	cmp	r3, #3
 8000cec:	d80a      	bhi.n	8000d04 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cee:	6879      	ldr	r1, [r7, #4]
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	425b      	negs	r3, r3
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	0018      	movs	r0, r3
 8000cf8:	f000 f8e8 	bl	8000ecc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cfc:	4b0e      	ldr	r3, [pc, #56]	; (8000d38 <HAL_InitTick+0x90>)
 8000cfe:	687a      	ldr	r2, [r7, #4]
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	e00d      	b.n	8000d20 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000d04:	230f      	movs	r3, #15
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	2201      	movs	r2, #1
 8000d0a:	701a      	strb	r2, [r3, #0]
 8000d0c:	e008      	b.n	8000d20 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d0e:	230f      	movs	r3, #15
 8000d10:	18fb      	adds	r3, r7, r3
 8000d12:	2201      	movs	r2, #1
 8000d14:	701a      	strb	r2, [r3, #0]
 8000d16:	e003      	b.n	8000d20 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d18:	230f      	movs	r3, #15
 8000d1a:	18fb      	adds	r3, r7, r3
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000d20:	230f      	movs	r3, #15
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	781b      	ldrb	r3, [r3, #0]
}
 8000d26:	0018      	movs	r0, r3
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	b005      	add	sp, #20
 8000d2c:	bd90      	pop	{r4, r7, pc}
 8000d2e:	46c0      	nop			; (mov r8, r8)
 8000d30:	20000028 	.word	0x20000028
 8000d34:	20000020 	.word	0x20000020
 8000d38:	20000024 	.word	0x20000024

08000d3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d40:	4b05      	ldr	r3, [pc, #20]	; (8000d58 <HAL_IncTick+0x1c>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	001a      	movs	r2, r3
 8000d46:	4b05      	ldr	r3, [pc, #20]	; (8000d5c <HAL_IncTick+0x20>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	18d2      	adds	r2, r2, r3
 8000d4c:	4b03      	ldr	r3, [pc, #12]	; (8000d5c <HAL_IncTick+0x20>)
 8000d4e:	601a      	str	r2, [r3, #0]
}
 8000d50:	46c0      	nop			; (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	46c0      	nop			; (mov r8, r8)
 8000d58:	20000028 	.word	0x20000028
 8000d5c:	20000204 	.word	0x20000204

08000d60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  return uwTick;
 8000d64:	4b02      	ldr	r3, [pc, #8]	; (8000d70 <HAL_GetTick+0x10>)
 8000d66:	681b      	ldr	r3, [r3, #0]
}
 8000d68:	0018      	movs	r0, r3
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	46c0      	nop			; (mov r8, r8)
 8000d70:	20000204 	.word	0x20000204

08000d74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	0002      	movs	r2, r0
 8000d7c:	1dfb      	adds	r3, r7, #7
 8000d7e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d80:	1dfb      	adds	r3, r7, #7
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	2b7f      	cmp	r3, #127	; 0x7f
 8000d86:	d809      	bhi.n	8000d9c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d88:	1dfb      	adds	r3, r7, #7
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	001a      	movs	r2, r3
 8000d8e:	231f      	movs	r3, #31
 8000d90:	401a      	ands	r2, r3
 8000d92:	4b04      	ldr	r3, [pc, #16]	; (8000da4 <__NVIC_EnableIRQ+0x30>)
 8000d94:	2101      	movs	r1, #1
 8000d96:	4091      	lsls	r1, r2
 8000d98:	000a      	movs	r2, r1
 8000d9a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000d9c:	46c0      	nop			; (mov r8, r8)
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	b002      	add	sp, #8
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	e000e100 	.word	0xe000e100

08000da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000da8:	b590      	push	{r4, r7, lr}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	0002      	movs	r2, r0
 8000db0:	6039      	str	r1, [r7, #0]
 8000db2:	1dfb      	adds	r3, r7, #7
 8000db4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000db6:	1dfb      	adds	r3, r7, #7
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	2b7f      	cmp	r3, #127	; 0x7f
 8000dbc:	d828      	bhi.n	8000e10 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dbe:	4a2f      	ldr	r2, [pc, #188]	; (8000e7c <__NVIC_SetPriority+0xd4>)
 8000dc0:	1dfb      	adds	r3, r7, #7
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	b25b      	sxtb	r3, r3
 8000dc6:	089b      	lsrs	r3, r3, #2
 8000dc8:	33c0      	adds	r3, #192	; 0xc0
 8000dca:	009b      	lsls	r3, r3, #2
 8000dcc:	589b      	ldr	r3, [r3, r2]
 8000dce:	1dfa      	adds	r2, r7, #7
 8000dd0:	7812      	ldrb	r2, [r2, #0]
 8000dd2:	0011      	movs	r1, r2
 8000dd4:	2203      	movs	r2, #3
 8000dd6:	400a      	ands	r2, r1
 8000dd8:	00d2      	lsls	r2, r2, #3
 8000dda:	21ff      	movs	r1, #255	; 0xff
 8000ddc:	4091      	lsls	r1, r2
 8000dde:	000a      	movs	r2, r1
 8000de0:	43d2      	mvns	r2, r2
 8000de2:	401a      	ands	r2, r3
 8000de4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	019b      	lsls	r3, r3, #6
 8000dea:	22ff      	movs	r2, #255	; 0xff
 8000dec:	401a      	ands	r2, r3
 8000dee:	1dfb      	adds	r3, r7, #7
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	0018      	movs	r0, r3
 8000df4:	2303      	movs	r3, #3
 8000df6:	4003      	ands	r3, r0
 8000df8:	00db      	lsls	r3, r3, #3
 8000dfa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dfc:	481f      	ldr	r0, [pc, #124]	; (8000e7c <__NVIC_SetPriority+0xd4>)
 8000dfe:	1dfb      	adds	r3, r7, #7
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	b25b      	sxtb	r3, r3
 8000e04:	089b      	lsrs	r3, r3, #2
 8000e06:	430a      	orrs	r2, r1
 8000e08:	33c0      	adds	r3, #192	; 0xc0
 8000e0a:	009b      	lsls	r3, r3, #2
 8000e0c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e0e:	e031      	b.n	8000e74 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e10:	4a1b      	ldr	r2, [pc, #108]	; (8000e80 <__NVIC_SetPriority+0xd8>)
 8000e12:	1dfb      	adds	r3, r7, #7
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	0019      	movs	r1, r3
 8000e18:	230f      	movs	r3, #15
 8000e1a:	400b      	ands	r3, r1
 8000e1c:	3b08      	subs	r3, #8
 8000e1e:	089b      	lsrs	r3, r3, #2
 8000e20:	3306      	adds	r3, #6
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	18d3      	adds	r3, r2, r3
 8000e26:	3304      	adds	r3, #4
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	1dfa      	adds	r2, r7, #7
 8000e2c:	7812      	ldrb	r2, [r2, #0]
 8000e2e:	0011      	movs	r1, r2
 8000e30:	2203      	movs	r2, #3
 8000e32:	400a      	ands	r2, r1
 8000e34:	00d2      	lsls	r2, r2, #3
 8000e36:	21ff      	movs	r1, #255	; 0xff
 8000e38:	4091      	lsls	r1, r2
 8000e3a:	000a      	movs	r2, r1
 8000e3c:	43d2      	mvns	r2, r2
 8000e3e:	401a      	ands	r2, r3
 8000e40:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	019b      	lsls	r3, r3, #6
 8000e46:	22ff      	movs	r2, #255	; 0xff
 8000e48:	401a      	ands	r2, r3
 8000e4a:	1dfb      	adds	r3, r7, #7
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	0018      	movs	r0, r3
 8000e50:	2303      	movs	r3, #3
 8000e52:	4003      	ands	r3, r0
 8000e54:	00db      	lsls	r3, r3, #3
 8000e56:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e58:	4809      	ldr	r0, [pc, #36]	; (8000e80 <__NVIC_SetPriority+0xd8>)
 8000e5a:	1dfb      	adds	r3, r7, #7
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	001c      	movs	r4, r3
 8000e60:	230f      	movs	r3, #15
 8000e62:	4023      	ands	r3, r4
 8000e64:	3b08      	subs	r3, #8
 8000e66:	089b      	lsrs	r3, r3, #2
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	3306      	adds	r3, #6
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	18c3      	adds	r3, r0, r3
 8000e70:	3304      	adds	r3, #4
 8000e72:	601a      	str	r2, [r3, #0]
}
 8000e74:	46c0      	nop			; (mov r8, r8)
 8000e76:	46bd      	mov	sp, r7
 8000e78:	b003      	add	sp, #12
 8000e7a:	bd90      	pop	{r4, r7, pc}
 8000e7c:	e000e100 	.word	0xe000e100
 8000e80:	e000ed00 	.word	0xe000ed00

08000e84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	1e5a      	subs	r2, r3, #1
 8000e90:	2380      	movs	r3, #128	; 0x80
 8000e92:	045b      	lsls	r3, r3, #17
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d301      	bcc.n	8000e9c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e98:	2301      	movs	r3, #1
 8000e9a:	e010      	b.n	8000ebe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e9c:	4b0a      	ldr	r3, [pc, #40]	; (8000ec8 <SysTick_Config+0x44>)
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	3a01      	subs	r2, #1
 8000ea2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	425b      	negs	r3, r3
 8000ea8:	2103      	movs	r1, #3
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f7ff ff7c 	bl	8000da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eb0:	4b05      	ldr	r3, [pc, #20]	; (8000ec8 <SysTick_Config+0x44>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eb6:	4b04      	ldr	r3, [pc, #16]	; (8000ec8 <SysTick_Config+0x44>)
 8000eb8:	2207      	movs	r2, #7
 8000eba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ebc:	2300      	movs	r3, #0
}
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	b002      	add	sp, #8
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	46c0      	nop			; (mov r8, r8)
 8000ec8:	e000e010 	.word	0xe000e010

08000ecc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60b9      	str	r1, [r7, #8]
 8000ed4:	607a      	str	r2, [r7, #4]
 8000ed6:	210f      	movs	r1, #15
 8000ed8:	187b      	adds	r3, r7, r1
 8000eda:	1c02      	adds	r2, r0, #0
 8000edc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000ede:	68ba      	ldr	r2, [r7, #8]
 8000ee0:	187b      	adds	r3, r7, r1
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	b25b      	sxtb	r3, r3
 8000ee6:	0011      	movs	r1, r2
 8000ee8:	0018      	movs	r0, r3
 8000eea:	f7ff ff5d 	bl	8000da8 <__NVIC_SetPriority>
}
 8000eee:	46c0      	nop			; (mov r8, r8)
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	b004      	add	sp, #16
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b082      	sub	sp, #8
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	0002      	movs	r2, r0
 8000efe:	1dfb      	adds	r3, r7, #7
 8000f00:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f02:	1dfb      	adds	r3, r7, #7
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	b25b      	sxtb	r3, r3
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f7ff ff33 	bl	8000d74 <__NVIC_EnableIRQ>
}
 8000f0e:	46c0      	nop			; (mov r8, r8)
 8000f10:	46bd      	mov	sp, r7
 8000f12:	b002      	add	sp, #8
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b082      	sub	sp, #8
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	0018      	movs	r0, r3
 8000f22:	f7ff ffaf 	bl	8000e84 <SysTick_Config>
 8000f26:	0003      	movs	r3, r0
}
 8000f28:	0018      	movs	r0, r3
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	b002      	add	sp, #8
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d101      	bne.n	8000f42 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e077      	b.n	8001032 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a3d      	ldr	r2, [pc, #244]	; (800103c <HAL_DMA_Init+0x10c>)
 8000f48:	4694      	mov	ip, r2
 8000f4a:	4463      	add	r3, ip
 8000f4c:	2114      	movs	r1, #20
 8000f4e:	0018      	movs	r0, r3
 8000f50:	f7ff f8e0 	bl	8000114 <__udivsi3>
 8000f54:	0003      	movs	r3, r0
 8000f56:	009a      	lsls	r2, r3, #2
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2225      	movs	r2, #37	; 0x25
 8000f60:	2102      	movs	r1, #2
 8000f62:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4934      	ldr	r1, [pc, #208]	; (8001040 <HAL_DMA_Init+0x110>)
 8000f70:	400a      	ands	r2, r1
 8000f72:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	6819      	ldr	r1, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	689a      	ldr	r2, [r3, #8]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	68db      	ldr	r3, [r3, #12]
 8000f82:	431a      	orrs	r2, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	691b      	ldr	r3, [r3, #16]
 8000f88:	431a      	orrs	r2, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	695b      	ldr	r3, [r3, #20]
 8000f8e:	431a      	orrs	r2, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	699b      	ldr	r3, [r3, #24]
 8000f94:	431a      	orrs	r2, r3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	69db      	ldr	r3, [r3, #28]
 8000f9a:	431a      	orrs	r2, r3
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6a1b      	ldr	r3, [r3, #32]
 8000fa0:	431a      	orrs	r2, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	430a      	orrs	r2, r1
 8000fa8:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	0018      	movs	r0, r3
 8000fae:	f000 fa8d 	bl	80014cc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	689a      	ldr	r2, [r3, #8]
 8000fb6:	2380      	movs	r3, #128	; 0x80
 8000fb8:	01db      	lsls	r3, r3, #7
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	d102      	bne.n	8000fc4 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	685a      	ldr	r2, [r3, #4]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fcc:	213f      	movs	r1, #63	; 0x3f
 8000fce:	400a      	ands	r2, r1
 8000fd0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fd6:	687a      	ldr	r2, [r7, #4]
 8000fd8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8000fda:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d011      	beq.n	8001008 <HAL_DMA_Init+0xd8>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	2b04      	cmp	r3, #4
 8000fea:	d80d      	bhi.n	8001008 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	0018      	movs	r0, r3
 8000ff0:	f000 fa98 	bl	8001524 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	e008      	b.n	800101a <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2200      	movs	r2, #0
 800100c:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2200      	movs	r2, #0
 8001012:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2200      	movs	r2, #0
 8001018:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2200      	movs	r2, #0
 800101e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2225      	movs	r2, #37	; 0x25
 8001024:	2101      	movs	r1, #1
 8001026:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2224      	movs	r2, #36	; 0x24
 800102c:	2100      	movs	r1, #0
 800102e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001030:	2300      	movs	r3, #0
}
 8001032:	0018      	movs	r0, r3
 8001034:	46bd      	mov	sp, r7
 8001036:	b002      	add	sp, #8
 8001038:	bd80      	pop	{r7, pc}
 800103a:	46c0      	nop			; (mov r8, r8)
 800103c:	bffdfff8 	.word	0xbffdfff8
 8001040:	ffff800f 	.word	0xffff800f

08001044 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
 8001050:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001052:	2317      	movs	r3, #23
 8001054:	18fb      	adds	r3, r7, r3
 8001056:	2200      	movs	r2, #0
 8001058:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	2224      	movs	r2, #36	; 0x24
 800105e:	5c9b      	ldrb	r3, [r3, r2]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d101      	bne.n	8001068 <HAL_DMA_Start_IT+0x24>
 8001064:	2302      	movs	r3, #2
 8001066:	e06f      	b.n	8001148 <HAL_DMA_Start_IT+0x104>
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	2224      	movs	r2, #36	; 0x24
 800106c:	2101      	movs	r1, #1
 800106e:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	2225      	movs	r2, #37	; 0x25
 8001074:	5c9b      	ldrb	r3, [r3, r2]
 8001076:	b2db      	uxtb	r3, r3
 8001078:	2b01      	cmp	r3, #1
 800107a:	d157      	bne.n	800112c <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	2225      	movs	r2, #37	; 0x25
 8001080:	2102      	movs	r1, #2
 8001082:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	2200      	movs	r2, #0
 8001088:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2101      	movs	r1, #1
 8001096:	438a      	bics	r2, r1
 8001098:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	68b9      	ldr	r1, [r7, #8]
 80010a0:	68f8      	ldr	r0, [r7, #12]
 80010a2:	f000 f9d3 	bl	800144c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d008      	beq.n	80010c0 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	210e      	movs	r1, #14
 80010ba:	430a      	orrs	r2, r1
 80010bc:	601a      	str	r2, [r3, #0]
 80010be:	e00f      	b.n	80010e0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	2104      	movs	r1, #4
 80010cc:	438a      	bics	r2, r1
 80010ce:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	210a      	movs	r1, #10
 80010dc:	430a      	orrs	r2, r1
 80010de:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	2380      	movs	r3, #128	; 0x80
 80010e8:	025b      	lsls	r3, r3, #9
 80010ea:	4013      	ands	r3, r2
 80010ec:	d008      	beq.n	8001100 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f8:	2180      	movs	r1, #128	; 0x80
 80010fa:	0049      	lsls	r1, r1, #1
 80010fc:	430a      	orrs	r2, r1
 80010fe:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001104:	2b00      	cmp	r3, #0
 8001106:	d008      	beq.n	800111a <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001112:	2180      	movs	r1, #128	; 0x80
 8001114:	0049      	lsls	r1, r1, #1
 8001116:	430a      	orrs	r2, r1
 8001118:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2101      	movs	r1, #1
 8001126:	430a      	orrs	r2, r1
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	e00a      	b.n	8001142 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	2280      	movs	r2, #128	; 0x80
 8001130:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	2224      	movs	r2, #36	; 0x24
 8001136:	2100      	movs	r1, #0
 8001138:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800113a:	2317      	movs	r3, #23
 800113c:	18fb      	adds	r3, r7, r3
 800113e:	2201      	movs	r2, #1
 8001140:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001142:	2317      	movs	r3, #23
 8001144:	18fb      	adds	r3, r7, r3
 8001146:	781b      	ldrb	r3, [r3, #0]
}
 8001148:	0018      	movs	r0, r3
 800114a:	46bd      	mov	sp, r7
 800114c:	b006      	add	sp, #24
 800114e:	bd80      	pop	{r7, pc}

08001150 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d101      	bne.n	8001162 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800115e:	2301      	movs	r3, #1
 8001160:	e050      	b.n	8001204 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2225      	movs	r2, #37	; 0x25
 8001166:	5c9b      	ldrb	r3, [r3, r2]
 8001168:	b2db      	uxtb	r3, r3
 800116a:	2b02      	cmp	r3, #2
 800116c:	d008      	beq.n	8001180 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2204      	movs	r2, #4
 8001172:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2224      	movs	r2, #36	; 0x24
 8001178:	2100      	movs	r1, #0
 800117a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	e041      	b.n	8001204 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	210e      	movs	r1, #14
 800118c:	438a      	bics	r2, r1
 800118e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800119a:	491c      	ldr	r1, [pc, #112]	; (800120c <HAL_DMA_Abort+0xbc>)
 800119c:	400a      	ands	r2, r1
 800119e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2101      	movs	r1, #1
 80011ac:	438a      	bics	r2, r1
 80011ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80011b0:	4b17      	ldr	r3, [pc, #92]	; (8001210 <HAL_DMA_Abort+0xc0>)
 80011b2:	6859      	ldr	r1, [r3, #4]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b8:	221c      	movs	r2, #28
 80011ba:	4013      	ands	r3, r2
 80011bc:	2201      	movs	r2, #1
 80011be:	409a      	lsls	r2, r3
 80011c0:	4b13      	ldr	r3, [pc, #76]	; (8001210 <HAL_DMA_Abort+0xc0>)
 80011c2:	430a      	orrs	r2, r1
 80011c4:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011ca:	687a      	ldr	r2, [r7, #4]
 80011cc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80011ce:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d00c      	beq.n	80011f2 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80011e2:	490a      	ldr	r1, [pc, #40]	; (800120c <HAL_DMA_Abort+0xbc>)
 80011e4:	400a      	ands	r2, r1
 80011e6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011ec:	687a      	ldr	r2, [r7, #4]
 80011ee:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80011f0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2225      	movs	r2, #37	; 0x25
 80011f6:	2101      	movs	r1, #1
 80011f8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2224      	movs	r2, #36	; 0x24
 80011fe:	2100      	movs	r1, #0
 8001200:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001202:	2300      	movs	r3, #0
}
 8001204:	0018      	movs	r0, r3
 8001206:	46bd      	mov	sp, r7
 8001208:	b002      	add	sp, #8
 800120a:	bd80      	pop	{r7, pc}
 800120c:	fffffeff 	.word	0xfffffeff
 8001210:	40020000 	.word	0x40020000

08001214 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800121c:	210f      	movs	r1, #15
 800121e:	187b      	adds	r3, r7, r1
 8001220:	2200      	movs	r2, #0
 8001222:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2225      	movs	r2, #37	; 0x25
 8001228:	5c9b      	ldrb	r3, [r3, r2]
 800122a:	b2db      	uxtb	r3, r3
 800122c:	2b02      	cmp	r3, #2
 800122e:	d006      	beq.n	800123e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2204      	movs	r2, #4
 8001234:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001236:	187b      	adds	r3, r7, r1
 8001238:	2201      	movs	r2, #1
 800123a:	701a      	strb	r2, [r3, #0]
 800123c:	e049      	b.n	80012d2 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	210e      	movs	r1, #14
 800124a:	438a      	bics	r2, r1
 800124c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2101      	movs	r1, #1
 800125a:	438a      	bics	r2, r1
 800125c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001268:	491d      	ldr	r1, [pc, #116]	; (80012e0 <HAL_DMA_Abort_IT+0xcc>)
 800126a:	400a      	ands	r2, r1
 800126c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800126e:	4b1d      	ldr	r3, [pc, #116]	; (80012e4 <HAL_DMA_Abort_IT+0xd0>)
 8001270:	6859      	ldr	r1, [r3, #4]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001276:	221c      	movs	r2, #28
 8001278:	4013      	ands	r3, r2
 800127a:	2201      	movs	r2, #1
 800127c:	409a      	lsls	r2, r3
 800127e:	4b19      	ldr	r3, [pc, #100]	; (80012e4 <HAL_DMA_Abort_IT+0xd0>)
 8001280:	430a      	orrs	r2, r1
 8001282:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800128c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001292:	2b00      	cmp	r3, #0
 8001294:	d00c      	beq.n	80012b0 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012a0:	490f      	ldr	r1, [pc, #60]	; (80012e0 <HAL_DMA_Abort_IT+0xcc>)
 80012a2:	400a      	ands	r2, r1
 80012a4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80012ae:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2225      	movs	r2, #37	; 0x25
 80012b4:	2101      	movs	r1, #1
 80012b6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2224      	movs	r2, #36	; 0x24
 80012bc:	2100      	movs	r1, #0
 80012be:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d004      	beq.n	80012d2 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012cc:	687a      	ldr	r2, [r7, #4]
 80012ce:	0010      	movs	r0, r2
 80012d0:	4798      	blx	r3
    }
  }
  return status;
 80012d2:	230f      	movs	r3, #15
 80012d4:	18fb      	adds	r3, r7, r3
 80012d6:	781b      	ldrb	r3, [r3, #0]
}
 80012d8:	0018      	movs	r0, r3
 80012da:	46bd      	mov	sp, r7
 80012dc:	b004      	add	sp, #16
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	fffffeff 	.word	0xfffffeff
 80012e4:	40020000 	.word	0x40020000

080012e8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80012f0:	4b55      	ldr	r3, [pc, #340]	; (8001448 <HAL_DMA_IRQHandler+0x160>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001302:	221c      	movs	r2, #28
 8001304:	4013      	ands	r3, r2
 8001306:	2204      	movs	r2, #4
 8001308:	409a      	lsls	r2, r3
 800130a:	0013      	movs	r3, r2
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	4013      	ands	r3, r2
 8001310:	d027      	beq.n	8001362 <HAL_DMA_IRQHandler+0x7a>
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	2204      	movs	r2, #4
 8001316:	4013      	ands	r3, r2
 8001318:	d023      	beq.n	8001362 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2220      	movs	r2, #32
 8001322:	4013      	ands	r3, r2
 8001324:	d107      	bne.n	8001336 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	2104      	movs	r1, #4
 8001332:	438a      	bics	r2, r1
 8001334:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001336:	4b44      	ldr	r3, [pc, #272]	; (8001448 <HAL_DMA_IRQHandler+0x160>)
 8001338:	6859      	ldr	r1, [r3, #4]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	221c      	movs	r2, #28
 8001340:	4013      	ands	r3, r2
 8001342:	2204      	movs	r2, #4
 8001344:	409a      	lsls	r2, r3
 8001346:	4b40      	ldr	r3, [pc, #256]	; (8001448 <HAL_DMA_IRQHandler+0x160>)
 8001348:	430a      	orrs	r2, r1
 800134a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001350:	2b00      	cmp	r3, #0
 8001352:	d100      	bne.n	8001356 <HAL_DMA_IRQHandler+0x6e>
 8001354:	e073      	b.n	800143e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	0010      	movs	r0, r2
 800135e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001360:	e06d      	b.n	800143e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001366:	221c      	movs	r2, #28
 8001368:	4013      	ands	r3, r2
 800136a:	2202      	movs	r2, #2
 800136c:	409a      	lsls	r2, r3
 800136e:	0013      	movs	r3, r2
 8001370:	68fa      	ldr	r2, [r7, #12]
 8001372:	4013      	ands	r3, r2
 8001374:	d02e      	beq.n	80013d4 <HAL_DMA_IRQHandler+0xec>
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	2202      	movs	r2, #2
 800137a:	4013      	ands	r3, r2
 800137c:	d02a      	beq.n	80013d4 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2220      	movs	r2, #32
 8001386:	4013      	ands	r3, r2
 8001388:	d10b      	bne.n	80013a2 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	210a      	movs	r1, #10
 8001396:	438a      	bics	r2, r1
 8001398:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2225      	movs	r2, #37	; 0x25
 800139e:	2101      	movs	r1, #1
 80013a0:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80013a2:	4b29      	ldr	r3, [pc, #164]	; (8001448 <HAL_DMA_IRQHandler+0x160>)
 80013a4:	6859      	ldr	r1, [r3, #4]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013aa:	221c      	movs	r2, #28
 80013ac:	4013      	ands	r3, r2
 80013ae:	2202      	movs	r2, #2
 80013b0:	409a      	lsls	r2, r3
 80013b2:	4b25      	ldr	r3, [pc, #148]	; (8001448 <HAL_DMA_IRQHandler+0x160>)
 80013b4:	430a      	orrs	r2, r1
 80013b6:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2224      	movs	r2, #36	; 0x24
 80013bc:	2100      	movs	r1, #0
 80013be:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d03a      	beq.n	800143e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	0010      	movs	r0, r2
 80013d0:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80013d2:	e034      	b.n	800143e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d8:	221c      	movs	r2, #28
 80013da:	4013      	ands	r3, r2
 80013dc:	2208      	movs	r2, #8
 80013de:	409a      	lsls	r2, r3
 80013e0:	0013      	movs	r3, r2
 80013e2:	68fa      	ldr	r2, [r7, #12]
 80013e4:	4013      	ands	r3, r2
 80013e6:	d02b      	beq.n	8001440 <HAL_DMA_IRQHandler+0x158>
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	2208      	movs	r2, #8
 80013ec:	4013      	ands	r3, r2
 80013ee:	d027      	beq.n	8001440 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	210e      	movs	r1, #14
 80013fc:	438a      	bics	r2, r1
 80013fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001400:	4b11      	ldr	r3, [pc, #68]	; (8001448 <HAL_DMA_IRQHandler+0x160>)
 8001402:	6859      	ldr	r1, [r3, #4]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001408:	221c      	movs	r2, #28
 800140a:	4013      	ands	r3, r2
 800140c:	2201      	movs	r2, #1
 800140e:	409a      	lsls	r2, r3
 8001410:	4b0d      	ldr	r3, [pc, #52]	; (8001448 <HAL_DMA_IRQHandler+0x160>)
 8001412:	430a      	orrs	r2, r1
 8001414:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2201      	movs	r2, #1
 800141a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2225      	movs	r2, #37	; 0x25
 8001420:	2101      	movs	r1, #1
 8001422:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2224      	movs	r2, #36	; 0x24
 8001428:	2100      	movs	r1, #0
 800142a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001430:	2b00      	cmp	r3, #0
 8001432:	d005      	beq.n	8001440 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	0010      	movs	r0, r2
 800143c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800143e:	46c0      	nop			; (mov r8, r8)
 8001440:	46c0      	nop			; (mov r8, r8)
}
 8001442:	46bd      	mov	sp, r7
 8001444:	b004      	add	sp, #16
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40020000 	.word	0x40020000

0800144c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	60b9      	str	r1, [r7, #8]
 8001456:	607a      	str	r2, [r7, #4]
 8001458:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800145e:	68fa      	ldr	r2, [r7, #12]
 8001460:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001462:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001468:	2b00      	cmp	r3, #0
 800146a:	d004      	beq.n	8001476 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001470:	68fa      	ldr	r2, [r7, #12]
 8001472:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001474:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001476:	4b14      	ldr	r3, [pc, #80]	; (80014c8 <DMA_SetConfig+0x7c>)
 8001478:	6859      	ldr	r1, [r3, #4]
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147e:	221c      	movs	r2, #28
 8001480:	4013      	ands	r3, r2
 8001482:	2201      	movs	r2, #1
 8001484:	409a      	lsls	r2, r3
 8001486:	4b10      	ldr	r3, [pc, #64]	; (80014c8 <DMA_SetConfig+0x7c>)
 8001488:	430a      	orrs	r2, r1
 800148a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	683a      	ldr	r2, [r7, #0]
 8001492:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	2b10      	cmp	r3, #16
 800149a:	d108      	bne.n	80014ae <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	68ba      	ldr	r2, [r7, #8]
 80014aa:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80014ac:	e007      	b.n	80014be <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	68ba      	ldr	r2, [r7, #8]
 80014b4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	687a      	ldr	r2, [r7, #4]
 80014bc:	60da      	str	r2, [r3, #12]
}
 80014be:	46c0      	nop			; (mov r8, r8)
 80014c0:	46bd      	mov	sp, r7
 80014c2:	b004      	add	sp, #16
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	46c0      	nop			; (mov r8, r8)
 80014c8:	40020000 	.word	0x40020000

080014cc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d8:	089b      	lsrs	r3, r3, #2
 80014da:	4a10      	ldr	r2, [pc, #64]	; (800151c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80014dc:	4694      	mov	ip, r2
 80014de:	4463      	add	r3, ip
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	001a      	movs	r2, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	001a      	movs	r2, r3
 80014ee:	23ff      	movs	r3, #255	; 0xff
 80014f0:	4013      	ands	r3, r2
 80014f2:	3b08      	subs	r3, #8
 80014f4:	2114      	movs	r1, #20
 80014f6:	0018      	movs	r0, r3
 80014f8:	f7fe fe0c 	bl	8000114 <__udivsi3>
 80014fc:	0003      	movs	r3, r0
 80014fe:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	4a07      	ldr	r2, [pc, #28]	; (8001520 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001504:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	221f      	movs	r2, #31
 800150a:	4013      	ands	r3, r2
 800150c:	2201      	movs	r2, #1
 800150e:	409a      	lsls	r2, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001514:	46c0      	nop			; (mov r8, r8)
 8001516:	46bd      	mov	sp, r7
 8001518:	b004      	add	sp, #16
 800151a:	bd80      	pop	{r7, pc}
 800151c:	10008200 	.word	0x10008200
 8001520:	40020880 	.word	0x40020880

08001524 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	223f      	movs	r2, #63	; 0x3f
 8001532:	4013      	ands	r3, r2
 8001534:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	4a0a      	ldr	r2, [pc, #40]	; (8001564 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800153a:	4694      	mov	ip, r2
 800153c:	4463      	add	r3, ip
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	001a      	movs	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a07      	ldr	r2, [pc, #28]	; (8001568 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800154a:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	3b01      	subs	r3, #1
 8001550:	2203      	movs	r2, #3
 8001552:	4013      	ands	r3, r2
 8001554:	2201      	movs	r2, #1
 8001556:	409a      	lsls	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	659a      	str	r2, [r3, #88]	; 0x58
}
 800155c:	46c0      	nop			; (mov r8, r8)
 800155e:	46bd      	mov	sp, r7
 8001560:	b004      	add	sp, #16
 8001562:	bd80      	pop	{r7, pc}
 8001564:	1000823f 	.word	0x1000823f
 8001568:	40020940 	.word	0x40020940

0800156c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001576:	2300      	movs	r3, #0
 8001578:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800157a:	e147      	b.n	800180c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2101      	movs	r1, #1
 8001582:	697a      	ldr	r2, [r7, #20]
 8001584:	4091      	lsls	r1, r2
 8001586:	000a      	movs	r2, r1
 8001588:	4013      	ands	r3, r2
 800158a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d100      	bne.n	8001594 <HAL_GPIO_Init+0x28>
 8001592:	e138      	b.n	8001806 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	2203      	movs	r2, #3
 800159a:	4013      	ands	r3, r2
 800159c:	2b01      	cmp	r3, #1
 800159e:	d005      	beq.n	80015ac <HAL_GPIO_Init+0x40>
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	2203      	movs	r2, #3
 80015a6:	4013      	ands	r3, r2
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d130      	bne.n	800160e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	2203      	movs	r2, #3
 80015b8:	409a      	lsls	r2, r3
 80015ba:	0013      	movs	r3, r2
 80015bc:	43da      	mvns	r2, r3
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	4013      	ands	r3, r2
 80015c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	68da      	ldr	r2, [r3, #12]
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	409a      	lsls	r2, r3
 80015ce:	0013      	movs	r3, r2
 80015d0:	693a      	ldr	r2, [r7, #16]
 80015d2:	4313      	orrs	r3, r2
 80015d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	693a      	ldr	r2, [r7, #16]
 80015da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015e2:	2201      	movs	r2, #1
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	409a      	lsls	r2, r3
 80015e8:	0013      	movs	r3, r2
 80015ea:	43da      	mvns	r2, r3
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	4013      	ands	r3, r2
 80015f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	091b      	lsrs	r3, r3, #4
 80015f8:	2201      	movs	r2, #1
 80015fa:	401a      	ands	r2, r3
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	409a      	lsls	r2, r3
 8001600:	0013      	movs	r3, r2
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	4313      	orrs	r3, r2
 8001606:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	2203      	movs	r2, #3
 8001614:	4013      	ands	r3, r2
 8001616:	2b03      	cmp	r3, #3
 8001618:	d017      	beq.n	800164a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	68db      	ldr	r3, [r3, #12]
 800161e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	2203      	movs	r2, #3
 8001626:	409a      	lsls	r2, r3
 8001628:	0013      	movs	r3, r2
 800162a:	43da      	mvns	r2, r3
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	4013      	ands	r3, r2
 8001630:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	689a      	ldr	r2, [r3, #8]
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	409a      	lsls	r2, r3
 800163c:	0013      	movs	r3, r2
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	4313      	orrs	r3, r2
 8001642:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	2203      	movs	r2, #3
 8001650:	4013      	ands	r3, r2
 8001652:	2b02      	cmp	r3, #2
 8001654:	d123      	bne.n	800169e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	08da      	lsrs	r2, r3, #3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	3208      	adds	r2, #8
 800165e:	0092      	lsls	r2, r2, #2
 8001660:	58d3      	ldr	r3, [r2, r3]
 8001662:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	2207      	movs	r2, #7
 8001668:	4013      	ands	r3, r2
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	220f      	movs	r2, #15
 800166e:	409a      	lsls	r2, r3
 8001670:	0013      	movs	r3, r2
 8001672:	43da      	mvns	r2, r3
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	4013      	ands	r3, r2
 8001678:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	691a      	ldr	r2, [r3, #16]
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	2107      	movs	r1, #7
 8001682:	400b      	ands	r3, r1
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	409a      	lsls	r2, r3
 8001688:	0013      	movs	r3, r2
 800168a:	693a      	ldr	r2, [r7, #16]
 800168c:	4313      	orrs	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	08da      	lsrs	r2, r3, #3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	3208      	adds	r2, #8
 8001698:	0092      	lsls	r2, r2, #2
 800169a:	6939      	ldr	r1, [r7, #16]
 800169c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	005b      	lsls	r3, r3, #1
 80016a8:	2203      	movs	r2, #3
 80016aa:	409a      	lsls	r2, r3
 80016ac:	0013      	movs	r3, r2
 80016ae:	43da      	mvns	r2, r3
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	4013      	ands	r3, r2
 80016b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	2203      	movs	r2, #3
 80016bc:	401a      	ands	r2, r3
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	409a      	lsls	r2, r3
 80016c4:	0013      	movs	r3, r2
 80016c6:	693a      	ldr	r2, [r7, #16]
 80016c8:	4313      	orrs	r3, r2
 80016ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685a      	ldr	r2, [r3, #4]
 80016d6:	23c0      	movs	r3, #192	; 0xc0
 80016d8:	029b      	lsls	r3, r3, #10
 80016da:	4013      	ands	r3, r2
 80016dc:	d100      	bne.n	80016e0 <HAL_GPIO_Init+0x174>
 80016de:	e092      	b.n	8001806 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80016e0:	4a50      	ldr	r2, [pc, #320]	; (8001824 <HAL_GPIO_Init+0x2b8>)
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	089b      	lsrs	r3, r3, #2
 80016e6:	3318      	adds	r3, #24
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	589b      	ldr	r3, [r3, r2]
 80016ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	2203      	movs	r2, #3
 80016f2:	4013      	ands	r3, r2
 80016f4:	00db      	lsls	r3, r3, #3
 80016f6:	220f      	movs	r2, #15
 80016f8:	409a      	lsls	r2, r3
 80016fa:	0013      	movs	r3, r2
 80016fc:	43da      	mvns	r2, r3
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	4013      	ands	r3, r2
 8001702:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	23a0      	movs	r3, #160	; 0xa0
 8001708:	05db      	lsls	r3, r3, #23
 800170a:	429a      	cmp	r2, r3
 800170c:	d013      	beq.n	8001736 <HAL_GPIO_Init+0x1ca>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4a45      	ldr	r2, [pc, #276]	; (8001828 <HAL_GPIO_Init+0x2bc>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d00d      	beq.n	8001732 <HAL_GPIO_Init+0x1c6>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4a44      	ldr	r2, [pc, #272]	; (800182c <HAL_GPIO_Init+0x2c0>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d007      	beq.n	800172e <HAL_GPIO_Init+0x1c2>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4a43      	ldr	r2, [pc, #268]	; (8001830 <HAL_GPIO_Init+0x2c4>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d101      	bne.n	800172a <HAL_GPIO_Init+0x1be>
 8001726:	2303      	movs	r3, #3
 8001728:	e006      	b.n	8001738 <HAL_GPIO_Init+0x1cc>
 800172a:	2305      	movs	r3, #5
 800172c:	e004      	b.n	8001738 <HAL_GPIO_Init+0x1cc>
 800172e:	2302      	movs	r3, #2
 8001730:	e002      	b.n	8001738 <HAL_GPIO_Init+0x1cc>
 8001732:	2301      	movs	r3, #1
 8001734:	e000      	b.n	8001738 <HAL_GPIO_Init+0x1cc>
 8001736:	2300      	movs	r3, #0
 8001738:	697a      	ldr	r2, [r7, #20]
 800173a:	2103      	movs	r1, #3
 800173c:	400a      	ands	r2, r1
 800173e:	00d2      	lsls	r2, r2, #3
 8001740:	4093      	lsls	r3, r2
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	4313      	orrs	r3, r2
 8001746:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001748:	4936      	ldr	r1, [pc, #216]	; (8001824 <HAL_GPIO_Init+0x2b8>)
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	089b      	lsrs	r3, r3, #2
 800174e:	3318      	adds	r3, #24
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001756:	4b33      	ldr	r3, [pc, #204]	; (8001824 <HAL_GPIO_Init+0x2b8>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	43da      	mvns	r2, r3
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	4013      	ands	r3, r2
 8001764:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685a      	ldr	r2, [r3, #4]
 800176a:	2380      	movs	r3, #128	; 0x80
 800176c:	035b      	lsls	r3, r3, #13
 800176e:	4013      	ands	r3, r2
 8001770:	d003      	beq.n	800177a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001772:	693a      	ldr	r2, [r7, #16]
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	4313      	orrs	r3, r2
 8001778:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800177a:	4b2a      	ldr	r3, [pc, #168]	; (8001824 <HAL_GPIO_Init+0x2b8>)
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001780:	4b28      	ldr	r3, [pc, #160]	; (8001824 <HAL_GPIO_Init+0x2b8>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	43da      	mvns	r2, r3
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	4013      	ands	r3, r2
 800178e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685a      	ldr	r2, [r3, #4]
 8001794:	2380      	movs	r3, #128	; 0x80
 8001796:	039b      	lsls	r3, r3, #14
 8001798:	4013      	ands	r3, r2
 800179a:	d003      	beq.n	80017a4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800179c:	693a      	ldr	r2, [r7, #16]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80017a4:	4b1f      	ldr	r3, [pc, #124]	; (8001824 <HAL_GPIO_Init+0x2b8>)
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80017aa:	4a1e      	ldr	r2, [pc, #120]	; (8001824 <HAL_GPIO_Init+0x2b8>)
 80017ac:	2384      	movs	r3, #132	; 0x84
 80017ae:	58d3      	ldr	r3, [r2, r3]
 80017b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	43da      	mvns	r2, r3
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	4013      	ands	r3, r2
 80017ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685a      	ldr	r2, [r3, #4]
 80017c0:	2380      	movs	r3, #128	; 0x80
 80017c2:	029b      	lsls	r3, r3, #10
 80017c4:	4013      	ands	r3, r2
 80017c6:	d003      	beq.n	80017d0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80017c8:	693a      	ldr	r2, [r7, #16]
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80017d0:	4914      	ldr	r1, [pc, #80]	; (8001824 <HAL_GPIO_Init+0x2b8>)
 80017d2:	2284      	movs	r2, #132	; 0x84
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80017d8:	4a12      	ldr	r2, [pc, #72]	; (8001824 <HAL_GPIO_Init+0x2b8>)
 80017da:	2380      	movs	r3, #128	; 0x80
 80017dc:	58d3      	ldr	r3, [r2, r3]
 80017de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	43da      	mvns	r2, r3
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	4013      	ands	r3, r2
 80017e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685a      	ldr	r2, [r3, #4]
 80017ee:	2380      	movs	r3, #128	; 0x80
 80017f0:	025b      	lsls	r3, r3, #9
 80017f2:	4013      	ands	r3, r2
 80017f4:	d003      	beq.n	80017fe <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80017f6:	693a      	ldr	r2, [r7, #16]
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80017fe:	4909      	ldr	r1, [pc, #36]	; (8001824 <HAL_GPIO_Init+0x2b8>)
 8001800:	2280      	movs	r2, #128	; 0x80
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	3301      	adds	r3, #1
 800180a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	40da      	lsrs	r2, r3
 8001814:	1e13      	subs	r3, r2, #0
 8001816:	d000      	beq.n	800181a <HAL_GPIO_Init+0x2ae>
 8001818:	e6b0      	b.n	800157c <HAL_GPIO_Init+0x10>
  }
}
 800181a:	46c0      	nop			; (mov r8, r8)
 800181c:	46c0      	nop			; (mov r8, r8)
 800181e:	46bd      	mov	sp, r7
 8001820:	b006      	add	sp, #24
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40021800 	.word	0x40021800
 8001828:	50000400 	.word	0x50000400
 800182c:	50000800 	.word	0x50000800
 8001830:	50000c00 	.word	0x50000c00

08001834 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	0008      	movs	r0, r1
 800183e:	0011      	movs	r1, r2
 8001840:	1cbb      	adds	r3, r7, #2
 8001842:	1c02      	adds	r2, r0, #0
 8001844:	801a      	strh	r2, [r3, #0]
 8001846:	1c7b      	adds	r3, r7, #1
 8001848:	1c0a      	adds	r2, r1, #0
 800184a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800184c:	1c7b      	adds	r3, r7, #1
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d004      	beq.n	800185e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001854:	1cbb      	adds	r3, r7, #2
 8001856:	881a      	ldrh	r2, [r3, #0]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800185c:	e003      	b.n	8001866 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800185e:	1cbb      	adds	r3, r7, #2
 8001860:	881a      	ldrh	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001866:	46c0      	nop			; (mov r8, r8)
 8001868:	46bd      	mov	sp, r7
 800186a:	b002      	add	sp, #8
 800186c:	bd80      	pop	{r7, pc}
	...

08001870 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001878:	4b19      	ldr	r3, [pc, #100]	; (80018e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a19      	ldr	r2, [pc, #100]	; (80018e4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800187e:	4013      	ands	r3, r2
 8001880:	0019      	movs	r1, r3
 8001882:	4b17      	ldr	r3, [pc, #92]	; (80018e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	430a      	orrs	r2, r1
 8001888:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	2380      	movs	r3, #128	; 0x80
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	429a      	cmp	r2, r3
 8001892:	d11f      	bne.n	80018d4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001894:	4b14      	ldr	r3, [pc, #80]	; (80018e8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	0013      	movs	r3, r2
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	189b      	adds	r3, r3, r2
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	4912      	ldr	r1, [pc, #72]	; (80018ec <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80018a2:	0018      	movs	r0, r3
 80018a4:	f7fe fc36 	bl	8000114 <__udivsi3>
 80018a8:	0003      	movs	r3, r0
 80018aa:	3301      	adds	r3, #1
 80018ac:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80018ae:	e008      	b.n	80018c2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d003      	beq.n	80018be <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	3b01      	subs	r3, #1
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	e001      	b.n	80018c2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e009      	b.n	80018d6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80018c2:	4b07      	ldr	r3, [pc, #28]	; (80018e0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80018c4:	695a      	ldr	r2, [r3, #20]
 80018c6:	2380      	movs	r3, #128	; 0x80
 80018c8:	00db      	lsls	r3, r3, #3
 80018ca:	401a      	ands	r2, r3
 80018cc:	2380      	movs	r3, #128	; 0x80
 80018ce:	00db      	lsls	r3, r3, #3
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d0ed      	beq.n	80018b0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80018d4:	2300      	movs	r3, #0
}
 80018d6:	0018      	movs	r0, r3
 80018d8:	46bd      	mov	sp, r7
 80018da:	b004      	add	sp, #16
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	46c0      	nop			; (mov r8, r8)
 80018e0:	40007000 	.word	0x40007000
 80018e4:	fffff9ff 	.word	0xfffff9ff
 80018e8:	20000020 	.word	0x20000020
 80018ec:	000f4240 	.word	0x000f4240

080018f0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80018f4:	4b03      	ldr	r3, [pc, #12]	; (8001904 <LL_RCC_GetAPB1Prescaler+0x14>)
 80018f6:	689a      	ldr	r2, [r3, #8]
 80018f8:	23e0      	movs	r3, #224	; 0xe0
 80018fa:	01db      	lsls	r3, r3, #7
 80018fc:	4013      	ands	r3, r2
}
 80018fe:	0018      	movs	r0, r3
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	40021000 	.word	0x40021000

08001908 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b088      	sub	sp, #32
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d101      	bne.n	800191a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e2fe      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	2201      	movs	r2, #1
 8001920:	4013      	ands	r3, r2
 8001922:	d100      	bne.n	8001926 <HAL_RCC_OscConfig+0x1e>
 8001924:	e07c      	b.n	8001a20 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001926:	4bc3      	ldr	r3, [pc, #780]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	2238      	movs	r2, #56	; 0x38
 800192c:	4013      	ands	r3, r2
 800192e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001930:	4bc0      	ldr	r3, [pc, #768]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	2203      	movs	r2, #3
 8001936:	4013      	ands	r3, r2
 8001938:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800193a:	69bb      	ldr	r3, [r7, #24]
 800193c:	2b10      	cmp	r3, #16
 800193e:	d102      	bne.n	8001946 <HAL_RCC_OscConfig+0x3e>
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	2b03      	cmp	r3, #3
 8001944:	d002      	beq.n	800194c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001946:	69bb      	ldr	r3, [r7, #24]
 8001948:	2b08      	cmp	r3, #8
 800194a:	d10b      	bne.n	8001964 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800194c:	4bb9      	ldr	r3, [pc, #740]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	2380      	movs	r3, #128	; 0x80
 8001952:	029b      	lsls	r3, r3, #10
 8001954:	4013      	ands	r3, r2
 8001956:	d062      	beq.n	8001a1e <HAL_RCC_OscConfig+0x116>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d15e      	bne.n	8001a1e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e2d9      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	685a      	ldr	r2, [r3, #4]
 8001968:	2380      	movs	r3, #128	; 0x80
 800196a:	025b      	lsls	r3, r3, #9
 800196c:	429a      	cmp	r2, r3
 800196e:	d107      	bne.n	8001980 <HAL_RCC_OscConfig+0x78>
 8001970:	4bb0      	ldr	r3, [pc, #704]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	4baf      	ldr	r3, [pc, #700]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001976:	2180      	movs	r1, #128	; 0x80
 8001978:	0249      	lsls	r1, r1, #9
 800197a:	430a      	orrs	r2, r1
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	e020      	b.n	80019c2 <HAL_RCC_OscConfig+0xba>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685a      	ldr	r2, [r3, #4]
 8001984:	23a0      	movs	r3, #160	; 0xa0
 8001986:	02db      	lsls	r3, r3, #11
 8001988:	429a      	cmp	r2, r3
 800198a:	d10e      	bne.n	80019aa <HAL_RCC_OscConfig+0xa2>
 800198c:	4ba9      	ldr	r3, [pc, #676]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	4ba8      	ldr	r3, [pc, #672]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001992:	2180      	movs	r1, #128	; 0x80
 8001994:	02c9      	lsls	r1, r1, #11
 8001996:	430a      	orrs	r2, r1
 8001998:	601a      	str	r2, [r3, #0]
 800199a:	4ba6      	ldr	r3, [pc, #664]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	4ba5      	ldr	r3, [pc, #660]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 80019a0:	2180      	movs	r1, #128	; 0x80
 80019a2:	0249      	lsls	r1, r1, #9
 80019a4:	430a      	orrs	r2, r1
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	e00b      	b.n	80019c2 <HAL_RCC_OscConfig+0xba>
 80019aa:	4ba2      	ldr	r3, [pc, #648]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	4ba1      	ldr	r3, [pc, #644]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 80019b0:	49a1      	ldr	r1, [pc, #644]	; (8001c38 <HAL_RCC_OscConfig+0x330>)
 80019b2:	400a      	ands	r2, r1
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	4b9f      	ldr	r3, [pc, #636]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	4b9e      	ldr	r3, [pc, #632]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 80019bc:	499f      	ldr	r1, [pc, #636]	; (8001c3c <HAL_RCC_OscConfig+0x334>)
 80019be:	400a      	ands	r2, r1
 80019c0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d014      	beq.n	80019f4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ca:	f7ff f9c9 	bl	8000d60 <HAL_GetTick>
 80019ce:	0003      	movs	r3, r0
 80019d0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019d4:	f7ff f9c4 	bl	8000d60 <HAL_GetTick>
 80019d8:	0002      	movs	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b64      	cmp	r3, #100	; 0x64
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e298      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80019e6:	4b93      	ldr	r3, [pc, #588]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	2380      	movs	r3, #128	; 0x80
 80019ec:	029b      	lsls	r3, r3, #10
 80019ee:	4013      	ands	r3, r2
 80019f0:	d0f0      	beq.n	80019d4 <HAL_RCC_OscConfig+0xcc>
 80019f2:	e015      	b.n	8001a20 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f4:	f7ff f9b4 	bl	8000d60 <HAL_GetTick>
 80019f8:	0003      	movs	r3, r0
 80019fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80019fc:	e008      	b.n	8001a10 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019fe:	f7ff f9af 	bl	8000d60 <HAL_GetTick>
 8001a02:	0002      	movs	r2, r0
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b64      	cmp	r3, #100	; 0x64
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e283      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a10:	4b88      	ldr	r3, [pc, #544]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	2380      	movs	r3, #128	; 0x80
 8001a16:	029b      	lsls	r3, r3, #10
 8001a18:	4013      	ands	r3, r2
 8001a1a:	d1f0      	bne.n	80019fe <HAL_RCC_OscConfig+0xf6>
 8001a1c:	e000      	b.n	8001a20 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a1e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2202      	movs	r2, #2
 8001a26:	4013      	ands	r3, r2
 8001a28:	d100      	bne.n	8001a2c <HAL_RCC_OscConfig+0x124>
 8001a2a:	e099      	b.n	8001b60 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a2c:	4b81      	ldr	r3, [pc, #516]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	2238      	movs	r2, #56	; 0x38
 8001a32:	4013      	ands	r3, r2
 8001a34:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a36:	4b7f      	ldr	r3, [pc, #508]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001a38:	68db      	ldr	r3, [r3, #12]
 8001a3a:	2203      	movs	r2, #3
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001a40:	69bb      	ldr	r3, [r7, #24]
 8001a42:	2b10      	cmp	r3, #16
 8001a44:	d102      	bne.n	8001a4c <HAL_RCC_OscConfig+0x144>
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d002      	beq.n	8001a52 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d135      	bne.n	8001abe <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a52:	4b78      	ldr	r3, [pc, #480]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	2380      	movs	r3, #128	; 0x80
 8001a58:	00db      	lsls	r3, r3, #3
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	d005      	beq.n	8001a6a <HAL_RCC_OscConfig+0x162>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d101      	bne.n	8001a6a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e256      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a6a:	4b72      	ldr	r3, [pc, #456]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	4a74      	ldr	r2, [pc, #464]	; (8001c40 <HAL_RCC_OscConfig+0x338>)
 8001a70:	4013      	ands	r3, r2
 8001a72:	0019      	movs	r1, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	695b      	ldr	r3, [r3, #20]
 8001a78:	021a      	lsls	r2, r3, #8
 8001a7a:	4b6e      	ldr	r3, [pc, #440]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001a7c:	430a      	orrs	r2, r1
 8001a7e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d112      	bne.n	8001aac <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001a86:	4b6b      	ldr	r3, [pc, #428]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a6e      	ldr	r2, [pc, #440]	; (8001c44 <HAL_RCC_OscConfig+0x33c>)
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	0019      	movs	r1, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	691a      	ldr	r2, [r3, #16]
 8001a94:	4b67      	ldr	r3, [pc, #412]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001a96:	430a      	orrs	r2, r1
 8001a98:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001a9a:	4b66      	ldr	r3, [pc, #408]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	0adb      	lsrs	r3, r3, #11
 8001aa0:	2207      	movs	r2, #7
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	4a68      	ldr	r2, [pc, #416]	; (8001c48 <HAL_RCC_OscConfig+0x340>)
 8001aa6:	40da      	lsrs	r2, r3
 8001aa8:	4b68      	ldr	r3, [pc, #416]	; (8001c4c <HAL_RCC_OscConfig+0x344>)
 8001aaa:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001aac:	4b68      	ldr	r3, [pc, #416]	; (8001c50 <HAL_RCC_OscConfig+0x348>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	f7ff f8f9 	bl	8000ca8 <HAL_InitTick>
 8001ab6:	1e03      	subs	r3, r0, #0
 8001ab8:	d051      	beq.n	8001b5e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e22c      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d030      	beq.n	8001b28 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001ac6:	4b5b      	ldr	r3, [pc, #364]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a5e      	ldr	r2, [pc, #376]	; (8001c44 <HAL_RCC_OscConfig+0x33c>)
 8001acc:	4013      	ands	r3, r2
 8001ace:	0019      	movs	r1, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	691a      	ldr	r2, [r3, #16]
 8001ad4:	4b57      	ldr	r3, [pc, #348]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001ad6:	430a      	orrs	r2, r1
 8001ad8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001ada:	4b56      	ldr	r3, [pc, #344]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	4b55      	ldr	r3, [pc, #340]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001ae0:	2180      	movs	r1, #128	; 0x80
 8001ae2:	0049      	lsls	r1, r1, #1
 8001ae4:	430a      	orrs	r2, r1
 8001ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ae8:	f7ff f93a 	bl	8000d60 <HAL_GetTick>
 8001aec:	0003      	movs	r3, r0
 8001aee:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001af0:	e008      	b.n	8001b04 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001af2:	f7ff f935 	bl	8000d60 <HAL_GetTick>
 8001af6:	0002      	movs	r2, r0
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d901      	bls.n	8001b04 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e209      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b04:	4b4b      	ldr	r3, [pc, #300]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	2380      	movs	r3, #128	; 0x80
 8001b0a:	00db      	lsls	r3, r3, #3
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	d0f0      	beq.n	8001af2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b10:	4b48      	ldr	r3, [pc, #288]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	4a4a      	ldr	r2, [pc, #296]	; (8001c40 <HAL_RCC_OscConfig+0x338>)
 8001b16:	4013      	ands	r3, r2
 8001b18:	0019      	movs	r1, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	695b      	ldr	r3, [r3, #20]
 8001b1e:	021a      	lsls	r2, r3, #8
 8001b20:	4b44      	ldr	r3, [pc, #272]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001b22:	430a      	orrs	r2, r1
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	e01b      	b.n	8001b60 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001b28:	4b42      	ldr	r3, [pc, #264]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	4b41      	ldr	r3, [pc, #260]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001b2e:	4949      	ldr	r1, [pc, #292]	; (8001c54 <HAL_RCC_OscConfig+0x34c>)
 8001b30:	400a      	ands	r2, r1
 8001b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b34:	f7ff f914 	bl	8000d60 <HAL_GetTick>
 8001b38:	0003      	movs	r3, r0
 8001b3a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b3c:	e008      	b.n	8001b50 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b3e:	f7ff f90f 	bl	8000d60 <HAL_GetTick>
 8001b42:	0002      	movs	r2, r0
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e1e3      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b50:	4b38      	ldr	r3, [pc, #224]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	2380      	movs	r3, #128	; 0x80
 8001b56:	00db      	lsls	r3, r3, #3
 8001b58:	4013      	ands	r3, r2
 8001b5a:	d1f0      	bne.n	8001b3e <HAL_RCC_OscConfig+0x236>
 8001b5c:	e000      	b.n	8001b60 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b5e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2208      	movs	r2, #8
 8001b66:	4013      	ands	r3, r2
 8001b68:	d047      	beq.n	8001bfa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001b6a:	4b32      	ldr	r3, [pc, #200]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	2238      	movs	r2, #56	; 0x38
 8001b70:	4013      	ands	r3, r2
 8001b72:	2b18      	cmp	r3, #24
 8001b74:	d10a      	bne.n	8001b8c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001b76:	4b2f      	ldr	r3, [pc, #188]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001b78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	d03c      	beq.n	8001bfa <HAL_RCC_OscConfig+0x2f2>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d138      	bne.n	8001bfa <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e1c5      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	699b      	ldr	r3, [r3, #24]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d019      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001b94:	4b27      	ldr	r3, [pc, #156]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001b96:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b98:	4b26      	ldr	r3, [pc, #152]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001b9a:	2101      	movs	r1, #1
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba0:	f7ff f8de 	bl	8000d60 <HAL_GetTick>
 8001ba4:	0003      	movs	r3, r0
 8001ba6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ba8:	e008      	b.n	8001bbc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001baa:	f7ff f8d9 	bl	8000d60 <HAL_GetTick>
 8001bae:	0002      	movs	r2, r0
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e1ad      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bbc:	4b1d      	ldr	r3, [pc, #116]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001bbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d0f1      	beq.n	8001baa <HAL_RCC_OscConfig+0x2a2>
 8001bc6:	e018      	b.n	8001bfa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001bc8:	4b1a      	ldr	r3, [pc, #104]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001bca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bcc:	4b19      	ldr	r3, [pc, #100]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001bce:	2101      	movs	r1, #1
 8001bd0:	438a      	bics	r2, r1
 8001bd2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bd4:	f7ff f8c4 	bl	8000d60 <HAL_GetTick>
 8001bd8:	0003      	movs	r3, r0
 8001bda:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001bdc:	e008      	b.n	8001bf0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bde:	f7ff f8bf 	bl	8000d60 <HAL_GetTick>
 8001be2:	0002      	movs	r2, r0
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e193      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001bf0:	4b10      	ldr	r3, [pc, #64]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001bf2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bf4:	2202      	movs	r2, #2
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	d1f1      	bne.n	8001bde <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2204      	movs	r2, #4
 8001c00:	4013      	ands	r3, r2
 8001c02:	d100      	bne.n	8001c06 <HAL_RCC_OscConfig+0x2fe>
 8001c04:	e0c6      	b.n	8001d94 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c06:	231f      	movs	r3, #31
 8001c08:	18fb      	adds	r3, r7, r3
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001c0e:	4b09      	ldr	r3, [pc, #36]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	2238      	movs	r2, #56	; 0x38
 8001c14:	4013      	ands	r3, r2
 8001c16:	2b20      	cmp	r3, #32
 8001c18:	d11e      	bne.n	8001c58 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001c1a:	4b06      	ldr	r3, [pc, #24]	; (8001c34 <HAL_RCC_OscConfig+0x32c>)
 8001c1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c1e:	2202      	movs	r2, #2
 8001c20:	4013      	ands	r3, r2
 8001c22:	d100      	bne.n	8001c26 <HAL_RCC_OscConfig+0x31e>
 8001c24:	e0b6      	b.n	8001d94 <HAL_RCC_OscConfig+0x48c>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d000      	beq.n	8001c30 <HAL_RCC_OscConfig+0x328>
 8001c2e:	e0b1      	b.n	8001d94 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e171      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
 8001c34:	40021000 	.word	0x40021000
 8001c38:	fffeffff 	.word	0xfffeffff
 8001c3c:	fffbffff 	.word	0xfffbffff
 8001c40:	ffff80ff 	.word	0xffff80ff
 8001c44:	ffffc7ff 	.word	0xffffc7ff
 8001c48:	00f42400 	.word	0x00f42400
 8001c4c:	20000020 	.word	0x20000020
 8001c50:	20000024 	.word	0x20000024
 8001c54:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001c58:	4bb1      	ldr	r3, [pc, #708]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001c5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c5c:	2380      	movs	r3, #128	; 0x80
 8001c5e:	055b      	lsls	r3, r3, #21
 8001c60:	4013      	ands	r3, r2
 8001c62:	d101      	bne.n	8001c68 <HAL_RCC_OscConfig+0x360>
 8001c64:	2301      	movs	r3, #1
 8001c66:	e000      	b.n	8001c6a <HAL_RCC_OscConfig+0x362>
 8001c68:	2300      	movs	r3, #0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d011      	beq.n	8001c92 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001c6e:	4bac      	ldr	r3, [pc, #688]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001c70:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c72:	4bab      	ldr	r3, [pc, #684]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001c74:	2180      	movs	r1, #128	; 0x80
 8001c76:	0549      	lsls	r1, r1, #21
 8001c78:	430a      	orrs	r2, r1
 8001c7a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001c7c:	4ba8      	ldr	r3, [pc, #672]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001c7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c80:	2380      	movs	r3, #128	; 0x80
 8001c82:	055b      	lsls	r3, r3, #21
 8001c84:	4013      	ands	r3, r2
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001c8a:	231f      	movs	r3, #31
 8001c8c:	18fb      	adds	r3, r7, r3
 8001c8e:	2201      	movs	r2, #1
 8001c90:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c92:	4ba4      	ldr	r3, [pc, #656]	; (8001f24 <HAL_RCC_OscConfig+0x61c>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	2380      	movs	r3, #128	; 0x80
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d11a      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c9e:	4ba1      	ldr	r3, [pc, #644]	; (8001f24 <HAL_RCC_OscConfig+0x61c>)
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	4ba0      	ldr	r3, [pc, #640]	; (8001f24 <HAL_RCC_OscConfig+0x61c>)
 8001ca4:	2180      	movs	r1, #128	; 0x80
 8001ca6:	0049      	lsls	r1, r1, #1
 8001ca8:	430a      	orrs	r2, r1
 8001caa:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001cac:	f7ff f858 	bl	8000d60 <HAL_GetTick>
 8001cb0:	0003      	movs	r3, r0
 8001cb2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cb4:	e008      	b.n	8001cc8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cb6:	f7ff f853 	bl	8000d60 <HAL_GetTick>
 8001cba:	0002      	movs	r2, r0
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e127      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cc8:	4b96      	ldr	r3, [pc, #600]	; (8001f24 <HAL_RCC_OscConfig+0x61c>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	2380      	movs	r3, #128	; 0x80
 8001cce:	005b      	lsls	r3, r3, #1
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	d0f0      	beq.n	8001cb6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d106      	bne.n	8001cea <HAL_RCC_OscConfig+0x3e2>
 8001cdc:	4b90      	ldr	r3, [pc, #576]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001cde:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ce0:	4b8f      	ldr	r3, [pc, #572]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001ce2:	2101      	movs	r1, #1
 8001ce4:	430a      	orrs	r2, r1
 8001ce6:	65da      	str	r2, [r3, #92]	; 0x5c
 8001ce8:	e01c      	b.n	8001d24 <HAL_RCC_OscConfig+0x41c>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	2b05      	cmp	r3, #5
 8001cf0:	d10c      	bne.n	8001d0c <HAL_RCC_OscConfig+0x404>
 8001cf2:	4b8b      	ldr	r3, [pc, #556]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001cf4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001cf6:	4b8a      	ldr	r3, [pc, #552]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001cf8:	2104      	movs	r1, #4
 8001cfa:	430a      	orrs	r2, r1
 8001cfc:	65da      	str	r2, [r3, #92]	; 0x5c
 8001cfe:	4b88      	ldr	r3, [pc, #544]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001d00:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001d02:	4b87      	ldr	r3, [pc, #540]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001d04:	2101      	movs	r1, #1
 8001d06:	430a      	orrs	r2, r1
 8001d08:	65da      	str	r2, [r3, #92]	; 0x5c
 8001d0a:	e00b      	b.n	8001d24 <HAL_RCC_OscConfig+0x41c>
 8001d0c:	4b84      	ldr	r3, [pc, #528]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001d0e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001d10:	4b83      	ldr	r3, [pc, #524]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001d12:	2101      	movs	r1, #1
 8001d14:	438a      	bics	r2, r1
 8001d16:	65da      	str	r2, [r3, #92]	; 0x5c
 8001d18:	4b81      	ldr	r3, [pc, #516]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001d1a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001d1c:	4b80      	ldr	r3, [pc, #512]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001d1e:	2104      	movs	r1, #4
 8001d20:	438a      	bics	r2, r1
 8001d22:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d014      	beq.n	8001d56 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d2c:	f7ff f818 	bl	8000d60 <HAL_GetTick>
 8001d30:	0003      	movs	r3, r0
 8001d32:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d34:	e009      	b.n	8001d4a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d36:	f7ff f813 	bl	8000d60 <HAL_GetTick>
 8001d3a:	0002      	movs	r2, r0
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	4a79      	ldr	r2, [pc, #484]	; (8001f28 <HAL_RCC_OscConfig+0x620>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e0e6      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d4a:	4b75      	ldr	r3, [pc, #468]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001d4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d4e:	2202      	movs	r2, #2
 8001d50:	4013      	ands	r3, r2
 8001d52:	d0f0      	beq.n	8001d36 <HAL_RCC_OscConfig+0x42e>
 8001d54:	e013      	b.n	8001d7e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d56:	f7ff f803 	bl	8000d60 <HAL_GetTick>
 8001d5a:	0003      	movs	r3, r0
 8001d5c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d5e:	e009      	b.n	8001d74 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d60:	f7fe fffe 	bl	8000d60 <HAL_GetTick>
 8001d64:	0002      	movs	r2, r0
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	4a6f      	ldr	r2, [pc, #444]	; (8001f28 <HAL_RCC_OscConfig+0x620>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d901      	bls.n	8001d74 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e0d1      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d74:	4b6a      	ldr	r3, [pc, #424]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001d76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d78:	2202      	movs	r2, #2
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	d1f0      	bne.n	8001d60 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001d7e:	231f      	movs	r3, #31
 8001d80:	18fb      	adds	r3, r7, r3
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d105      	bne.n	8001d94 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001d88:	4b65      	ldr	r3, [pc, #404]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001d8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d8c:	4b64      	ldr	r3, [pc, #400]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001d8e:	4967      	ldr	r1, [pc, #412]	; (8001f2c <HAL_RCC_OscConfig+0x624>)
 8001d90:	400a      	ands	r2, r1
 8001d92:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	69db      	ldr	r3, [r3, #28]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d100      	bne.n	8001d9e <HAL_RCC_OscConfig+0x496>
 8001d9c:	e0bb      	b.n	8001f16 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d9e:	4b60      	ldr	r3, [pc, #384]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	2238      	movs	r2, #56	; 0x38
 8001da4:	4013      	ands	r3, r2
 8001da6:	2b10      	cmp	r3, #16
 8001da8:	d100      	bne.n	8001dac <HAL_RCC_OscConfig+0x4a4>
 8001daa:	e07b      	b.n	8001ea4 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	69db      	ldr	r3, [r3, #28]
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d156      	bne.n	8001e62 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001db4:	4b5a      	ldr	r3, [pc, #360]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	4b59      	ldr	r3, [pc, #356]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001dba:	495d      	ldr	r1, [pc, #372]	; (8001f30 <HAL_RCC_OscConfig+0x628>)
 8001dbc:	400a      	ands	r2, r1
 8001dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc0:	f7fe ffce 	bl	8000d60 <HAL_GetTick>
 8001dc4:	0003      	movs	r3, r0
 8001dc6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dc8:	e008      	b.n	8001ddc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dca:	f7fe ffc9 	bl	8000d60 <HAL_GetTick>
 8001dce:	0002      	movs	r2, r0
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d901      	bls.n	8001ddc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e09d      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ddc:	4b50      	ldr	r3, [pc, #320]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	2380      	movs	r3, #128	; 0x80
 8001de2:	049b      	lsls	r3, r3, #18
 8001de4:	4013      	ands	r3, r2
 8001de6:	d1f0      	bne.n	8001dca <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001de8:	4b4d      	ldr	r3, [pc, #308]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	4a51      	ldr	r2, [pc, #324]	; (8001f34 <HAL_RCC_OscConfig+0x62c>)
 8001dee:	4013      	ands	r3, r2
 8001df0:	0019      	movs	r1, r3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6a1a      	ldr	r2, [r3, #32]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dfa:	431a      	orrs	r2, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e00:	021b      	lsls	r3, r3, #8
 8001e02:	431a      	orrs	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e08:	431a      	orrs	r2, r3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0e:	431a      	orrs	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e14:	431a      	orrs	r2, r3
 8001e16:	4b42      	ldr	r3, [pc, #264]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e1c:	4b40      	ldr	r3, [pc, #256]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	4b3f      	ldr	r3, [pc, #252]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001e22:	2180      	movs	r1, #128	; 0x80
 8001e24:	0449      	lsls	r1, r1, #17
 8001e26:	430a      	orrs	r2, r1
 8001e28:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001e2a:	4b3d      	ldr	r3, [pc, #244]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001e2c:	68da      	ldr	r2, [r3, #12]
 8001e2e:	4b3c      	ldr	r3, [pc, #240]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001e30:	2180      	movs	r1, #128	; 0x80
 8001e32:	0549      	lsls	r1, r1, #21
 8001e34:	430a      	orrs	r2, r1
 8001e36:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e38:	f7fe ff92 	bl	8000d60 <HAL_GetTick>
 8001e3c:	0003      	movs	r3, r0
 8001e3e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e40:	e008      	b.n	8001e54 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e42:	f7fe ff8d 	bl	8000d60 <HAL_GetTick>
 8001e46:	0002      	movs	r2, r0
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d901      	bls.n	8001e54 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e061      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e54:	4b32      	ldr	r3, [pc, #200]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	2380      	movs	r3, #128	; 0x80
 8001e5a:	049b      	lsls	r3, r3, #18
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	d0f0      	beq.n	8001e42 <HAL_RCC_OscConfig+0x53a>
 8001e60:	e059      	b.n	8001f16 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e62:	4b2f      	ldr	r3, [pc, #188]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	4b2e      	ldr	r3, [pc, #184]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001e68:	4931      	ldr	r1, [pc, #196]	; (8001f30 <HAL_RCC_OscConfig+0x628>)
 8001e6a:	400a      	ands	r2, r1
 8001e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e6e:	f7fe ff77 	bl	8000d60 <HAL_GetTick>
 8001e72:	0003      	movs	r3, r0
 8001e74:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e76:	e008      	b.n	8001e8a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e78:	f7fe ff72 	bl	8000d60 <HAL_GetTick>
 8001e7c:	0002      	movs	r2, r0
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e046      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e8a:	4b25      	ldr	r3, [pc, #148]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	2380      	movs	r3, #128	; 0x80
 8001e90:	049b      	lsls	r3, r3, #18
 8001e92:	4013      	ands	r3, r2
 8001e94:	d1f0      	bne.n	8001e78 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001e96:	4b22      	ldr	r3, [pc, #136]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001e98:	68da      	ldr	r2, [r3, #12]
 8001e9a:	4b21      	ldr	r3, [pc, #132]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001e9c:	4926      	ldr	r1, [pc, #152]	; (8001f38 <HAL_RCC_OscConfig+0x630>)
 8001e9e:	400a      	ands	r2, r1
 8001ea0:	60da      	str	r2, [r3, #12]
 8001ea2:	e038      	b.n	8001f16 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	69db      	ldr	r3, [r3, #28]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d101      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e033      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001eb0:	4b1b      	ldr	r3, [pc, #108]	; (8001f20 <HAL_RCC_OscConfig+0x618>)
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	2203      	movs	r2, #3
 8001eba:	401a      	ands	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a1b      	ldr	r3, [r3, #32]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d126      	bne.n	8001f12 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	2270      	movs	r2, #112	; 0x70
 8001ec8:	401a      	ands	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d11f      	bne.n	8001f12 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ed2:	697a      	ldr	r2, [r7, #20]
 8001ed4:	23fe      	movs	r3, #254	; 0xfe
 8001ed6:	01db      	lsls	r3, r3, #7
 8001ed8:	401a      	ands	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ede:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d116      	bne.n	8001f12 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001ee4:	697a      	ldr	r2, [r7, #20]
 8001ee6:	23f8      	movs	r3, #248	; 0xf8
 8001ee8:	039b      	lsls	r3, r3, #14
 8001eea:	401a      	ands	r2, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d10e      	bne.n	8001f12 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001ef4:	697a      	ldr	r2, [r7, #20]
 8001ef6:	23e0      	movs	r3, #224	; 0xe0
 8001ef8:	051b      	lsls	r3, r3, #20
 8001efa:	401a      	ands	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d106      	bne.n	8001f12 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	0f5b      	lsrs	r3, r3, #29
 8001f08:	075a      	lsls	r2, r3, #29
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d001      	beq.n	8001f16 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e000      	b.n	8001f18 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001f16:	2300      	movs	r3, #0
}
 8001f18:	0018      	movs	r0, r3
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	b008      	add	sp, #32
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40007000 	.word	0x40007000
 8001f28:	00001388 	.word	0x00001388
 8001f2c:	efffffff 	.word	0xefffffff
 8001f30:	feffffff 	.word	0xfeffffff
 8001f34:	11c1808c 	.word	0x11c1808c
 8001f38:	eefefffc 	.word	0xeefefffc

08001f3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d101      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e0e9      	b.n	8002124 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f50:	4b76      	ldr	r3, [pc, #472]	; (800212c <HAL_RCC_ClockConfig+0x1f0>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2207      	movs	r2, #7
 8001f56:	4013      	ands	r3, r2
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d91e      	bls.n	8001f9c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f5e:	4b73      	ldr	r3, [pc, #460]	; (800212c <HAL_RCC_ClockConfig+0x1f0>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2207      	movs	r2, #7
 8001f64:	4393      	bics	r3, r2
 8001f66:	0019      	movs	r1, r3
 8001f68:	4b70      	ldr	r3, [pc, #448]	; (800212c <HAL_RCC_ClockConfig+0x1f0>)
 8001f6a:	683a      	ldr	r2, [r7, #0]
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f70:	f7fe fef6 	bl	8000d60 <HAL_GetTick>
 8001f74:	0003      	movs	r3, r0
 8001f76:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f78:	e009      	b.n	8001f8e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f7a:	f7fe fef1 	bl	8000d60 <HAL_GetTick>
 8001f7e:	0002      	movs	r2, r0
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	4a6a      	ldr	r2, [pc, #424]	; (8002130 <HAL_RCC_ClockConfig+0x1f4>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e0ca      	b.n	8002124 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f8e:	4b67      	ldr	r3, [pc, #412]	; (800212c <HAL_RCC_ClockConfig+0x1f0>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2207      	movs	r2, #7
 8001f94:	4013      	ands	r3, r2
 8001f96:	683a      	ldr	r2, [r7, #0]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d1ee      	bne.n	8001f7a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2202      	movs	r2, #2
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	d015      	beq.n	8001fd2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2204      	movs	r2, #4
 8001fac:	4013      	ands	r3, r2
 8001fae:	d006      	beq.n	8001fbe <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001fb0:	4b60      	ldr	r3, [pc, #384]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 8001fb2:	689a      	ldr	r2, [r3, #8]
 8001fb4:	4b5f      	ldr	r3, [pc, #380]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 8001fb6:	21e0      	movs	r1, #224	; 0xe0
 8001fb8:	01c9      	lsls	r1, r1, #7
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fbe:	4b5d      	ldr	r3, [pc, #372]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	4a5d      	ldr	r2, [pc, #372]	; (8002138 <HAL_RCC_ClockConfig+0x1fc>)
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	0019      	movs	r1, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	689a      	ldr	r2, [r3, #8]
 8001fcc:	4b59      	ldr	r3, [pc, #356]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	4013      	ands	r3, r2
 8001fda:	d057      	beq.n	800208c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d107      	bne.n	8001ff4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fe4:	4b53      	ldr	r3, [pc, #332]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	2380      	movs	r3, #128	; 0x80
 8001fea:	029b      	lsls	r3, r3, #10
 8001fec:	4013      	ands	r3, r2
 8001fee:	d12b      	bne.n	8002048 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e097      	b.n	8002124 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	d107      	bne.n	800200c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ffc:	4b4d      	ldr	r3, [pc, #308]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	2380      	movs	r3, #128	; 0x80
 8002002:	049b      	lsls	r3, r3, #18
 8002004:	4013      	ands	r3, r2
 8002006:	d11f      	bne.n	8002048 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e08b      	b.n	8002124 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d107      	bne.n	8002024 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002014:	4b47      	ldr	r3, [pc, #284]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	2380      	movs	r3, #128	; 0x80
 800201a:	00db      	lsls	r3, r3, #3
 800201c:	4013      	ands	r3, r2
 800201e:	d113      	bne.n	8002048 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e07f      	b.n	8002124 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	2b03      	cmp	r3, #3
 800202a:	d106      	bne.n	800203a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800202c:	4b41      	ldr	r3, [pc, #260]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 800202e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002030:	2202      	movs	r2, #2
 8002032:	4013      	ands	r3, r2
 8002034:	d108      	bne.n	8002048 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e074      	b.n	8002124 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800203a:	4b3e      	ldr	r3, [pc, #248]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 800203c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800203e:	2202      	movs	r2, #2
 8002040:	4013      	ands	r3, r2
 8002042:	d101      	bne.n	8002048 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e06d      	b.n	8002124 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002048:	4b3a      	ldr	r3, [pc, #232]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	2207      	movs	r2, #7
 800204e:	4393      	bics	r3, r2
 8002050:	0019      	movs	r1, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685a      	ldr	r2, [r3, #4]
 8002056:	4b37      	ldr	r3, [pc, #220]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 8002058:	430a      	orrs	r2, r1
 800205a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800205c:	f7fe fe80 	bl	8000d60 <HAL_GetTick>
 8002060:	0003      	movs	r3, r0
 8002062:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002064:	e009      	b.n	800207a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002066:	f7fe fe7b 	bl	8000d60 <HAL_GetTick>
 800206a:	0002      	movs	r2, r0
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	4a2f      	ldr	r2, [pc, #188]	; (8002130 <HAL_RCC_ClockConfig+0x1f4>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d901      	bls.n	800207a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e054      	b.n	8002124 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800207a:	4b2e      	ldr	r3, [pc, #184]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	2238      	movs	r2, #56	; 0x38
 8002080:	401a      	ands	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	00db      	lsls	r3, r3, #3
 8002088:	429a      	cmp	r2, r3
 800208a:	d1ec      	bne.n	8002066 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800208c:	4b27      	ldr	r3, [pc, #156]	; (800212c <HAL_RCC_ClockConfig+0x1f0>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2207      	movs	r2, #7
 8002092:	4013      	ands	r3, r2
 8002094:	683a      	ldr	r2, [r7, #0]
 8002096:	429a      	cmp	r2, r3
 8002098:	d21e      	bcs.n	80020d8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800209a:	4b24      	ldr	r3, [pc, #144]	; (800212c <HAL_RCC_ClockConfig+0x1f0>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2207      	movs	r2, #7
 80020a0:	4393      	bics	r3, r2
 80020a2:	0019      	movs	r1, r3
 80020a4:	4b21      	ldr	r3, [pc, #132]	; (800212c <HAL_RCC_ClockConfig+0x1f0>)
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	430a      	orrs	r2, r1
 80020aa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80020ac:	f7fe fe58 	bl	8000d60 <HAL_GetTick>
 80020b0:	0003      	movs	r3, r0
 80020b2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020b4:	e009      	b.n	80020ca <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020b6:	f7fe fe53 	bl	8000d60 <HAL_GetTick>
 80020ba:	0002      	movs	r2, r0
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	4a1b      	ldr	r2, [pc, #108]	; (8002130 <HAL_RCC_ClockConfig+0x1f4>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e02c      	b.n	8002124 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020ca:	4b18      	ldr	r3, [pc, #96]	; (800212c <HAL_RCC_ClockConfig+0x1f0>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2207      	movs	r2, #7
 80020d0:	4013      	ands	r3, r2
 80020d2:	683a      	ldr	r2, [r7, #0]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d1ee      	bne.n	80020b6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2204      	movs	r2, #4
 80020de:	4013      	ands	r3, r2
 80020e0:	d009      	beq.n	80020f6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80020e2:	4b14      	ldr	r3, [pc, #80]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	4a15      	ldr	r2, [pc, #84]	; (800213c <HAL_RCC_ClockConfig+0x200>)
 80020e8:	4013      	ands	r3, r2
 80020ea:	0019      	movs	r1, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	68da      	ldr	r2, [r3, #12]
 80020f0:	4b10      	ldr	r3, [pc, #64]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 80020f2:	430a      	orrs	r2, r1
 80020f4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80020f6:	f000 f829 	bl	800214c <HAL_RCC_GetSysClockFreq>
 80020fa:	0001      	movs	r1, r0
 80020fc:	4b0d      	ldr	r3, [pc, #52]	; (8002134 <HAL_RCC_ClockConfig+0x1f8>)
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	0a1b      	lsrs	r3, r3, #8
 8002102:	220f      	movs	r2, #15
 8002104:	401a      	ands	r2, r3
 8002106:	4b0e      	ldr	r3, [pc, #56]	; (8002140 <HAL_RCC_ClockConfig+0x204>)
 8002108:	0092      	lsls	r2, r2, #2
 800210a:	58d3      	ldr	r3, [r2, r3]
 800210c:	221f      	movs	r2, #31
 800210e:	4013      	ands	r3, r2
 8002110:	000a      	movs	r2, r1
 8002112:	40da      	lsrs	r2, r3
 8002114:	4b0b      	ldr	r3, [pc, #44]	; (8002144 <HAL_RCC_ClockConfig+0x208>)
 8002116:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002118:	4b0b      	ldr	r3, [pc, #44]	; (8002148 <HAL_RCC_ClockConfig+0x20c>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	0018      	movs	r0, r3
 800211e:	f7fe fdc3 	bl	8000ca8 <HAL_InitTick>
 8002122:	0003      	movs	r3, r0
}
 8002124:	0018      	movs	r0, r3
 8002126:	46bd      	mov	sp, r7
 8002128:	b004      	add	sp, #16
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40022000 	.word	0x40022000
 8002130:	00001388 	.word	0x00001388
 8002134:	40021000 	.word	0x40021000
 8002138:	fffff0ff 	.word	0xfffff0ff
 800213c:	ffff8fff 	.word	0xffff8fff
 8002140:	08004070 	.word	0x08004070
 8002144:	20000020 	.word	0x20000020
 8002148:	20000024 	.word	0x20000024

0800214c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002152:	4b3c      	ldr	r3, [pc, #240]	; (8002244 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	2238      	movs	r2, #56	; 0x38
 8002158:	4013      	ands	r3, r2
 800215a:	d10f      	bne.n	800217c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800215c:	4b39      	ldr	r3, [pc, #228]	; (8002244 <HAL_RCC_GetSysClockFreq+0xf8>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	0adb      	lsrs	r3, r3, #11
 8002162:	2207      	movs	r2, #7
 8002164:	4013      	ands	r3, r2
 8002166:	2201      	movs	r2, #1
 8002168:	409a      	lsls	r2, r3
 800216a:	0013      	movs	r3, r2
 800216c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800216e:	6839      	ldr	r1, [r7, #0]
 8002170:	4835      	ldr	r0, [pc, #212]	; (8002248 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002172:	f7fd ffcf 	bl	8000114 <__udivsi3>
 8002176:	0003      	movs	r3, r0
 8002178:	613b      	str	r3, [r7, #16]
 800217a:	e05d      	b.n	8002238 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800217c:	4b31      	ldr	r3, [pc, #196]	; (8002244 <HAL_RCC_GetSysClockFreq+0xf8>)
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	2238      	movs	r2, #56	; 0x38
 8002182:	4013      	ands	r3, r2
 8002184:	2b08      	cmp	r3, #8
 8002186:	d102      	bne.n	800218e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002188:	4b30      	ldr	r3, [pc, #192]	; (800224c <HAL_RCC_GetSysClockFreq+0x100>)
 800218a:	613b      	str	r3, [r7, #16]
 800218c:	e054      	b.n	8002238 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800218e:	4b2d      	ldr	r3, [pc, #180]	; (8002244 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	2238      	movs	r2, #56	; 0x38
 8002194:	4013      	ands	r3, r2
 8002196:	2b10      	cmp	r3, #16
 8002198:	d138      	bne.n	800220c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800219a:	4b2a      	ldr	r3, [pc, #168]	; (8002244 <HAL_RCC_GetSysClockFreq+0xf8>)
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	2203      	movs	r2, #3
 80021a0:	4013      	ands	r3, r2
 80021a2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80021a4:	4b27      	ldr	r3, [pc, #156]	; (8002244 <HAL_RCC_GetSysClockFreq+0xf8>)
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	091b      	lsrs	r3, r3, #4
 80021aa:	2207      	movs	r2, #7
 80021ac:	4013      	ands	r3, r2
 80021ae:	3301      	adds	r3, #1
 80021b0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2b03      	cmp	r3, #3
 80021b6:	d10d      	bne.n	80021d4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80021b8:	68b9      	ldr	r1, [r7, #8]
 80021ba:	4824      	ldr	r0, [pc, #144]	; (800224c <HAL_RCC_GetSysClockFreq+0x100>)
 80021bc:	f7fd ffaa 	bl	8000114 <__udivsi3>
 80021c0:	0003      	movs	r3, r0
 80021c2:	0019      	movs	r1, r3
 80021c4:	4b1f      	ldr	r3, [pc, #124]	; (8002244 <HAL_RCC_GetSysClockFreq+0xf8>)
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	0a1b      	lsrs	r3, r3, #8
 80021ca:	227f      	movs	r2, #127	; 0x7f
 80021cc:	4013      	ands	r3, r2
 80021ce:	434b      	muls	r3, r1
 80021d0:	617b      	str	r3, [r7, #20]
        break;
 80021d2:	e00d      	b.n	80021f0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80021d4:	68b9      	ldr	r1, [r7, #8]
 80021d6:	481c      	ldr	r0, [pc, #112]	; (8002248 <HAL_RCC_GetSysClockFreq+0xfc>)
 80021d8:	f7fd ff9c 	bl	8000114 <__udivsi3>
 80021dc:	0003      	movs	r3, r0
 80021de:	0019      	movs	r1, r3
 80021e0:	4b18      	ldr	r3, [pc, #96]	; (8002244 <HAL_RCC_GetSysClockFreq+0xf8>)
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	0a1b      	lsrs	r3, r3, #8
 80021e6:	227f      	movs	r2, #127	; 0x7f
 80021e8:	4013      	ands	r3, r2
 80021ea:	434b      	muls	r3, r1
 80021ec:	617b      	str	r3, [r7, #20]
        break;
 80021ee:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80021f0:	4b14      	ldr	r3, [pc, #80]	; (8002244 <HAL_RCC_GetSysClockFreq+0xf8>)
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	0f5b      	lsrs	r3, r3, #29
 80021f6:	2207      	movs	r2, #7
 80021f8:	4013      	ands	r3, r2
 80021fa:	3301      	adds	r3, #1
 80021fc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80021fe:	6879      	ldr	r1, [r7, #4]
 8002200:	6978      	ldr	r0, [r7, #20]
 8002202:	f7fd ff87 	bl	8000114 <__udivsi3>
 8002206:	0003      	movs	r3, r0
 8002208:	613b      	str	r3, [r7, #16]
 800220a:	e015      	b.n	8002238 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800220c:	4b0d      	ldr	r3, [pc, #52]	; (8002244 <HAL_RCC_GetSysClockFreq+0xf8>)
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	2238      	movs	r2, #56	; 0x38
 8002212:	4013      	ands	r3, r2
 8002214:	2b20      	cmp	r3, #32
 8002216:	d103      	bne.n	8002220 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002218:	2380      	movs	r3, #128	; 0x80
 800221a:	021b      	lsls	r3, r3, #8
 800221c:	613b      	str	r3, [r7, #16]
 800221e:	e00b      	b.n	8002238 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002220:	4b08      	ldr	r3, [pc, #32]	; (8002244 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	2238      	movs	r2, #56	; 0x38
 8002226:	4013      	ands	r3, r2
 8002228:	2b18      	cmp	r3, #24
 800222a:	d103      	bne.n	8002234 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800222c:	23fa      	movs	r3, #250	; 0xfa
 800222e:	01db      	lsls	r3, r3, #7
 8002230:	613b      	str	r3, [r7, #16]
 8002232:	e001      	b.n	8002238 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002234:	2300      	movs	r3, #0
 8002236:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002238:	693b      	ldr	r3, [r7, #16]
}
 800223a:	0018      	movs	r0, r3
 800223c:	46bd      	mov	sp, r7
 800223e:	b006      	add	sp, #24
 8002240:	bd80      	pop	{r7, pc}
 8002242:	46c0      	nop			; (mov r8, r8)
 8002244:	40021000 	.word	0x40021000
 8002248:	00f42400 	.word	0x00f42400
 800224c:	007a1200 	.word	0x007a1200

08002250 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002254:	4b02      	ldr	r3, [pc, #8]	; (8002260 <HAL_RCC_GetHCLKFreq+0x10>)
 8002256:	681b      	ldr	r3, [r3, #0]
}
 8002258:	0018      	movs	r0, r3
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	46c0      	nop			; (mov r8, r8)
 8002260:	20000020 	.word	0x20000020

08002264 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002264:	b5b0      	push	{r4, r5, r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002268:	f7ff fff2 	bl	8002250 <HAL_RCC_GetHCLKFreq>
 800226c:	0004      	movs	r4, r0
 800226e:	f7ff fb3f 	bl	80018f0 <LL_RCC_GetAPB1Prescaler>
 8002272:	0003      	movs	r3, r0
 8002274:	0b1a      	lsrs	r2, r3, #12
 8002276:	4b05      	ldr	r3, [pc, #20]	; (800228c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002278:	0092      	lsls	r2, r2, #2
 800227a:	58d3      	ldr	r3, [r2, r3]
 800227c:	221f      	movs	r2, #31
 800227e:	4013      	ands	r3, r2
 8002280:	40dc      	lsrs	r4, r3
 8002282:	0023      	movs	r3, r4
}
 8002284:	0018      	movs	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	bdb0      	pop	{r4, r5, r7, pc}
 800228a:	46c0      	nop			; (mov r8, r8)
 800228c:	080040b0 	.word	0x080040b0

08002290 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002298:	2313      	movs	r3, #19
 800229a:	18fb      	adds	r3, r7, r3
 800229c:	2200      	movs	r2, #0
 800229e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80022a0:	2312      	movs	r3, #18
 80022a2:	18fb      	adds	r3, r7, r3
 80022a4:	2200      	movs	r2, #0
 80022a6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	2380      	movs	r3, #128	; 0x80
 80022ae:	029b      	lsls	r3, r3, #10
 80022b0:	4013      	ands	r3, r2
 80022b2:	d100      	bne.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80022b4:	e0a3      	b.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022b6:	2011      	movs	r0, #17
 80022b8:	183b      	adds	r3, r7, r0
 80022ba:	2200      	movs	r2, #0
 80022bc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022be:	4bc3      	ldr	r3, [pc, #780]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80022c2:	2380      	movs	r3, #128	; 0x80
 80022c4:	055b      	lsls	r3, r3, #21
 80022c6:	4013      	ands	r3, r2
 80022c8:	d110      	bne.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022ca:	4bc0      	ldr	r3, [pc, #768]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80022ce:	4bbf      	ldr	r3, [pc, #764]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022d0:	2180      	movs	r1, #128	; 0x80
 80022d2:	0549      	lsls	r1, r1, #21
 80022d4:	430a      	orrs	r2, r1
 80022d6:	63da      	str	r2, [r3, #60]	; 0x3c
 80022d8:	4bbc      	ldr	r3, [pc, #752]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80022dc:	2380      	movs	r3, #128	; 0x80
 80022de:	055b      	lsls	r3, r3, #21
 80022e0:	4013      	ands	r3, r2
 80022e2:	60bb      	str	r3, [r7, #8]
 80022e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022e6:	183b      	adds	r3, r7, r0
 80022e8:	2201      	movs	r2, #1
 80022ea:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022ec:	4bb8      	ldr	r3, [pc, #736]	; (80025d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	4bb7      	ldr	r3, [pc, #732]	; (80025d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80022f2:	2180      	movs	r1, #128	; 0x80
 80022f4:	0049      	lsls	r1, r1, #1
 80022f6:	430a      	orrs	r2, r1
 80022f8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80022fa:	f7fe fd31 	bl	8000d60 <HAL_GetTick>
 80022fe:	0003      	movs	r3, r0
 8002300:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002302:	e00b      	b.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002304:	f7fe fd2c 	bl	8000d60 <HAL_GetTick>
 8002308:	0002      	movs	r2, r0
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b02      	cmp	r3, #2
 8002310:	d904      	bls.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002312:	2313      	movs	r3, #19
 8002314:	18fb      	adds	r3, r7, r3
 8002316:	2203      	movs	r2, #3
 8002318:	701a      	strb	r2, [r3, #0]
        break;
 800231a:	e005      	b.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800231c:	4bac      	ldr	r3, [pc, #688]	; (80025d0 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	2380      	movs	r3, #128	; 0x80
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	4013      	ands	r3, r2
 8002326:	d0ed      	beq.n	8002304 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002328:	2313      	movs	r3, #19
 800232a:	18fb      	adds	r3, r7, r3
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d154      	bne.n	80023dc <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002332:	4ba6      	ldr	r3, [pc, #664]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002334:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002336:	23c0      	movs	r3, #192	; 0xc0
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	4013      	ands	r3, r2
 800233c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d019      	beq.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002348:	697a      	ldr	r2, [r7, #20]
 800234a:	429a      	cmp	r2, r3
 800234c:	d014      	beq.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800234e:	4b9f      	ldr	r3, [pc, #636]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002352:	4aa0      	ldr	r2, [pc, #640]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002354:	4013      	ands	r3, r2
 8002356:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002358:	4b9c      	ldr	r3, [pc, #624]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800235a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800235c:	4b9b      	ldr	r3, [pc, #620]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800235e:	2180      	movs	r1, #128	; 0x80
 8002360:	0249      	lsls	r1, r1, #9
 8002362:	430a      	orrs	r2, r1
 8002364:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002366:	4b99      	ldr	r3, [pc, #612]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002368:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800236a:	4b98      	ldr	r3, [pc, #608]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800236c:	499a      	ldr	r1, [pc, #616]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800236e:	400a      	ands	r2, r1
 8002370:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002372:	4b96      	ldr	r3, [pc, #600]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002374:	697a      	ldr	r2, [r7, #20]
 8002376:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	2201      	movs	r2, #1
 800237c:	4013      	ands	r3, r2
 800237e:	d016      	beq.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002380:	f7fe fcee 	bl	8000d60 <HAL_GetTick>
 8002384:	0003      	movs	r3, r0
 8002386:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002388:	e00c      	b.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800238a:	f7fe fce9 	bl	8000d60 <HAL_GetTick>
 800238e:	0002      	movs	r2, r0
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	4a91      	ldr	r2, [pc, #580]	; (80025dc <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d904      	bls.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800239a:	2313      	movs	r3, #19
 800239c:	18fb      	adds	r3, r7, r3
 800239e:	2203      	movs	r2, #3
 80023a0:	701a      	strb	r2, [r3, #0]
            break;
 80023a2:	e004      	b.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023a4:	4b89      	ldr	r3, [pc, #548]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023a8:	2202      	movs	r2, #2
 80023aa:	4013      	ands	r3, r2
 80023ac:	d0ed      	beq.n	800238a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80023ae:	2313      	movs	r3, #19
 80023b0:	18fb      	adds	r3, r7, r3
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d10a      	bne.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80023b8:	4b84      	ldr	r3, [pc, #528]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023bc:	4a85      	ldr	r2, [pc, #532]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80023be:	4013      	ands	r3, r2
 80023c0:	0019      	movs	r1, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023c6:	4b81      	ldr	r3, [pc, #516]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023c8:	430a      	orrs	r2, r1
 80023ca:	65da      	str	r2, [r3, #92]	; 0x5c
 80023cc:	e00c      	b.n	80023e8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80023ce:	2312      	movs	r3, #18
 80023d0:	18fb      	adds	r3, r7, r3
 80023d2:	2213      	movs	r2, #19
 80023d4:	18ba      	adds	r2, r7, r2
 80023d6:	7812      	ldrb	r2, [r2, #0]
 80023d8:	701a      	strb	r2, [r3, #0]
 80023da:	e005      	b.n	80023e8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023dc:	2312      	movs	r3, #18
 80023de:	18fb      	adds	r3, r7, r3
 80023e0:	2213      	movs	r2, #19
 80023e2:	18ba      	adds	r2, r7, r2
 80023e4:	7812      	ldrb	r2, [r2, #0]
 80023e6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80023e8:	2311      	movs	r3, #17
 80023ea:	18fb      	adds	r3, r7, r3
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d105      	bne.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023f2:	4b76      	ldr	r3, [pc, #472]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80023f6:	4b75      	ldr	r3, [pc, #468]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023f8:	4979      	ldr	r1, [pc, #484]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80023fa:	400a      	ands	r2, r1
 80023fc:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2201      	movs	r2, #1
 8002404:	4013      	ands	r3, r2
 8002406:	d009      	beq.n	800241c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002408:	4b70      	ldr	r3, [pc, #448]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800240a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800240c:	2203      	movs	r2, #3
 800240e:	4393      	bics	r3, r2
 8002410:	0019      	movs	r1, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685a      	ldr	r2, [r3, #4]
 8002416:	4b6d      	ldr	r3, [pc, #436]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002418:	430a      	orrs	r2, r1
 800241a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2202      	movs	r2, #2
 8002422:	4013      	ands	r3, r2
 8002424:	d009      	beq.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002426:	4b69      	ldr	r3, [pc, #420]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002428:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800242a:	220c      	movs	r2, #12
 800242c:	4393      	bics	r3, r2
 800242e:	0019      	movs	r1, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	689a      	ldr	r2, [r3, #8]
 8002434:	4b65      	ldr	r3, [pc, #404]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002436:	430a      	orrs	r2, r1
 8002438:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2210      	movs	r2, #16
 8002440:	4013      	ands	r3, r2
 8002442:	d009      	beq.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002444:	4b61      	ldr	r3, [pc, #388]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002446:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002448:	4a66      	ldr	r2, [pc, #408]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 800244a:	4013      	ands	r3, r2
 800244c:	0019      	movs	r1, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	68da      	ldr	r2, [r3, #12]
 8002452:	4b5e      	ldr	r3, [pc, #376]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002454:	430a      	orrs	r2, r1
 8002456:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	2380      	movs	r3, #128	; 0x80
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	4013      	ands	r3, r2
 8002462:	d009      	beq.n	8002478 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002464:	4b59      	ldr	r3, [pc, #356]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002468:	4a5f      	ldr	r2, [pc, #380]	; (80025e8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800246a:	4013      	ands	r3, r2
 800246c:	0019      	movs	r1, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	699a      	ldr	r2, [r3, #24]
 8002472:	4b56      	ldr	r3, [pc, #344]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002474:	430a      	orrs	r2, r1
 8002476:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	2380      	movs	r3, #128	; 0x80
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	4013      	ands	r3, r2
 8002482:	d009      	beq.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002484:	4b51      	ldr	r3, [pc, #324]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002486:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002488:	4a58      	ldr	r2, [pc, #352]	; (80025ec <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800248a:	4013      	ands	r3, r2
 800248c:	0019      	movs	r1, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	69da      	ldr	r2, [r3, #28]
 8002492:	4b4e      	ldr	r3, [pc, #312]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002494:	430a      	orrs	r2, r1
 8002496:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2220      	movs	r2, #32
 800249e:	4013      	ands	r3, r2
 80024a0:	d009      	beq.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024a2:	4b4a      	ldr	r3, [pc, #296]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a6:	4a52      	ldr	r2, [pc, #328]	; (80025f0 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80024a8:	4013      	ands	r3, r2
 80024aa:	0019      	movs	r1, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	691a      	ldr	r2, [r3, #16]
 80024b0:	4b46      	ldr	r3, [pc, #280]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024b2:	430a      	orrs	r2, r1
 80024b4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	01db      	lsls	r3, r3, #7
 80024be:	4013      	ands	r3, r2
 80024c0:	d015      	beq.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024c2:	4b42      	ldr	r3, [pc, #264]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	0899      	lsrs	r1, r3, #2
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a1a      	ldr	r2, [r3, #32]
 80024ce:	4b3f      	ldr	r3, [pc, #252]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024d0:	430a      	orrs	r2, r1
 80024d2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6a1a      	ldr	r2, [r3, #32]
 80024d8:	2380      	movs	r3, #128	; 0x80
 80024da:	05db      	lsls	r3, r3, #23
 80024dc:	429a      	cmp	r2, r3
 80024de:	d106      	bne.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80024e0:	4b3a      	ldr	r3, [pc, #232]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024e2:	68da      	ldr	r2, [r3, #12]
 80024e4:	4b39      	ldr	r3, [pc, #228]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024e6:	2180      	movs	r1, #128	; 0x80
 80024e8:	0249      	lsls	r1, r1, #9
 80024ea:	430a      	orrs	r2, r1
 80024ec:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	2380      	movs	r3, #128	; 0x80
 80024f4:	031b      	lsls	r3, r3, #12
 80024f6:	4013      	ands	r3, r2
 80024f8:	d009      	beq.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80024fa:	4b34      	ldr	r3, [pc, #208]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80024fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024fe:	2240      	movs	r2, #64	; 0x40
 8002500:	4393      	bics	r3, r2
 8002502:	0019      	movs	r1, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002508:	4b30      	ldr	r3, [pc, #192]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800250a:	430a      	orrs	r2, r1
 800250c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	2380      	movs	r3, #128	; 0x80
 8002514:	039b      	lsls	r3, r3, #14
 8002516:	4013      	ands	r3, r2
 8002518:	d016      	beq.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800251a:	4b2c      	ldr	r3, [pc, #176]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800251c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800251e:	4a35      	ldr	r2, [pc, #212]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002520:	4013      	ands	r3, r2
 8002522:	0019      	movs	r1, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002528:	4b28      	ldr	r3, [pc, #160]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800252a:	430a      	orrs	r2, r1
 800252c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002532:	2380      	movs	r3, #128	; 0x80
 8002534:	03db      	lsls	r3, r3, #15
 8002536:	429a      	cmp	r2, r3
 8002538:	d106      	bne.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800253a:	4b24      	ldr	r3, [pc, #144]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800253c:	68da      	ldr	r2, [r3, #12]
 800253e:	4b23      	ldr	r3, [pc, #140]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002540:	2180      	movs	r1, #128	; 0x80
 8002542:	0449      	lsls	r1, r1, #17
 8002544:	430a      	orrs	r2, r1
 8002546:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	2380      	movs	r3, #128	; 0x80
 800254e:	03db      	lsls	r3, r3, #15
 8002550:	4013      	ands	r3, r2
 8002552:	d016      	beq.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002554:	4b1d      	ldr	r3, [pc, #116]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002556:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002558:	4a27      	ldr	r2, [pc, #156]	; (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 800255a:	4013      	ands	r3, r2
 800255c:	0019      	movs	r1, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002562:	4b1a      	ldr	r3, [pc, #104]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002564:	430a      	orrs	r2, r1
 8002566:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800256c:	2380      	movs	r3, #128	; 0x80
 800256e:	045b      	lsls	r3, r3, #17
 8002570:	429a      	cmp	r2, r3
 8002572:	d106      	bne.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002574:	4b15      	ldr	r3, [pc, #84]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002576:	68da      	ldr	r2, [r3, #12]
 8002578:	4b14      	ldr	r3, [pc, #80]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800257a:	2180      	movs	r1, #128	; 0x80
 800257c:	0449      	lsls	r1, r1, #17
 800257e:	430a      	orrs	r2, r1
 8002580:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	2380      	movs	r3, #128	; 0x80
 8002588:	011b      	lsls	r3, r3, #4
 800258a:	4013      	ands	r3, r2
 800258c:	d016      	beq.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800258e:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002590:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002592:	4a1a      	ldr	r2, [pc, #104]	; (80025fc <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002594:	4013      	ands	r3, r2
 8002596:	0019      	movs	r1, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	695a      	ldr	r2, [r3, #20]
 800259c:	4b0b      	ldr	r3, [pc, #44]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800259e:	430a      	orrs	r2, r1
 80025a0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	695a      	ldr	r2, [r3, #20]
 80025a6:	2380      	movs	r3, #128	; 0x80
 80025a8:	01db      	lsls	r3, r3, #7
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d106      	bne.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80025ae:	4b07      	ldr	r3, [pc, #28]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025b0:	68da      	ldr	r2, [r3, #12]
 80025b2:	4b06      	ldr	r3, [pc, #24]	; (80025cc <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80025b4:	2180      	movs	r1, #128	; 0x80
 80025b6:	0249      	lsls	r1, r1, #9
 80025b8:	430a      	orrs	r2, r1
 80025ba:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80025bc:	2312      	movs	r3, #18
 80025be:	18fb      	adds	r3, r7, r3
 80025c0:	781b      	ldrb	r3, [r3, #0]
}
 80025c2:	0018      	movs	r0, r3
 80025c4:	46bd      	mov	sp, r7
 80025c6:	b006      	add	sp, #24
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	46c0      	nop			; (mov r8, r8)
 80025cc:	40021000 	.word	0x40021000
 80025d0:	40007000 	.word	0x40007000
 80025d4:	fffffcff 	.word	0xfffffcff
 80025d8:	fffeffff 	.word	0xfffeffff
 80025dc:	00001388 	.word	0x00001388
 80025e0:	efffffff 	.word	0xefffffff
 80025e4:	fffff3ff 	.word	0xfffff3ff
 80025e8:	fff3ffff 	.word	0xfff3ffff
 80025ec:	ffcfffff 	.word	0xffcfffff
 80025f0:	ffffcfff 	.word	0xffffcfff
 80025f4:	ffbfffff 	.word	0xffbfffff
 80025f8:	feffffff 	.word	0xfeffffff
 80025fc:	ffff3fff 	.word	0xffff3fff

08002600 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d101      	bne.n	8002612 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e046      	b.n	80026a0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2288      	movs	r2, #136	; 0x88
 8002616:	589b      	ldr	r3, [r3, r2]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d107      	bne.n	800262c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2284      	movs	r2, #132	; 0x84
 8002620:	2100      	movs	r1, #0
 8002622:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	0018      	movs	r0, r3
 8002628:	f7fe fa28 	bl	8000a7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2288      	movs	r2, #136	; 0x88
 8002630:	2124      	movs	r1, #36	; 0x24
 8002632:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2101      	movs	r1, #1
 8002640:	438a      	bics	r2, r1
 8002642:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	0018      	movs	r0, r3
 8002648:	f000 fc12 	bl	8002e70 <UART_SetConfig>
 800264c:	0003      	movs	r3, r0
 800264e:	2b01      	cmp	r3, #1
 8002650:	d101      	bne.n	8002656 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e024      	b.n	80026a0 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800265a:	2b00      	cmp	r3, #0
 800265c:	d003      	beq.n	8002666 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	0018      	movs	r0, r3
 8002662:	f000 fec3 	bl	80033ec <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	685a      	ldr	r2, [r3, #4]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	490d      	ldr	r1, [pc, #52]	; (80026a8 <HAL_UART_Init+0xa8>)
 8002672:	400a      	ands	r2, r1
 8002674:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	212a      	movs	r1, #42	; 0x2a
 8002682:	438a      	bics	r2, r1
 8002684:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2101      	movs	r1, #1
 8002692:	430a      	orrs	r2, r1
 8002694:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	0018      	movs	r0, r3
 800269a:	f000 ff5b 	bl	8003554 <UART_CheckIdleState>
 800269e:	0003      	movs	r3, r0
}
 80026a0:	0018      	movs	r0, r3
 80026a2:	46bd      	mov	sp, r7
 80026a4:	b002      	add	sp, #8
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	ffffb7ff 	.word	0xffffb7ff

080026ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b08a      	sub	sp, #40	; 0x28
 80026b0:	af02      	add	r7, sp, #8
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	60b9      	str	r1, [r7, #8]
 80026b6:	603b      	str	r3, [r7, #0]
 80026b8:	1dbb      	adds	r3, r7, #6
 80026ba:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2288      	movs	r2, #136	; 0x88
 80026c0:	589b      	ldr	r3, [r3, r2]
 80026c2:	2b20      	cmp	r3, #32
 80026c4:	d000      	beq.n	80026c8 <HAL_UART_Transmit+0x1c>
 80026c6:	e088      	b.n	80027da <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d003      	beq.n	80026d6 <HAL_UART_Transmit+0x2a>
 80026ce:	1dbb      	adds	r3, r7, #6
 80026d0:	881b      	ldrh	r3, [r3, #0]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d101      	bne.n	80026da <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e080      	b.n	80027dc <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	689a      	ldr	r2, [r3, #8]
 80026de:	2380      	movs	r3, #128	; 0x80
 80026e0:	015b      	lsls	r3, r3, #5
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d109      	bne.n	80026fa <HAL_UART_Transmit+0x4e>
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	691b      	ldr	r3, [r3, #16]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d105      	bne.n	80026fa <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	2201      	movs	r2, #1
 80026f2:	4013      	ands	r3, r2
 80026f4:	d001      	beq.n	80026fa <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e070      	b.n	80027dc <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2290      	movs	r2, #144	; 0x90
 80026fe:	2100      	movs	r1, #0
 8002700:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2288      	movs	r2, #136	; 0x88
 8002706:	2121      	movs	r1, #33	; 0x21
 8002708:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800270a:	f7fe fb29 	bl	8000d60 <HAL_GetTick>
 800270e:	0003      	movs	r3, r0
 8002710:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	1dba      	adds	r2, r7, #6
 8002716:	2154      	movs	r1, #84	; 0x54
 8002718:	8812      	ldrh	r2, [r2, #0]
 800271a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	1dba      	adds	r2, r7, #6
 8002720:	2156      	movs	r1, #86	; 0x56
 8002722:	8812      	ldrh	r2, [r2, #0]
 8002724:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	689a      	ldr	r2, [r3, #8]
 800272a:	2380      	movs	r3, #128	; 0x80
 800272c:	015b      	lsls	r3, r3, #5
 800272e:	429a      	cmp	r2, r3
 8002730:	d108      	bne.n	8002744 <HAL_UART_Transmit+0x98>
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	691b      	ldr	r3, [r3, #16]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d104      	bne.n	8002744 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800273a:	2300      	movs	r3, #0
 800273c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	61bb      	str	r3, [r7, #24]
 8002742:	e003      	b.n	800274c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002748:	2300      	movs	r3, #0
 800274a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800274c:	e02c      	b.n	80027a8 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800274e:	697a      	ldr	r2, [r7, #20]
 8002750:	68f8      	ldr	r0, [r7, #12]
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	9300      	str	r3, [sp, #0]
 8002756:	0013      	movs	r3, r2
 8002758:	2200      	movs	r2, #0
 800275a:	2180      	movs	r1, #128	; 0x80
 800275c:	f000 ff48 	bl	80035f0 <UART_WaitOnFlagUntilTimeout>
 8002760:	1e03      	subs	r3, r0, #0
 8002762:	d001      	beq.n	8002768 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e039      	b.n	80027dc <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d10b      	bne.n	8002786 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	881b      	ldrh	r3, [r3, #0]
 8002772:	001a      	movs	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	05d2      	lsls	r2, r2, #23
 800277a:	0dd2      	lsrs	r2, r2, #23
 800277c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	3302      	adds	r3, #2
 8002782:	61bb      	str	r3, [r7, #24]
 8002784:	e007      	b.n	8002796 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	781a      	ldrb	r2, [r3, #0]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	3301      	adds	r3, #1
 8002794:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2256      	movs	r2, #86	; 0x56
 800279a:	5a9b      	ldrh	r3, [r3, r2]
 800279c:	b29b      	uxth	r3, r3
 800279e:	3b01      	subs	r3, #1
 80027a0:	b299      	uxth	r1, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2256      	movs	r2, #86	; 0x56
 80027a6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2256      	movs	r2, #86	; 0x56
 80027ac:	5a9b      	ldrh	r3, [r3, r2]
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d1cc      	bne.n	800274e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	68f8      	ldr	r0, [r7, #12]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	9300      	str	r3, [sp, #0]
 80027bc:	0013      	movs	r3, r2
 80027be:	2200      	movs	r2, #0
 80027c0:	2140      	movs	r1, #64	; 0x40
 80027c2:	f000 ff15 	bl	80035f0 <UART_WaitOnFlagUntilTimeout>
 80027c6:	1e03      	subs	r3, r0, #0
 80027c8:	d001      	beq.n	80027ce <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e006      	b.n	80027dc <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2288      	movs	r2, #136	; 0x88
 80027d2:	2120      	movs	r1, #32
 80027d4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	e000      	b.n	80027dc <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 80027da:	2302      	movs	r3, #2
  }
}
 80027dc:	0018      	movs	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	b008      	add	sp, #32
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80027e4:	b5b0      	push	{r4, r5, r7, lr}
 80027e6:	b0aa      	sub	sp, #168	; 0xa8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	22a4      	movs	r2, #164	; 0xa4
 80027f4:	18b9      	adds	r1, r7, r2
 80027f6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	20a0      	movs	r0, #160	; 0xa0
 8002800:	1839      	adds	r1, r7, r0
 8002802:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	249c      	movs	r4, #156	; 0x9c
 800280c:	1939      	adds	r1, r7, r4
 800280e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002810:	0011      	movs	r1, r2
 8002812:	18bb      	adds	r3, r7, r2
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4aa2      	ldr	r2, [pc, #648]	; (8002aa0 <HAL_UART_IRQHandler+0x2bc>)
 8002818:	4013      	ands	r3, r2
 800281a:	2298      	movs	r2, #152	; 0x98
 800281c:	18bd      	adds	r5, r7, r2
 800281e:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8002820:	18bb      	adds	r3, r7, r2
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d11a      	bne.n	800285e <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002828:	187b      	adds	r3, r7, r1
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2220      	movs	r2, #32
 800282e:	4013      	ands	r3, r2
 8002830:	d015      	beq.n	800285e <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002832:	183b      	adds	r3, r7, r0
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2220      	movs	r2, #32
 8002838:	4013      	ands	r3, r2
 800283a:	d105      	bne.n	8002848 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800283c:	193b      	adds	r3, r7, r4
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	055b      	lsls	r3, r3, #21
 8002844:	4013      	ands	r3, r2
 8002846:	d00a      	beq.n	800285e <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800284c:	2b00      	cmp	r3, #0
 800284e:	d100      	bne.n	8002852 <HAL_UART_IRQHandler+0x6e>
 8002850:	e2dc      	b.n	8002e0c <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	0010      	movs	r0, r2
 800285a:	4798      	blx	r3
      }
      return;
 800285c:	e2d6      	b.n	8002e0c <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800285e:	2398      	movs	r3, #152	; 0x98
 8002860:	18fb      	adds	r3, r7, r3
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d100      	bne.n	800286a <HAL_UART_IRQHandler+0x86>
 8002868:	e122      	b.n	8002ab0 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800286a:	239c      	movs	r3, #156	; 0x9c
 800286c:	18fb      	adds	r3, r7, r3
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a8c      	ldr	r2, [pc, #560]	; (8002aa4 <HAL_UART_IRQHandler+0x2c0>)
 8002872:	4013      	ands	r3, r2
 8002874:	d106      	bne.n	8002884 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002876:	23a0      	movs	r3, #160	; 0xa0
 8002878:	18fb      	adds	r3, r7, r3
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a8a      	ldr	r2, [pc, #552]	; (8002aa8 <HAL_UART_IRQHandler+0x2c4>)
 800287e:	4013      	ands	r3, r2
 8002880:	d100      	bne.n	8002884 <HAL_UART_IRQHandler+0xa0>
 8002882:	e115      	b.n	8002ab0 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002884:	23a4      	movs	r3, #164	; 0xa4
 8002886:	18fb      	adds	r3, r7, r3
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2201      	movs	r2, #1
 800288c:	4013      	ands	r3, r2
 800288e:	d012      	beq.n	80028b6 <HAL_UART_IRQHandler+0xd2>
 8002890:	23a0      	movs	r3, #160	; 0xa0
 8002892:	18fb      	adds	r3, r7, r3
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	2380      	movs	r3, #128	; 0x80
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	4013      	ands	r3, r2
 800289c:	d00b      	beq.n	80028b6 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	2201      	movs	r2, #1
 80028a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2290      	movs	r2, #144	; 0x90
 80028aa:	589b      	ldr	r3, [r3, r2]
 80028ac:	2201      	movs	r2, #1
 80028ae:	431a      	orrs	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2190      	movs	r1, #144	; 0x90
 80028b4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80028b6:	23a4      	movs	r3, #164	; 0xa4
 80028b8:	18fb      	adds	r3, r7, r3
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2202      	movs	r2, #2
 80028be:	4013      	ands	r3, r2
 80028c0:	d011      	beq.n	80028e6 <HAL_UART_IRQHandler+0x102>
 80028c2:	239c      	movs	r3, #156	; 0x9c
 80028c4:	18fb      	adds	r3, r7, r3
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2201      	movs	r2, #1
 80028ca:	4013      	ands	r3, r2
 80028cc:	d00b      	beq.n	80028e6 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2202      	movs	r2, #2
 80028d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2290      	movs	r2, #144	; 0x90
 80028da:	589b      	ldr	r3, [r3, r2]
 80028dc:	2204      	movs	r2, #4
 80028de:	431a      	orrs	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2190      	movs	r1, #144	; 0x90
 80028e4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80028e6:	23a4      	movs	r3, #164	; 0xa4
 80028e8:	18fb      	adds	r3, r7, r3
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2204      	movs	r2, #4
 80028ee:	4013      	ands	r3, r2
 80028f0:	d011      	beq.n	8002916 <HAL_UART_IRQHandler+0x132>
 80028f2:	239c      	movs	r3, #156	; 0x9c
 80028f4:	18fb      	adds	r3, r7, r3
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2201      	movs	r2, #1
 80028fa:	4013      	ands	r3, r2
 80028fc:	d00b      	beq.n	8002916 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2204      	movs	r2, #4
 8002904:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2290      	movs	r2, #144	; 0x90
 800290a:	589b      	ldr	r3, [r3, r2]
 800290c:	2202      	movs	r2, #2
 800290e:	431a      	orrs	r2, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2190      	movs	r1, #144	; 0x90
 8002914:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002916:	23a4      	movs	r3, #164	; 0xa4
 8002918:	18fb      	adds	r3, r7, r3
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2208      	movs	r2, #8
 800291e:	4013      	ands	r3, r2
 8002920:	d017      	beq.n	8002952 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002922:	23a0      	movs	r3, #160	; 0xa0
 8002924:	18fb      	adds	r3, r7, r3
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2220      	movs	r2, #32
 800292a:	4013      	ands	r3, r2
 800292c:	d105      	bne.n	800293a <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800292e:	239c      	movs	r3, #156	; 0x9c
 8002930:	18fb      	adds	r3, r7, r3
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a5b      	ldr	r2, [pc, #364]	; (8002aa4 <HAL_UART_IRQHandler+0x2c0>)
 8002936:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002938:	d00b      	beq.n	8002952 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	2208      	movs	r2, #8
 8002940:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2290      	movs	r2, #144	; 0x90
 8002946:	589b      	ldr	r3, [r3, r2]
 8002948:	2208      	movs	r2, #8
 800294a:	431a      	orrs	r2, r3
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2190      	movs	r1, #144	; 0x90
 8002950:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002952:	23a4      	movs	r3, #164	; 0xa4
 8002954:	18fb      	adds	r3, r7, r3
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	2380      	movs	r3, #128	; 0x80
 800295a:	011b      	lsls	r3, r3, #4
 800295c:	4013      	ands	r3, r2
 800295e:	d013      	beq.n	8002988 <HAL_UART_IRQHandler+0x1a4>
 8002960:	23a0      	movs	r3, #160	; 0xa0
 8002962:	18fb      	adds	r3, r7, r3
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	2380      	movs	r3, #128	; 0x80
 8002968:	04db      	lsls	r3, r3, #19
 800296a:	4013      	ands	r3, r2
 800296c:	d00c      	beq.n	8002988 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	2280      	movs	r2, #128	; 0x80
 8002974:	0112      	lsls	r2, r2, #4
 8002976:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2290      	movs	r2, #144	; 0x90
 800297c:	589b      	ldr	r3, [r3, r2]
 800297e:	2220      	movs	r2, #32
 8002980:	431a      	orrs	r2, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2190      	movs	r1, #144	; 0x90
 8002986:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2290      	movs	r2, #144	; 0x90
 800298c:	589b      	ldr	r3, [r3, r2]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d100      	bne.n	8002994 <HAL_UART_IRQHandler+0x1b0>
 8002992:	e23d      	b.n	8002e10 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002994:	23a4      	movs	r3, #164	; 0xa4
 8002996:	18fb      	adds	r3, r7, r3
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2220      	movs	r2, #32
 800299c:	4013      	ands	r3, r2
 800299e:	d015      	beq.n	80029cc <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80029a0:	23a0      	movs	r3, #160	; 0xa0
 80029a2:	18fb      	adds	r3, r7, r3
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2220      	movs	r2, #32
 80029a8:	4013      	ands	r3, r2
 80029aa:	d106      	bne.n	80029ba <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80029ac:	239c      	movs	r3, #156	; 0x9c
 80029ae:	18fb      	adds	r3, r7, r3
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	2380      	movs	r3, #128	; 0x80
 80029b4:	055b      	lsls	r3, r3, #21
 80029b6:	4013      	ands	r3, r2
 80029b8:	d008      	beq.n	80029cc <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d004      	beq.n	80029cc <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	0010      	movs	r0, r2
 80029ca:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2290      	movs	r2, #144	; 0x90
 80029d0:	589b      	ldr	r3, [r3, r2]
 80029d2:	2194      	movs	r1, #148	; 0x94
 80029d4:	187a      	adds	r2, r7, r1
 80029d6:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	2240      	movs	r2, #64	; 0x40
 80029e0:	4013      	ands	r3, r2
 80029e2:	2b40      	cmp	r3, #64	; 0x40
 80029e4:	d004      	beq.n	80029f0 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80029e6:	187b      	adds	r3, r7, r1
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2228      	movs	r2, #40	; 0x28
 80029ec:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80029ee:	d04c      	beq.n	8002a8a <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	0018      	movs	r0, r3
 80029f4:	f000 ffaa 	bl	800394c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	2240      	movs	r2, #64	; 0x40
 8002a00:	4013      	ands	r3, r2
 8002a02:	2b40      	cmp	r3, #64	; 0x40
 8002a04:	d13c      	bne.n	8002a80 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a06:	f3ef 8310 	mrs	r3, PRIMASK
 8002a0a:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8002a0c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a0e:	2090      	movs	r0, #144	; 0x90
 8002a10:	183a      	adds	r2, r7, r0
 8002a12:	6013      	str	r3, [r2, #0]
 8002a14:	2301      	movs	r3, #1
 8002a16:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a1a:	f383 8810 	msr	PRIMASK, r3
}
 8002a1e:	46c0      	nop			; (mov r8, r8)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2140      	movs	r1, #64	; 0x40
 8002a2c:	438a      	bics	r2, r1
 8002a2e:	609a      	str	r2, [r3, #8]
 8002a30:	183b      	adds	r3, r7, r0
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a36:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a38:	f383 8810 	msr	PRIMASK, r3
}
 8002a3c:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2280      	movs	r2, #128	; 0x80
 8002a42:	589b      	ldr	r3, [r3, r2]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d016      	beq.n	8002a76 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2280      	movs	r2, #128	; 0x80
 8002a4c:	589b      	ldr	r3, [r3, r2]
 8002a4e:	4a17      	ldr	r2, [pc, #92]	; (8002aac <HAL_UART_IRQHandler+0x2c8>)
 8002a50:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2280      	movs	r2, #128	; 0x80
 8002a56:	589b      	ldr	r3, [r3, r2]
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f7fe fbdb 	bl	8001214 <HAL_DMA_Abort_IT>
 8002a5e:	1e03      	subs	r3, r0, #0
 8002a60:	d01c      	beq.n	8002a9c <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2280      	movs	r2, #128	; 0x80
 8002a66:	589b      	ldr	r3, [r3, r2]
 8002a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	2180      	movs	r1, #128	; 0x80
 8002a6e:	5852      	ldr	r2, [r2, r1]
 8002a70:	0010      	movs	r0, r2
 8002a72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a74:	e012      	b.n	8002a9c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	0018      	movs	r0, r3
 8002a7a:	f000 f9f1 	bl	8002e60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a7e:	e00d      	b.n	8002a9c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	0018      	movs	r0, r3
 8002a84:	f000 f9ec 	bl	8002e60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a88:	e008      	b.n	8002a9c <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	f000 f9e7 	bl	8002e60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2290      	movs	r2, #144	; 0x90
 8002a96:	2100      	movs	r1, #0
 8002a98:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002a9a:	e1b9      	b.n	8002e10 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a9c:	46c0      	nop			; (mov r8, r8)
    return;
 8002a9e:	e1b7      	b.n	8002e10 <HAL_UART_IRQHandler+0x62c>
 8002aa0:	0000080f 	.word	0x0000080f
 8002aa4:	10000001 	.word	0x10000001
 8002aa8:	04000120 	.word	0x04000120
 8002aac:	08003c11 	.word	0x08003c11

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d000      	beq.n	8002aba <HAL_UART_IRQHandler+0x2d6>
 8002ab8:	e13e      	b.n	8002d38 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002aba:	23a4      	movs	r3, #164	; 0xa4
 8002abc:	18fb      	adds	r3, r7, r3
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2210      	movs	r2, #16
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	d100      	bne.n	8002ac8 <HAL_UART_IRQHandler+0x2e4>
 8002ac6:	e137      	b.n	8002d38 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002ac8:	23a0      	movs	r3, #160	; 0xa0
 8002aca:	18fb      	adds	r3, r7, r3
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2210      	movs	r2, #16
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	d100      	bne.n	8002ad6 <HAL_UART_IRQHandler+0x2f2>
 8002ad4:	e130      	b.n	8002d38 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2210      	movs	r2, #16
 8002adc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	2240      	movs	r2, #64	; 0x40
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	2b40      	cmp	r3, #64	; 0x40
 8002aea:	d000      	beq.n	8002aee <HAL_UART_IRQHandler+0x30a>
 8002aec:	e0a4      	b.n	8002c38 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2280      	movs	r2, #128	; 0x80
 8002af2:	589b      	ldr	r3, [r3, r2]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	685a      	ldr	r2, [r3, #4]
 8002af8:	217e      	movs	r1, #126	; 0x7e
 8002afa:	187b      	adds	r3, r7, r1
 8002afc:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002afe:	187b      	adds	r3, r7, r1
 8002b00:	881b      	ldrh	r3, [r3, #0]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d100      	bne.n	8002b08 <HAL_UART_IRQHandler+0x324>
 8002b06:	e185      	b.n	8002e14 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	225c      	movs	r2, #92	; 0x5c
 8002b0c:	5a9b      	ldrh	r3, [r3, r2]
 8002b0e:	187a      	adds	r2, r7, r1
 8002b10:	8812      	ldrh	r2, [r2, #0]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d300      	bcc.n	8002b18 <HAL_UART_IRQHandler+0x334>
 8002b16:	e17d      	b.n	8002e14 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	187a      	adds	r2, r7, r1
 8002b1c:	215e      	movs	r1, #94	; 0x5e
 8002b1e:	8812      	ldrh	r2, [r2, #0]
 8002b20:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2280      	movs	r2, #128	; 0x80
 8002b26:	589b      	ldr	r3, [r3, r2]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2220      	movs	r2, #32
 8002b2e:	4013      	ands	r3, r2
 8002b30:	d170      	bne.n	8002c14 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b32:	f3ef 8310 	mrs	r3, PRIMASK
 8002b36:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b3a:	67bb      	str	r3, [r7, #120]	; 0x78
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b42:	f383 8810 	msr	PRIMASK, r3
}
 8002b46:	46c0      	nop			; (mov r8, r8)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	49b4      	ldr	r1, [pc, #720]	; (8002e24 <HAL_UART_IRQHandler+0x640>)
 8002b54:	400a      	ands	r2, r1
 8002b56:	601a      	str	r2, [r3, #0]
 8002b58:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b5a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b5e:	f383 8810 	msr	PRIMASK, r3
}
 8002b62:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b64:	f3ef 8310 	mrs	r3, PRIMASK
 8002b68:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002b6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b6c:	677b      	str	r3, [r7, #116]	; 0x74
 8002b6e:	2301      	movs	r3, #1
 8002b70:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b74:	f383 8810 	msr	PRIMASK, r3
}
 8002b78:	46c0      	nop			; (mov r8, r8)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2101      	movs	r1, #1
 8002b86:	438a      	bics	r2, r1
 8002b88:	609a      	str	r2, [r3, #8]
 8002b8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b8c:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b90:	f383 8810 	msr	PRIMASK, r3
}
 8002b94:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b96:	f3ef 8310 	mrs	r3, PRIMASK
 8002b9a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002b9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b9e:	673b      	str	r3, [r7, #112]	; 0x70
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ba4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ba6:	f383 8810 	msr	PRIMASK, r3
}
 8002baa:	46c0      	nop			; (mov r8, r8)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	689a      	ldr	r2, [r3, #8]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2140      	movs	r1, #64	; 0x40
 8002bb8:	438a      	bics	r2, r1
 8002bba:	609a      	str	r2, [r3, #8]
 8002bbc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bbe:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002bc2:	f383 8810 	msr	PRIMASK, r3
}
 8002bc6:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	228c      	movs	r2, #140	; 0x8c
 8002bcc:	2120      	movs	r1, #32
 8002bce:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bd6:	f3ef 8310 	mrs	r3, PRIMASK
 8002bda:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002bdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bde:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002be0:	2301      	movs	r3, #1
 8002be2:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002be4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002be6:	f383 8810 	msr	PRIMASK, r3
}
 8002bea:	46c0      	nop			; (mov r8, r8)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2110      	movs	r1, #16
 8002bf8:	438a      	bics	r2, r1
 8002bfa:	601a      	str	r2, [r3, #0]
 8002bfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bfe:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c02:	f383 8810 	msr	PRIMASK, r3
}
 8002c06:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2280      	movs	r2, #128	; 0x80
 8002c0c:	589b      	ldr	r3, [r3, r2]
 8002c0e:	0018      	movs	r0, r3
 8002c10:	f7fe fa9e 	bl	8001150 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2202      	movs	r2, #2
 8002c18:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	225c      	movs	r2, #92	; 0x5c
 8002c1e:	5a9a      	ldrh	r2, [r3, r2]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	215e      	movs	r1, #94	; 0x5e
 8002c24:	5a5b      	ldrh	r3, [r3, r1]
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	0011      	movs	r1, r2
 8002c30:	0018      	movs	r0, r3
 8002c32:	f7fd fed7 	bl	80009e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002c36:	e0ed      	b.n	8002e14 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	225c      	movs	r2, #92	; 0x5c
 8002c3c:	5a99      	ldrh	r1, [r3, r2]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	225e      	movs	r2, #94	; 0x5e
 8002c42:	5a9b      	ldrh	r3, [r3, r2]
 8002c44:	b29a      	uxth	r2, r3
 8002c46:	208e      	movs	r0, #142	; 0x8e
 8002c48:	183b      	adds	r3, r7, r0
 8002c4a:	1a8a      	subs	r2, r1, r2
 8002c4c:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	225e      	movs	r2, #94	; 0x5e
 8002c52:	5a9b      	ldrh	r3, [r3, r2]
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d100      	bne.n	8002c5c <HAL_UART_IRQHandler+0x478>
 8002c5a:	e0dd      	b.n	8002e18 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8002c5c:	183b      	adds	r3, r7, r0
 8002c5e:	881b      	ldrh	r3, [r3, #0]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d100      	bne.n	8002c66 <HAL_UART_IRQHandler+0x482>
 8002c64:	e0d8      	b.n	8002e18 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c66:	f3ef 8310 	mrs	r3, PRIMASK
 8002c6a:	60fb      	str	r3, [r7, #12]
  return(result);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002c6e:	2488      	movs	r4, #136	; 0x88
 8002c70:	193a      	adds	r2, r7, r4
 8002c72:	6013      	str	r3, [r2, #0]
 8002c74:	2301      	movs	r3, #1
 8002c76:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	f383 8810 	msr	PRIMASK, r3
}
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4967      	ldr	r1, [pc, #412]	; (8002e28 <HAL_UART_IRQHandler+0x644>)
 8002c8c:	400a      	ands	r2, r1
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	193b      	adds	r3, r7, r4
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	f383 8810 	msr	PRIMASK, r3
}
 8002c9c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c9e:	f3ef 8310 	mrs	r3, PRIMASK
 8002ca2:	61bb      	str	r3, [r7, #24]
  return(result);
 8002ca4:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002ca6:	2484      	movs	r4, #132	; 0x84
 8002ca8:	193a      	adds	r2, r7, r4
 8002caa:	6013      	str	r3, [r2, #0]
 8002cac:	2301      	movs	r3, #1
 8002cae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	f383 8810 	msr	PRIMASK, r3
}
 8002cb6:	46c0      	nop			; (mov r8, r8)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	689a      	ldr	r2, [r3, #8]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	495a      	ldr	r1, [pc, #360]	; (8002e2c <HAL_UART_IRQHandler+0x648>)
 8002cc4:	400a      	ands	r2, r1
 8002cc6:	609a      	str	r2, [r3, #8]
 8002cc8:	193b      	adds	r3, r7, r4
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cce:	6a3b      	ldr	r3, [r7, #32]
 8002cd0:	f383 8810 	msr	PRIMASK, r3
}
 8002cd4:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	228c      	movs	r2, #140	; 0x8c
 8002cda:	2120      	movs	r1, #32
 8002cdc:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cea:	f3ef 8310 	mrs	r3, PRIMASK
 8002cee:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cf2:	2480      	movs	r4, #128	; 0x80
 8002cf4:	193a      	adds	r2, r7, r4
 8002cf6:	6013      	str	r3, [r2, #0]
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cfe:	f383 8810 	msr	PRIMASK, r3
}
 8002d02:	46c0      	nop			; (mov r8, r8)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2110      	movs	r1, #16
 8002d10:	438a      	bics	r2, r1
 8002d12:	601a      	str	r2, [r3, #0]
 8002d14:	193b      	adds	r3, r7, r4
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d1c:	f383 8810 	msr	PRIMASK, r3
}
 8002d20:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2202      	movs	r2, #2
 8002d26:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d28:	183b      	adds	r3, r7, r0
 8002d2a:	881a      	ldrh	r2, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	0011      	movs	r1, r2
 8002d30:	0018      	movs	r0, r3
 8002d32:	f7fd fe57 	bl	80009e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002d36:	e06f      	b.n	8002e18 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002d38:	23a4      	movs	r3, #164	; 0xa4
 8002d3a:	18fb      	adds	r3, r7, r3
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	2380      	movs	r3, #128	; 0x80
 8002d40:	035b      	lsls	r3, r3, #13
 8002d42:	4013      	ands	r3, r2
 8002d44:	d010      	beq.n	8002d68 <HAL_UART_IRQHandler+0x584>
 8002d46:	239c      	movs	r3, #156	; 0x9c
 8002d48:	18fb      	adds	r3, r7, r3
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	2380      	movs	r3, #128	; 0x80
 8002d4e:	03db      	lsls	r3, r3, #15
 8002d50:	4013      	ands	r3, r2
 8002d52:	d009      	beq.n	8002d68 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2280      	movs	r2, #128	; 0x80
 8002d5a:	0352      	lsls	r2, r2, #13
 8002d5c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	0018      	movs	r0, r3
 8002d62:	f000 ff98 	bl	8003c96 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002d66:	e05a      	b.n	8002e1e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8002d68:	23a4      	movs	r3, #164	; 0xa4
 8002d6a:	18fb      	adds	r3, r7, r3
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2280      	movs	r2, #128	; 0x80
 8002d70:	4013      	ands	r3, r2
 8002d72:	d016      	beq.n	8002da2 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8002d74:	23a0      	movs	r3, #160	; 0xa0
 8002d76:	18fb      	adds	r3, r7, r3
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2280      	movs	r2, #128	; 0x80
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	d106      	bne.n	8002d8e <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002d80:	239c      	movs	r3, #156	; 0x9c
 8002d82:	18fb      	adds	r3, r7, r3
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	2380      	movs	r3, #128	; 0x80
 8002d88:	041b      	lsls	r3, r3, #16
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	d009      	beq.n	8002da2 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d042      	beq.n	8002e1c <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	0010      	movs	r0, r2
 8002d9e:	4798      	blx	r3
    }
    return;
 8002da0:	e03c      	b.n	8002e1c <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002da2:	23a4      	movs	r3, #164	; 0xa4
 8002da4:	18fb      	adds	r3, r7, r3
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2240      	movs	r2, #64	; 0x40
 8002daa:	4013      	ands	r3, r2
 8002dac:	d00a      	beq.n	8002dc4 <HAL_UART_IRQHandler+0x5e0>
 8002dae:	23a0      	movs	r3, #160	; 0xa0
 8002db0:	18fb      	adds	r3, r7, r3
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2240      	movs	r2, #64	; 0x40
 8002db6:	4013      	ands	r3, r2
 8002db8:	d004      	beq.n	8002dc4 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	0018      	movs	r0, r3
 8002dbe:	f000 ff3e 	bl	8003c3e <UART_EndTransmit_IT>
    return;
 8002dc2:	e02c      	b.n	8002e1e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8002dc4:	23a4      	movs	r3, #164	; 0xa4
 8002dc6:	18fb      	adds	r3, r7, r3
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	2380      	movs	r3, #128	; 0x80
 8002dcc:	041b      	lsls	r3, r3, #16
 8002dce:	4013      	ands	r3, r2
 8002dd0:	d00b      	beq.n	8002dea <HAL_UART_IRQHandler+0x606>
 8002dd2:	23a0      	movs	r3, #160	; 0xa0
 8002dd4:	18fb      	adds	r3, r7, r3
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	2380      	movs	r3, #128	; 0x80
 8002dda:	05db      	lsls	r3, r3, #23
 8002ddc:	4013      	ands	r3, r2
 8002dde:	d004      	beq.n	8002dea <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	0018      	movs	r0, r3
 8002de4:	f000 ff67 	bl	8003cb6 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002de8:	e019      	b.n	8002e1e <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8002dea:	23a4      	movs	r3, #164	; 0xa4
 8002dec:	18fb      	adds	r3, r7, r3
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	2380      	movs	r3, #128	; 0x80
 8002df2:	045b      	lsls	r3, r3, #17
 8002df4:	4013      	ands	r3, r2
 8002df6:	d012      	beq.n	8002e1e <HAL_UART_IRQHandler+0x63a>
 8002df8:	23a0      	movs	r3, #160	; 0xa0
 8002dfa:	18fb      	adds	r3, r7, r3
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	da0d      	bge.n	8002e1e <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	0018      	movs	r0, r3
 8002e06:	f000 ff4e 	bl	8003ca6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002e0a:	e008      	b.n	8002e1e <HAL_UART_IRQHandler+0x63a>
      return;
 8002e0c:	46c0      	nop			; (mov r8, r8)
 8002e0e:	e006      	b.n	8002e1e <HAL_UART_IRQHandler+0x63a>
    return;
 8002e10:	46c0      	nop			; (mov r8, r8)
 8002e12:	e004      	b.n	8002e1e <HAL_UART_IRQHandler+0x63a>
      return;
 8002e14:	46c0      	nop			; (mov r8, r8)
 8002e16:	e002      	b.n	8002e1e <HAL_UART_IRQHandler+0x63a>
      return;
 8002e18:	46c0      	nop			; (mov r8, r8)
 8002e1a:	e000      	b.n	8002e1e <HAL_UART_IRQHandler+0x63a>
    return;
 8002e1c:	46c0      	nop			; (mov r8, r8)
  }
}
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	b02a      	add	sp, #168	; 0xa8
 8002e22:	bdb0      	pop	{r4, r5, r7, pc}
 8002e24:	fffffeff 	.word	0xfffffeff
 8002e28:	fffffedf 	.word	0xfffffedf
 8002e2c:	effffffe 	.word	0xeffffffe

08002e30 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002e38:	46c0      	nop			; (mov r8, r8)
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	b002      	add	sp, #8
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8002e48:	46c0      	nop			; (mov r8, r8)
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	b002      	add	sp, #8
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8002e58:	46c0      	nop			; (mov r8, r8)
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	b002      	add	sp, #8
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002e68:	46c0      	nop			; (mov r8, r8)
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	b002      	add	sp, #8
 8002e6e:	bd80      	pop	{r7, pc}

08002e70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e70:	b5b0      	push	{r4, r5, r7, lr}
 8002e72:	b090      	sub	sp, #64	; 0x40
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002e78:	231a      	movs	r3, #26
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	189b      	adds	r3, r3, r2
 8002e7e:	19db      	adds	r3, r3, r7
 8002e80:	2200      	movs	r2, #0
 8002e82:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8a:	691b      	ldr	r3, [r3, #16]
 8002e8c:	431a      	orrs	r2, r3
 8002e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	431a      	orrs	r2, r3
 8002e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e96:	69db      	ldr	r3, [r3, #28]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4aaf      	ldr	r2, [pc, #700]	; (8003160 <UART_SetConfig+0x2f0>)
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	0019      	movs	r1, r3
 8002ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002eae:	430b      	orrs	r3, r1
 8002eb0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	4aaa      	ldr	r2, [pc, #680]	; (8003164 <UART_SetConfig+0x2f4>)
 8002eba:	4013      	ands	r3, r2
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec0:	68d9      	ldr	r1, [r3, #12]
 8002ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	0003      	movs	r3, r0
 8002ec8:	430b      	orrs	r3, r1
 8002eca:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4aa4      	ldr	r2, [pc, #656]	; (8003168 <UART_SetConfig+0x2f8>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d004      	beq.n	8002ee6 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ede:	6a1b      	ldr	r3, [r3, #32]
 8002ee0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	4a9f      	ldr	r2, [pc, #636]	; (800316c <UART_SetConfig+0x2fc>)
 8002eee:	4013      	ands	r3, r2
 8002ef0:	0019      	movs	r1, r3
 8002ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ef8:	430b      	orrs	r3, r1
 8002efa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f02:	220f      	movs	r2, #15
 8002f04:	4393      	bics	r3, r2
 8002f06:	0018      	movs	r0, r3
 8002f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	0003      	movs	r3, r0
 8002f12:	430b      	orrs	r3, r1
 8002f14:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a95      	ldr	r2, [pc, #596]	; (8003170 <UART_SetConfig+0x300>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d131      	bne.n	8002f84 <UART_SetConfig+0x114>
 8002f20:	4b94      	ldr	r3, [pc, #592]	; (8003174 <UART_SetConfig+0x304>)
 8002f22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f24:	2203      	movs	r2, #3
 8002f26:	4013      	ands	r3, r2
 8002f28:	2b03      	cmp	r3, #3
 8002f2a:	d01d      	beq.n	8002f68 <UART_SetConfig+0xf8>
 8002f2c:	d823      	bhi.n	8002f76 <UART_SetConfig+0x106>
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d00c      	beq.n	8002f4c <UART_SetConfig+0xdc>
 8002f32:	d820      	bhi.n	8002f76 <UART_SetConfig+0x106>
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d002      	beq.n	8002f3e <UART_SetConfig+0xce>
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d00e      	beq.n	8002f5a <UART_SetConfig+0xea>
 8002f3c:	e01b      	b.n	8002f76 <UART_SetConfig+0x106>
 8002f3e:	231b      	movs	r3, #27
 8002f40:	2220      	movs	r2, #32
 8002f42:	189b      	adds	r3, r3, r2
 8002f44:	19db      	adds	r3, r3, r7
 8002f46:	2200      	movs	r2, #0
 8002f48:	701a      	strb	r2, [r3, #0]
 8002f4a:	e0b4      	b.n	80030b6 <UART_SetConfig+0x246>
 8002f4c:	231b      	movs	r3, #27
 8002f4e:	2220      	movs	r2, #32
 8002f50:	189b      	adds	r3, r3, r2
 8002f52:	19db      	adds	r3, r3, r7
 8002f54:	2202      	movs	r2, #2
 8002f56:	701a      	strb	r2, [r3, #0]
 8002f58:	e0ad      	b.n	80030b6 <UART_SetConfig+0x246>
 8002f5a:	231b      	movs	r3, #27
 8002f5c:	2220      	movs	r2, #32
 8002f5e:	189b      	adds	r3, r3, r2
 8002f60:	19db      	adds	r3, r3, r7
 8002f62:	2204      	movs	r2, #4
 8002f64:	701a      	strb	r2, [r3, #0]
 8002f66:	e0a6      	b.n	80030b6 <UART_SetConfig+0x246>
 8002f68:	231b      	movs	r3, #27
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	189b      	adds	r3, r3, r2
 8002f6e:	19db      	adds	r3, r3, r7
 8002f70:	2208      	movs	r2, #8
 8002f72:	701a      	strb	r2, [r3, #0]
 8002f74:	e09f      	b.n	80030b6 <UART_SetConfig+0x246>
 8002f76:	231b      	movs	r3, #27
 8002f78:	2220      	movs	r2, #32
 8002f7a:	189b      	adds	r3, r3, r2
 8002f7c:	19db      	adds	r3, r3, r7
 8002f7e:	2210      	movs	r2, #16
 8002f80:	701a      	strb	r2, [r3, #0]
 8002f82:	e098      	b.n	80030b6 <UART_SetConfig+0x246>
 8002f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a7b      	ldr	r2, [pc, #492]	; (8003178 <UART_SetConfig+0x308>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d131      	bne.n	8002ff2 <UART_SetConfig+0x182>
 8002f8e:	4b79      	ldr	r3, [pc, #484]	; (8003174 <UART_SetConfig+0x304>)
 8002f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f92:	220c      	movs	r2, #12
 8002f94:	4013      	ands	r3, r2
 8002f96:	2b0c      	cmp	r3, #12
 8002f98:	d01d      	beq.n	8002fd6 <UART_SetConfig+0x166>
 8002f9a:	d823      	bhi.n	8002fe4 <UART_SetConfig+0x174>
 8002f9c:	2b08      	cmp	r3, #8
 8002f9e:	d00c      	beq.n	8002fba <UART_SetConfig+0x14a>
 8002fa0:	d820      	bhi.n	8002fe4 <UART_SetConfig+0x174>
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d002      	beq.n	8002fac <UART_SetConfig+0x13c>
 8002fa6:	2b04      	cmp	r3, #4
 8002fa8:	d00e      	beq.n	8002fc8 <UART_SetConfig+0x158>
 8002faa:	e01b      	b.n	8002fe4 <UART_SetConfig+0x174>
 8002fac:	231b      	movs	r3, #27
 8002fae:	2220      	movs	r2, #32
 8002fb0:	189b      	adds	r3, r3, r2
 8002fb2:	19db      	adds	r3, r3, r7
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	701a      	strb	r2, [r3, #0]
 8002fb8:	e07d      	b.n	80030b6 <UART_SetConfig+0x246>
 8002fba:	231b      	movs	r3, #27
 8002fbc:	2220      	movs	r2, #32
 8002fbe:	189b      	adds	r3, r3, r2
 8002fc0:	19db      	adds	r3, r3, r7
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	701a      	strb	r2, [r3, #0]
 8002fc6:	e076      	b.n	80030b6 <UART_SetConfig+0x246>
 8002fc8:	231b      	movs	r3, #27
 8002fca:	2220      	movs	r2, #32
 8002fcc:	189b      	adds	r3, r3, r2
 8002fce:	19db      	adds	r3, r3, r7
 8002fd0:	2204      	movs	r2, #4
 8002fd2:	701a      	strb	r2, [r3, #0]
 8002fd4:	e06f      	b.n	80030b6 <UART_SetConfig+0x246>
 8002fd6:	231b      	movs	r3, #27
 8002fd8:	2220      	movs	r2, #32
 8002fda:	189b      	adds	r3, r3, r2
 8002fdc:	19db      	adds	r3, r3, r7
 8002fde:	2208      	movs	r2, #8
 8002fe0:	701a      	strb	r2, [r3, #0]
 8002fe2:	e068      	b.n	80030b6 <UART_SetConfig+0x246>
 8002fe4:	231b      	movs	r3, #27
 8002fe6:	2220      	movs	r2, #32
 8002fe8:	189b      	adds	r3, r3, r2
 8002fea:	19db      	adds	r3, r3, r7
 8002fec:	2210      	movs	r2, #16
 8002fee:	701a      	strb	r2, [r3, #0]
 8002ff0:	e061      	b.n	80030b6 <UART_SetConfig+0x246>
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a61      	ldr	r2, [pc, #388]	; (800317c <UART_SetConfig+0x30c>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d106      	bne.n	800300a <UART_SetConfig+0x19a>
 8002ffc:	231b      	movs	r3, #27
 8002ffe:	2220      	movs	r2, #32
 8003000:	189b      	adds	r3, r3, r2
 8003002:	19db      	adds	r3, r3, r7
 8003004:	2200      	movs	r2, #0
 8003006:	701a      	strb	r2, [r3, #0]
 8003008:	e055      	b.n	80030b6 <UART_SetConfig+0x246>
 800300a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a5c      	ldr	r2, [pc, #368]	; (8003180 <UART_SetConfig+0x310>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d106      	bne.n	8003022 <UART_SetConfig+0x1b2>
 8003014:	231b      	movs	r3, #27
 8003016:	2220      	movs	r2, #32
 8003018:	189b      	adds	r3, r3, r2
 800301a:	19db      	adds	r3, r3, r7
 800301c:	2200      	movs	r2, #0
 800301e:	701a      	strb	r2, [r3, #0]
 8003020:	e049      	b.n	80030b6 <UART_SetConfig+0x246>
 8003022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a50      	ldr	r2, [pc, #320]	; (8003168 <UART_SetConfig+0x2f8>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d13e      	bne.n	80030aa <UART_SetConfig+0x23a>
 800302c:	4b51      	ldr	r3, [pc, #324]	; (8003174 <UART_SetConfig+0x304>)
 800302e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003030:	23c0      	movs	r3, #192	; 0xc0
 8003032:	011b      	lsls	r3, r3, #4
 8003034:	4013      	ands	r3, r2
 8003036:	22c0      	movs	r2, #192	; 0xc0
 8003038:	0112      	lsls	r2, r2, #4
 800303a:	4293      	cmp	r3, r2
 800303c:	d027      	beq.n	800308e <UART_SetConfig+0x21e>
 800303e:	22c0      	movs	r2, #192	; 0xc0
 8003040:	0112      	lsls	r2, r2, #4
 8003042:	4293      	cmp	r3, r2
 8003044:	d82a      	bhi.n	800309c <UART_SetConfig+0x22c>
 8003046:	2280      	movs	r2, #128	; 0x80
 8003048:	0112      	lsls	r2, r2, #4
 800304a:	4293      	cmp	r3, r2
 800304c:	d011      	beq.n	8003072 <UART_SetConfig+0x202>
 800304e:	2280      	movs	r2, #128	; 0x80
 8003050:	0112      	lsls	r2, r2, #4
 8003052:	4293      	cmp	r3, r2
 8003054:	d822      	bhi.n	800309c <UART_SetConfig+0x22c>
 8003056:	2b00      	cmp	r3, #0
 8003058:	d004      	beq.n	8003064 <UART_SetConfig+0x1f4>
 800305a:	2280      	movs	r2, #128	; 0x80
 800305c:	00d2      	lsls	r2, r2, #3
 800305e:	4293      	cmp	r3, r2
 8003060:	d00e      	beq.n	8003080 <UART_SetConfig+0x210>
 8003062:	e01b      	b.n	800309c <UART_SetConfig+0x22c>
 8003064:	231b      	movs	r3, #27
 8003066:	2220      	movs	r2, #32
 8003068:	189b      	adds	r3, r3, r2
 800306a:	19db      	adds	r3, r3, r7
 800306c:	2200      	movs	r2, #0
 800306e:	701a      	strb	r2, [r3, #0]
 8003070:	e021      	b.n	80030b6 <UART_SetConfig+0x246>
 8003072:	231b      	movs	r3, #27
 8003074:	2220      	movs	r2, #32
 8003076:	189b      	adds	r3, r3, r2
 8003078:	19db      	adds	r3, r3, r7
 800307a:	2202      	movs	r2, #2
 800307c:	701a      	strb	r2, [r3, #0]
 800307e:	e01a      	b.n	80030b6 <UART_SetConfig+0x246>
 8003080:	231b      	movs	r3, #27
 8003082:	2220      	movs	r2, #32
 8003084:	189b      	adds	r3, r3, r2
 8003086:	19db      	adds	r3, r3, r7
 8003088:	2204      	movs	r2, #4
 800308a:	701a      	strb	r2, [r3, #0]
 800308c:	e013      	b.n	80030b6 <UART_SetConfig+0x246>
 800308e:	231b      	movs	r3, #27
 8003090:	2220      	movs	r2, #32
 8003092:	189b      	adds	r3, r3, r2
 8003094:	19db      	adds	r3, r3, r7
 8003096:	2208      	movs	r2, #8
 8003098:	701a      	strb	r2, [r3, #0]
 800309a:	e00c      	b.n	80030b6 <UART_SetConfig+0x246>
 800309c:	231b      	movs	r3, #27
 800309e:	2220      	movs	r2, #32
 80030a0:	189b      	adds	r3, r3, r2
 80030a2:	19db      	adds	r3, r3, r7
 80030a4:	2210      	movs	r2, #16
 80030a6:	701a      	strb	r2, [r3, #0]
 80030a8:	e005      	b.n	80030b6 <UART_SetConfig+0x246>
 80030aa:	231b      	movs	r3, #27
 80030ac:	2220      	movs	r2, #32
 80030ae:	189b      	adds	r3, r3, r2
 80030b0:	19db      	adds	r3, r3, r7
 80030b2:	2210      	movs	r2, #16
 80030b4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80030b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a2b      	ldr	r2, [pc, #172]	; (8003168 <UART_SetConfig+0x2f8>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d000      	beq.n	80030c2 <UART_SetConfig+0x252>
 80030c0:	e0a9      	b.n	8003216 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80030c2:	231b      	movs	r3, #27
 80030c4:	2220      	movs	r2, #32
 80030c6:	189b      	adds	r3, r3, r2
 80030c8:	19db      	adds	r3, r3, r7
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	2b08      	cmp	r3, #8
 80030ce:	d015      	beq.n	80030fc <UART_SetConfig+0x28c>
 80030d0:	dc18      	bgt.n	8003104 <UART_SetConfig+0x294>
 80030d2:	2b04      	cmp	r3, #4
 80030d4:	d00d      	beq.n	80030f2 <UART_SetConfig+0x282>
 80030d6:	dc15      	bgt.n	8003104 <UART_SetConfig+0x294>
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d002      	beq.n	80030e2 <UART_SetConfig+0x272>
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d005      	beq.n	80030ec <UART_SetConfig+0x27c>
 80030e0:	e010      	b.n	8003104 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030e2:	f7ff f8bf 	bl	8002264 <HAL_RCC_GetPCLK1Freq>
 80030e6:	0003      	movs	r3, r0
 80030e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80030ea:	e014      	b.n	8003116 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80030ec:	4b25      	ldr	r3, [pc, #148]	; (8003184 <UART_SetConfig+0x314>)
 80030ee:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80030f0:	e011      	b.n	8003116 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80030f2:	f7ff f82b 	bl	800214c <HAL_RCC_GetSysClockFreq>
 80030f6:	0003      	movs	r3, r0
 80030f8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80030fa:	e00c      	b.n	8003116 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030fc:	2380      	movs	r3, #128	; 0x80
 80030fe:	021b      	lsls	r3, r3, #8
 8003100:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003102:	e008      	b.n	8003116 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8003104:	2300      	movs	r3, #0
 8003106:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003108:	231a      	movs	r3, #26
 800310a:	2220      	movs	r2, #32
 800310c:	189b      	adds	r3, r3, r2
 800310e:	19db      	adds	r3, r3, r7
 8003110:	2201      	movs	r2, #1
 8003112:	701a      	strb	r2, [r3, #0]
        break;
 8003114:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003116:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003118:	2b00      	cmp	r3, #0
 800311a:	d100      	bne.n	800311e <UART_SetConfig+0x2ae>
 800311c:	e14b      	b.n	80033b6 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800311e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003120:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003122:	4b19      	ldr	r3, [pc, #100]	; (8003188 <UART_SetConfig+0x318>)
 8003124:	0052      	lsls	r2, r2, #1
 8003126:	5ad3      	ldrh	r3, [r2, r3]
 8003128:	0019      	movs	r1, r3
 800312a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800312c:	f7fc fff2 	bl	8000114 <__udivsi3>
 8003130:	0003      	movs	r3, r0
 8003132:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003136:	685a      	ldr	r2, [r3, #4]
 8003138:	0013      	movs	r3, r2
 800313a:	005b      	lsls	r3, r3, #1
 800313c:	189b      	adds	r3, r3, r2
 800313e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003140:	429a      	cmp	r2, r3
 8003142:	d305      	bcc.n	8003150 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800314a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800314c:	429a      	cmp	r2, r3
 800314e:	d91d      	bls.n	800318c <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003150:	231a      	movs	r3, #26
 8003152:	2220      	movs	r2, #32
 8003154:	189b      	adds	r3, r3, r2
 8003156:	19db      	adds	r3, r3, r7
 8003158:	2201      	movs	r2, #1
 800315a:	701a      	strb	r2, [r3, #0]
 800315c:	e12b      	b.n	80033b6 <UART_SetConfig+0x546>
 800315e:	46c0      	nop			; (mov r8, r8)
 8003160:	cfff69f3 	.word	0xcfff69f3
 8003164:	ffffcfff 	.word	0xffffcfff
 8003168:	40008000 	.word	0x40008000
 800316c:	11fff4ff 	.word	0x11fff4ff
 8003170:	40013800 	.word	0x40013800
 8003174:	40021000 	.word	0x40021000
 8003178:	40004400 	.word	0x40004400
 800317c:	40004800 	.word	0x40004800
 8003180:	40004c00 	.word	0x40004c00
 8003184:	00f42400 	.word	0x00f42400
 8003188:	080040d0 	.word	0x080040d0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800318c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800318e:	61bb      	str	r3, [r7, #24]
 8003190:	2300      	movs	r3, #0
 8003192:	61fb      	str	r3, [r7, #28]
 8003194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003196:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003198:	4b92      	ldr	r3, [pc, #584]	; (80033e4 <UART_SetConfig+0x574>)
 800319a:	0052      	lsls	r2, r2, #1
 800319c:	5ad3      	ldrh	r3, [r2, r3]
 800319e:	613b      	str	r3, [r7, #16]
 80031a0:	2300      	movs	r3, #0
 80031a2:	617b      	str	r3, [r7, #20]
 80031a4:	693a      	ldr	r2, [r7, #16]
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	69b8      	ldr	r0, [r7, #24]
 80031aa:	69f9      	ldr	r1, [r7, #28]
 80031ac:	f7fd f928 	bl	8000400 <__aeabi_uldivmod>
 80031b0:	0002      	movs	r2, r0
 80031b2:	000b      	movs	r3, r1
 80031b4:	0e11      	lsrs	r1, r2, #24
 80031b6:	021d      	lsls	r5, r3, #8
 80031b8:	430d      	orrs	r5, r1
 80031ba:	0214      	lsls	r4, r2, #8
 80031bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	085b      	lsrs	r3, r3, #1
 80031c2:	60bb      	str	r3, [r7, #8]
 80031c4:	2300      	movs	r3, #0
 80031c6:	60fb      	str	r3, [r7, #12]
 80031c8:	68b8      	ldr	r0, [r7, #8]
 80031ca:	68f9      	ldr	r1, [r7, #12]
 80031cc:	1900      	adds	r0, r0, r4
 80031ce:	4169      	adcs	r1, r5
 80031d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	603b      	str	r3, [r7, #0]
 80031d6:	2300      	movs	r3, #0
 80031d8:	607b      	str	r3, [r7, #4]
 80031da:	683a      	ldr	r2, [r7, #0]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f7fd f90f 	bl	8000400 <__aeabi_uldivmod>
 80031e2:	0002      	movs	r2, r0
 80031e4:	000b      	movs	r3, r1
 80031e6:	0013      	movs	r3, r2
 80031e8:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80031ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80031ec:	23c0      	movs	r3, #192	; 0xc0
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d309      	bcc.n	8003208 <UART_SetConfig+0x398>
 80031f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80031f6:	2380      	movs	r3, #128	; 0x80
 80031f8:	035b      	lsls	r3, r3, #13
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d204      	bcs.n	8003208 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80031fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003204:	60da      	str	r2, [r3, #12]
 8003206:	e0d6      	b.n	80033b6 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003208:	231a      	movs	r3, #26
 800320a:	2220      	movs	r2, #32
 800320c:	189b      	adds	r3, r3, r2
 800320e:	19db      	adds	r3, r3, r7
 8003210:	2201      	movs	r2, #1
 8003212:	701a      	strb	r2, [r3, #0]
 8003214:	e0cf      	b.n	80033b6 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003218:	69da      	ldr	r2, [r3, #28]
 800321a:	2380      	movs	r3, #128	; 0x80
 800321c:	021b      	lsls	r3, r3, #8
 800321e:	429a      	cmp	r2, r3
 8003220:	d000      	beq.n	8003224 <UART_SetConfig+0x3b4>
 8003222:	e070      	b.n	8003306 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003224:	231b      	movs	r3, #27
 8003226:	2220      	movs	r2, #32
 8003228:	189b      	adds	r3, r3, r2
 800322a:	19db      	adds	r3, r3, r7
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	2b08      	cmp	r3, #8
 8003230:	d015      	beq.n	800325e <UART_SetConfig+0x3ee>
 8003232:	dc18      	bgt.n	8003266 <UART_SetConfig+0x3f6>
 8003234:	2b04      	cmp	r3, #4
 8003236:	d00d      	beq.n	8003254 <UART_SetConfig+0x3e4>
 8003238:	dc15      	bgt.n	8003266 <UART_SetConfig+0x3f6>
 800323a:	2b00      	cmp	r3, #0
 800323c:	d002      	beq.n	8003244 <UART_SetConfig+0x3d4>
 800323e:	2b02      	cmp	r3, #2
 8003240:	d005      	beq.n	800324e <UART_SetConfig+0x3de>
 8003242:	e010      	b.n	8003266 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003244:	f7ff f80e 	bl	8002264 <HAL_RCC_GetPCLK1Freq>
 8003248:	0003      	movs	r3, r0
 800324a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800324c:	e014      	b.n	8003278 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800324e:	4b66      	ldr	r3, [pc, #408]	; (80033e8 <UART_SetConfig+0x578>)
 8003250:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003252:	e011      	b.n	8003278 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003254:	f7fe ff7a 	bl	800214c <HAL_RCC_GetSysClockFreq>
 8003258:	0003      	movs	r3, r0
 800325a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800325c:	e00c      	b.n	8003278 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800325e:	2380      	movs	r3, #128	; 0x80
 8003260:	021b      	lsls	r3, r3, #8
 8003262:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003264:	e008      	b.n	8003278 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003266:	2300      	movs	r3, #0
 8003268:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800326a:	231a      	movs	r3, #26
 800326c:	2220      	movs	r2, #32
 800326e:	189b      	adds	r3, r3, r2
 8003270:	19db      	adds	r3, r3, r7
 8003272:	2201      	movs	r2, #1
 8003274:	701a      	strb	r2, [r3, #0]
        break;
 8003276:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800327a:	2b00      	cmp	r3, #0
 800327c:	d100      	bne.n	8003280 <UART_SetConfig+0x410>
 800327e:	e09a      	b.n	80033b6 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003282:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003284:	4b57      	ldr	r3, [pc, #348]	; (80033e4 <UART_SetConfig+0x574>)
 8003286:	0052      	lsls	r2, r2, #1
 8003288:	5ad3      	ldrh	r3, [r2, r3]
 800328a:	0019      	movs	r1, r3
 800328c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800328e:	f7fc ff41 	bl	8000114 <__udivsi3>
 8003292:	0003      	movs	r3, r0
 8003294:	005a      	lsls	r2, r3, #1
 8003296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	085b      	lsrs	r3, r3, #1
 800329c:	18d2      	adds	r2, r2, r3
 800329e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	0019      	movs	r1, r3
 80032a4:	0010      	movs	r0, r2
 80032a6:	f7fc ff35 	bl	8000114 <__udivsi3>
 80032aa:	0003      	movs	r3, r0
 80032ac:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032b0:	2b0f      	cmp	r3, #15
 80032b2:	d921      	bls.n	80032f8 <UART_SetConfig+0x488>
 80032b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032b6:	2380      	movs	r3, #128	; 0x80
 80032b8:	025b      	lsls	r3, r3, #9
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d21c      	bcs.n	80032f8 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	200e      	movs	r0, #14
 80032c4:	2420      	movs	r4, #32
 80032c6:	1903      	adds	r3, r0, r4
 80032c8:	19db      	adds	r3, r3, r7
 80032ca:	210f      	movs	r1, #15
 80032cc:	438a      	bics	r2, r1
 80032ce:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d2:	085b      	lsrs	r3, r3, #1
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	2207      	movs	r2, #7
 80032d8:	4013      	ands	r3, r2
 80032da:	b299      	uxth	r1, r3
 80032dc:	1903      	adds	r3, r0, r4
 80032de:	19db      	adds	r3, r3, r7
 80032e0:	1902      	adds	r2, r0, r4
 80032e2:	19d2      	adds	r2, r2, r7
 80032e4:	8812      	ldrh	r2, [r2, #0]
 80032e6:	430a      	orrs	r2, r1
 80032e8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80032ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	1902      	adds	r2, r0, r4
 80032f0:	19d2      	adds	r2, r2, r7
 80032f2:	8812      	ldrh	r2, [r2, #0]
 80032f4:	60da      	str	r2, [r3, #12]
 80032f6:	e05e      	b.n	80033b6 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80032f8:	231a      	movs	r3, #26
 80032fa:	2220      	movs	r2, #32
 80032fc:	189b      	adds	r3, r3, r2
 80032fe:	19db      	adds	r3, r3, r7
 8003300:	2201      	movs	r2, #1
 8003302:	701a      	strb	r2, [r3, #0]
 8003304:	e057      	b.n	80033b6 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003306:	231b      	movs	r3, #27
 8003308:	2220      	movs	r2, #32
 800330a:	189b      	adds	r3, r3, r2
 800330c:	19db      	adds	r3, r3, r7
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	2b08      	cmp	r3, #8
 8003312:	d015      	beq.n	8003340 <UART_SetConfig+0x4d0>
 8003314:	dc18      	bgt.n	8003348 <UART_SetConfig+0x4d8>
 8003316:	2b04      	cmp	r3, #4
 8003318:	d00d      	beq.n	8003336 <UART_SetConfig+0x4c6>
 800331a:	dc15      	bgt.n	8003348 <UART_SetConfig+0x4d8>
 800331c:	2b00      	cmp	r3, #0
 800331e:	d002      	beq.n	8003326 <UART_SetConfig+0x4b6>
 8003320:	2b02      	cmp	r3, #2
 8003322:	d005      	beq.n	8003330 <UART_SetConfig+0x4c0>
 8003324:	e010      	b.n	8003348 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003326:	f7fe ff9d 	bl	8002264 <HAL_RCC_GetPCLK1Freq>
 800332a:	0003      	movs	r3, r0
 800332c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800332e:	e014      	b.n	800335a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003330:	4b2d      	ldr	r3, [pc, #180]	; (80033e8 <UART_SetConfig+0x578>)
 8003332:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003334:	e011      	b.n	800335a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003336:	f7fe ff09 	bl	800214c <HAL_RCC_GetSysClockFreq>
 800333a:	0003      	movs	r3, r0
 800333c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800333e:	e00c      	b.n	800335a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003340:	2380      	movs	r3, #128	; 0x80
 8003342:	021b      	lsls	r3, r3, #8
 8003344:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003346:	e008      	b.n	800335a <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8003348:	2300      	movs	r3, #0
 800334a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800334c:	231a      	movs	r3, #26
 800334e:	2220      	movs	r2, #32
 8003350:	189b      	adds	r3, r3, r2
 8003352:	19db      	adds	r3, r3, r7
 8003354:	2201      	movs	r2, #1
 8003356:	701a      	strb	r2, [r3, #0]
        break;
 8003358:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800335a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800335c:	2b00      	cmp	r3, #0
 800335e:	d02a      	beq.n	80033b6 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003362:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003364:	4b1f      	ldr	r3, [pc, #124]	; (80033e4 <UART_SetConfig+0x574>)
 8003366:	0052      	lsls	r2, r2, #1
 8003368:	5ad3      	ldrh	r3, [r2, r3]
 800336a:	0019      	movs	r1, r3
 800336c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800336e:	f7fc fed1 	bl	8000114 <__udivsi3>
 8003372:	0003      	movs	r3, r0
 8003374:	001a      	movs	r2, r3
 8003376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	085b      	lsrs	r3, r3, #1
 800337c:	18d2      	adds	r2, r2, r3
 800337e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	0019      	movs	r1, r3
 8003384:	0010      	movs	r0, r2
 8003386:	f7fc fec5 	bl	8000114 <__udivsi3>
 800338a:	0003      	movs	r3, r0
 800338c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800338e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003390:	2b0f      	cmp	r3, #15
 8003392:	d90a      	bls.n	80033aa <UART_SetConfig+0x53a>
 8003394:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003396:	2380      	movs	r3, #128	; 0x80
 8003398:	025b      	lsls	r3, r3, #9
 800339a:	429a      	cmp	r2, r3
 800339c:	d205      	bcs.n	80033aa <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800339e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033a0:	b29a      	uxth	r2, r3
 80033a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	60da      	str	r2, [r3, #12]
 80033a8:	e005      	b.n	80033b6 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80033aa:	231a      	movs	r3, #26
 80033ac:	2220      	movs	r2, #32
 80033ae:	189b      	adds	r3, r3, r2
 80033b0:	19db      	adds	r3, r3, r7
 80033b2:	2201      	movs	r2, #1
 80033b4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80033b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b8:	226a      	movs	r2, #106	; 0x6a
 80033ba:	2101      	movs	r1, #1
 80033bc:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80033be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c0:	2268      	movs	r2, #104	; 0x68
 80033c2:	2101      	movs	r1, #1
 80033c4:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80033c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033c8:	2200      	movs	r2, #0
 80033ca:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80033cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ce:	2200      	movs	r2, #0
 80033d0:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80033d2:	231a      	movs	r3, #26
 80033d4:	2220      	movs	r2, #32
 80033d6:	189b      	adds	r3, r3, r2
 80033d8:	19db      	adds	r3, r3, r7
 80033da:	781b      	ldrb	r3, [r3, #0]
}
 80033dc:	0018      	movs	r0, r3
 80033de:	46bd      	mov	sp, r7
 80033e0:	b010      	add	sp, #64	; 0x40
 80033e2:	bdb0      	pop	{r4, r5, r7, pc}
 80033e4:	080040d0 	.word	0x080040d0
 80033e8:	00f42400 	.word	0x00f42400

080033ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f8:	2201      	movs	r2, #1
 80033fa:	4013      	ands	r3, r2
 80033fc:	d00b      	beq.n	8003416 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	4a4a      	ldr	r2, [pc, #296]	; (8003530 <UART_AdvFeatureConfig+0x144>)
 8003406:	4013      	ands	r3, r2
 8003408:	0019      	movs	r1, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	430a      	orrs	r2, r1
 8003414:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800341a:	2202      	movs	r2, #2
 800341c:	4013      	ands	r3, r2
 800341e:	d00b      	beq.n	8003438 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	4a43      	ldr	r2, [pc, #268]	; (8003534 <UART_AdvFeatureConfig+0x148>)
 8003428:	4013      	ands	r3, r2
 800342a:	0019      	movs	r1, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	430a      	orrs	r2, r1
 8003436:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800343c:	2204      	movs	r2, #4
 800343e:	4013      	ands	r3, r2
 8003440:	d00b      	beq.n	800345a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	4a3b      	ldr	r2, [pc, #236]	; (8003538 <UART_AdvFeatureConfig+0x14c>)
 800344a:	4013      	ands	r3, r2
 800344c:	0019      	movs	r1, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	430a      	orrs	r2, r1
 8003458:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800345e:	2208      	movs	r2, #8
 8003460:	4013      	ands	r3, r2
 8003462:	d00b      	beq.n	800347c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	4a34      	ldr	r2, [pc, #208]	; (800353c <UART_AdvFeatureConfig+0x150>)
 800346c:	4013      	ands	r3, r2
 800346e:	0019      	movs	r1, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	430a      	orrs	r2, r1
 800347a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003480:	2210      	movs	r2, #16
 8003482:	4013      	ands	r3, r2
 8003484:	d00b      	beq.n	800349e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	4a2c      	ldr	r2, [pc, #176]	; (8003540 <UART_AdvFeatureConfig+0x154>)
 800348e:	4013      	ands	r3, r2
 8003490:	0019      	movs	r1, r3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	430a      	orrs	r2, r1
 800349c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a2:	2220      	movs	r2, #32
 80034a4:	4013      	ands	r3, r2
 80034a6:	d00b      	beq.n	80034c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	4a25      	ldr	r2, [pc, #148]	; (8003544 <UART_AdvFeatureConfig+0x158>)
 80034b0:	4013      	ands	r3, r2
 80034b2:	0019      	movs	r1, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	430a      	orrs	r2, r1
 80034be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c4:	2240      	movs	r2, #64	; 0x40
 80034c6:	4013      	ands	r3, r2
 80034c8:	d01d      	beq.n	8003506 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	4a1d      	ldr	r2, [pc, #116]	; (8003548 <UART_AdvFeatureConfig+0x15c>)
 80034d2:	4013      	ands	r3, r2
 80034d4:	0019      	movs	r1, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	430a      	orrs	r2, r1
 80034e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034e6:	2380      	movs	r3, #128	; 0x80
 80034e8:	035b      	lsls	r3, r3, #13
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d10b      	bne.n	8003506 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	4a15      	ldr	r2, [pc, #84]	; (800354c <UART_AdvFeatureConfig+0x160>)
 80034f6:	4013      	ands	r3, r2
 80034f8:	0019      	movs	r1, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800350a:	2280      	movs	r2, #128	; 0x80
 800350c:	4013      	ands	r3, r2
 800350e:	d00b      	beq.n	8003528 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	4a0e      	ldr	r2, [pc, #56]	; (8003550 <UART_AdvFeatureConfig+0x164>)
 8003518:	4013      	ands	r3, r2
 800351a:	0019      	movs	r1, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	430a      	orrs	r2, r1
 8003526:	605a      	str	r2, [r3, #4]
  }
}
 8003528:	46c0      	nop			; (mov r8, r8)
 800352a:	46bd      	mov	sp, r7
 800352c:	b002      	add	sp, #8
 800352e:	bd80      	pop	{r7, pc}
 8003530:	fffdffff 	.word	0xfffdffff
 8003534:	fffeffff 	.word	0xfffeffff
 8003538:	fffbffff 	.word	0xfffbffff
 800353c:	ffff7fff 	.word	0xffff7fff
 8003540:	ffffefff 	.word	0xffffefff
 8003544:	ffffdfff 	.word	0xffffdfff
 8003548:	ffefffff 	.word	0xffefffff
 800354c:	ff9fffff 	.word	0xff9fffff
 8003550:	fff7ffff 	.word	0xfff7ffff

08003554 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af02      	add	r7, sp, #8
 800355a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2290      	movs	r2, #144	; 0x90
 8003560:	2100      	movs	r1, #0
 8003562:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003564:	f7fd fbfc 	bl	8000d60 <HAL_GetTick>
 8003568:	0003      	movs	r3, r0
 800356a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2208      	movs	r2, #8
 8003574:	4013      	ands	r3, r2
 8003576:	2b08      	cmp	r3, #8
 8003578:	d10c      	bne.n	8003594 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2280      	movs	r2, #128	; 0x80
 800357e:	0391      	lsls	r1, r2, #14
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	4a1a      	ldr	r2, [pc, #104]	; (80035ec <UART_CheckIdleState+0x98>)
 8003584:	9200      	str	r2, [sp, #0]
 8003586:	2200      	movs	r2, #0
 8003588:	f000 f832 	bl	80035f0 <UART_WaitOnFlagUntilTimeout>
 800358c:	1e03      	subs	r3, r0, #0
 800358e:	d001      	beq.n	8003594 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003590:	2303      	movs	r3, #3
 8003592:	e026      	b.n	80035e2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2204      	movs	r2, #4
 800359c:	4013      	ands	r3, r2
 800359e:	2b04      	cmp	r3, #4
 80035a0:	d10c      	bne.n	80035bc <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2280      	movs	r2, #128	; 0x80
 80035a6:	03d1      	lsls	r1, r2, #15
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	4a10      	ldr	r2, [pc, #64]	; (80035ec <UART_CheckIdleState+0x98>)
 80035ac:	9200      	str	r2, [sp, #0]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f000 f81e 	bl	80035f0 <UART_WaitOnFlagUntilTimeout>
 80035b4:	1e03      	subs	r3, r0, #0
 80035b6:	d001      	beq.n	80035bc <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e012      	b.n	80035e2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2288      	movs	r2, #136	; 0x88
 80035c0:	2120      	movs	r1, #32
 80035c2:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	228c      	movs	r2, #140	; 0x8c
 80035c8:	2120      	movs	r1, #32
 80035ca:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2284      	movs	r2, #132	; 0x84
 80035dc:	2100      	movs	r1, #0
 80035de:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	0018      	movs	r0, r3
 80035e4:	46bd      	mov	sp, r7
 80035e6:	b004      	add	sp, #16
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	46c0      	nop			; (mov r8, r8)
 80035ec:	01ffffff 	.word	0x01ffffff

080035f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b094      	sub	sp, #80	; 0x50
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	603b      	str	r3, [r7, #0]
 80035fc:	1dfb      	adds	r3, r7, #7
 80035fe:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003600:	e0a7      	b.n	8003752 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003602:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003604:	3301      	adds	r3, #1
 8003606:	d100      	bne.n	800360a <UART_WaitOnFlagUntilTimeout+0x1a>
 8003608:	e0a3      	b.n	8003752 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800360a:	f7fd fba9 	bl	8000d60 <HAL_GetTick>
 800360e:	0002      	movs	r2, r0
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003616:	429a      	cmp	r2, r3
 8003618:	d302      	bcc.n	8003620 <UART_WaitOnFlagUntilTimeout+0x30>
 800361a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800361c:	2b00      	cmp	r3, #0
 800361e:	d13f      	bne.n	80036a0 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003620:	f3ef 8310 	mrs	r3, PRIMASK
 8003624:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003626:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003628:	647b      	str	r3, [r7, #68]	; 0x44
 800362a:	2301      	movs	r3, #1
 800362c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800362e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003630:	f383 8810 	msr	PRIMASK, r3
}
 8003634:	46c0      	nop			; (mov r8, r8)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	494e      	ldr	r1, [pc, #312]	; (800377c <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003642:	400a      	ands	r2, r1
 8003644:	601a      	str	r2, [r3, #0]
 8003646:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003648:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800364a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800364c:	f383 8810 	msr	PRIMASK, r3
}
 8003650:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003652:	f3ef 8310 	mrs	r3, PRIMASK
 8003656:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800365a:	643b      	str	r3, [r7, #64]	; 0x40
 800365c:	2301      	movs	r3, #1
 800365e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003662:	f383 8810 	msr	PRIMASK, r3
}
 8003666:	46c0      	nop			; (mov r8, r8)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	689a      	ldr	r2, [r3, #8]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2101      	movs	r1, #1
 8003674:	438a      	bics	r2, r1
 8003676:	609a      	str	r2, [r3, #8]
 8003678:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800367a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800367c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800367e:	f383 8810 	msr	PRIMASK, r3
}
 8003682:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2288      	movs	r2, #136	; 0x88
 8003688:	2120      	movs	r1, #32
 800368a:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	228c      	movs	r2, #140	; 0x8c
 8003690:	2120      	movs	r1, #32
 8003692:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2284      	movs	r2, #132	; 0x84
 8003698:	2100      	movs	r1, #0
 800369a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e069      	b.n	8003774 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2204      	movs	r2, #4
 80036a8:	4013      	ands	r3, r2
 80036aa:	d052      	beq.n	8003752 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	69da      	ldr	r2, [r3, #28]
 80036b2:	2380      	movs	r3, #128	; 0x80
 80036b4:	011b      	lsls	r3, r3, #4
 80036b6:	401a      	ands	r2, r3
 80036b8:	2380      	movs	r3, #128	; 0x80
 80036ba:	011b      	lsls	r3, r3, #4
 80036bc:	429a      	cmp	r2, r3
 80036be:	d148      	bne.n	8003752 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2280      	movs	r2, #128	; 0x80
 80036c6:	0112      	lsls	r2, r2, #4
 80036c8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036ca:	f3ef 8310 	mrs	r3, PRIMASK
 80036ce:	613b      	str	r3, [r7, #16]
  return(result);
 80036d0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80036d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036d4:	2301      	movs	r3, #1
 80036d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	f383 8810 	msr	PRIMASK, r3
}
 80036de:	46c0      	nop			; (mov r8, r8)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4924      	ldr	r1, [pc, #144]	; (800377c <UART_WaitOnFlagUntilTimeout+0x18c>)
 80036ec:	400a      	ands	r2, r1
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036f2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	f383 8810 	msr	PRIMASK, r3
}
 80036fa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036fc:	f3ef 8310 	mrs	r3, PRIMASK
 8003700:	61fb      	str	r3, [r7, #28]
  return(result);
 8003702:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003704:	64bb      	str	r3, [r7, #72]	; 0x48
 8003706:	2301      	movs	r3, #1
 8003708:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800370a:	6a3b      	ldr	r3, [r7, #32]
 800370c:	f383 8810 	msr	PRIMASK, r3
}
 8003710:	46c0      	nop			; (mov r8, r8)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	689a      	ldr	r2, [r3, #8]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2101      	movs	r1, #1
 800371e:	438a      	bics	r2, r1
 8003720:	609a      	str	r2, [r3, #8]
 8003722:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003724:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003728:	f383 8810 	msr	PRIMASK, r3
}
 800372c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2288      	movs	r2, #136	; 0x88
 8003732:	2120      	movs	r1, #32
 8003734:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	228c      	movs	r2, #140	; 0x8c
 800373a:	2120      	movs	r1, #32
 800373c:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2290      	movs	r2, #144	; 0x90
 8003742:	2120      	movs	r1, #32
 8003744:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2284      	movs	r2, #132	; 0x84
 800374a:	2100      	movs	r1, #0
 800374c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e010      	b.n	8003774 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	69db      	ldr	r3, [r3, #28]
 8003758:	68ba      	ldr	r2, [r7, #8]
 800375a:	4013      	ands	r3, r2
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	1ad3      	subs	r3, r2, r3
 8003760:	425a      	negs	r2, r3
 8003762:	4153      	adcs	r3, r2
 8003764:	b2db      	uxtb	r3, r3
 8003766:	001a      	movs	r2, r3
 8003768:	1dfb      	adds	r3, r7, #7
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	429a      	cmp	r2, r3
 800376e:	d100      	bne.n	8003772 <UART_WaitOnFlagUntilTimeout+0x182>
 8003770:	e747      	b.n	8003602 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003772:	2300      	movs	r3, #0
}
 8003774:	0018      	movs	r0, r3
 8003776:	46bd      	mov	sp, r7
 8003778:	b014      	add	sp, #80	; 0x50
 800377a:	bd80      	pop	{r7, pc}
 800377c:	fffffe5f 	.word	0xfffffe5f

08003780 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b090      	sub	sp, #64	; 0x40
 8003784:	af00      	add	r7, sp, #0
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	60b9      	str	r1, [r7, #8]
 800378a:	1dbb      	adds	r3, r7, #6
 800378c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	68ba      	ldr	r2, [r7, #8]
 8003792:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	1dba      	adds	r2, r7, #6
 8003798:	215c      	movs	r1, #92	; 0x5c
 800379a:	8812      	ldrh	r2, [r2, #0]
 800379c:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2290      	movs	r2, #144	; 0x90
 80037a2:	2100      	movs	r1, #0
 80037a4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	228c      	movs	r2, #140	; 0x8c
 80037aa:	2122      	movs	r1, #34	; 0x22
 80037ac:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2280      	movs	r2, #128	; 0x80
 80037b2:	589b      	ldr	r3, [r3, r2]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d02d      	beq.n	8003814 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2280      	movs	r2, #128	; 0x80
 80037bc:	589b      	ldr	r3, [r3, r2]
 80037be:	4a40      	ldr	r2, [pc, #256]	; (80038c0 <UART_Start_Receive_DMA+0x140>)
 80037c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2280      	movs	r2, #128	; 0x80
 80037c6:	589b      	ldr	r3, [r3, r2]
 80037c8:	4a3e      	ldr	r2, [pc, #248]	; (80038c4 <UART_Start_Receive_DMA+0x144>)
 80037ca:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2280      	movs	r2, #128	; 0x80
 80037d0:	589b      	ldr	r3, [r3, r2]
 80037d2:	4a3d      	ldr	r2, [pc, #244]	; (80038c8 <UART_Start_Receive_DMA+0x148>)
 80037d4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2280      	movs	r2, #128	; 0x80
 80037da:	589b      	ldr	r3, [r3, r2]
 80037dc:	2200      	movs	r2, #0
 80037de:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2280      	movs	r2, #128	; 0x80
 80037e4:	5898      	ldr	r0, [r3, r2]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	3324      	adds	r3, #36	; 0x24
 80037ec:	0019      	movs	r1, r3
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037f2:	001a      	movs	r2, r3
 80037f4:	1dbb      	adds	r3, r7, #6
 80037f6:	881b      	ldrh	r3, [r3, #0]
 80037f8:	f7fd fc24 	bl	8001044 <HAL_DMA_Start_IT>
 80037fc:	1e03      	subs	r3, r0, #0
 80037fe:	d009      	beq.n	8003814 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2290      	movs	r2, #144	; 0x90
 8003804:	2110      	movs	r1, #16
 8003806:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	228c      	movs	r2, #140	; 0x8c
 800380c:	2120      	movs	r1, #32
 800380e:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e050      	b.n	80038b6 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d019      	beq.n	8003850 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800381c:	f3ef 8310 	mrs	r3, PRIMASK
 8003820:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003822:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003824:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003826:	2301      	movs	r3, #1
 8003828:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800382a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800382c:	f383 8810 	msr	PRIMASK, r3
}
 8003830:	46c0      	nop			; (mov r8, r8)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2180      	movs	r1, #128	; 0x80
 800383e:	0049      	lsls	r1, r1, #1
 8003840:	430a      	orrs	r2, r1
 8003842:	601a      	str	r2, [r3, #0]
 8003844:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003846:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800384a:	f383 8810 	msr	PRIMASK, r3
}
 800384e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003850:	f3ef 8310 	mrs	r3, PRIMASK
 8003854:	613b      	str	r3, [r7, #16]
  return(result);
 8003856:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003858:	63bb      	str	r3, [r7, #56]	; 0x38
 800385a:	2301      	movs	r3, #1
 800385c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	f383 8810 	msr	PRIMASK, r3
}
 8003864:	46c0      	nop			; (mov r8, r8)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	689a      	ldr	r2, [r3, #8]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2101      	movs	r1, #1
 8003872:	430a      	orrs	r2, r1
 8003874:	609a      	str	r2, [r3, #8]
 8003876:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003878:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800387a:	69bb      	ldr	r3, [r7, #24]
 800387c:	f383 8810 	msr	PRIMASK, r3
}
 8003880:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003882:	f3ef 8310 	mrs	r3, PRIMASK
 8003886:	61fb      	str	r3, [r7, #28]
  return(result);
 8003888:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800388a:	637b      	str	r3, [r7, #52]	; 0x34
 800388c:	2301      	movs	r3, #1
 800388e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003890:	6a3b      	ldr	r3, [r7, #32]
 8003892:	f383 8810 	msr	PRIMASK, r3
}
 8003896:	46c0      	nop			; (mov r8, r8)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	689a      	ldr	r2, [r3, #8]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2140      	movs	r1, #64	; 0x40
 80038a4:	430a      	orrs	r2, r1
 80038a6:	609a      	str	r2, [r3, #8]
 80038a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038aa:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ae:	f383 8810 	msr	PRIMASK, r3
}
 80038b2:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	0018      	movs	r0, r3
 80038b8:	46bd      	mov	sp, r7
 80038ba:	b010      	add	sp, #64	; 0x40
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	46c0      	nop			; (mov r8, r8)
 80038c0:	08003a19 	.word	0x08003a19
 80038c4:	08003b49 	.word	0x08003b49
 80038c8:	08003b8b 	.word	0x08003b8b

080038cc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b08a      	sub	sp, #40	; 0x28
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038d4:	f3ef 8310 	mrs	r3, PRIMASK
 80038d8:	60bb      	str	r3, [r7, #8]
  return(result);
 80038da:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80038dc:	627b      	str	r3, [r7, #36]	; 0x24
 80038de:	2301      	movs	r3, #1
 80038e0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	f383 8810 	msr	PRIMASK, r3
}
 80038e8:	46c0      	nop			; (mov r8, r8)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	21c0      	movs	r1, #192	; 0xc0
 80038f6:	438a      	bics	r2, r1
 80038f8:	601a      	str	r2, [r3, #0]
 80038fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	f383 8810 	msr	PRIMASK, r3
}
 8003904:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003906:	f3ef 8310 	mrs	r3, PRIMASK
 800390a:	617b      	str	r3, [r7, #20]
  return(result);
 800390c:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800390e:	623b      	str	r3, [r7, #32]
 8003910:	2301      	movs	r3, #1
 8003912:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003914:	69bb      	ldr	r3, [r7, #24]
 8003916:	f383 8810 	msr	PRIMASK, r3
}
 800391a:	46c0      	nop			; (mov r8, r8)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	689a      	ldr	r2, [r3, #8]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4908      	ldr	r1, [pc, #32]	; (8003948 <UART_EndTxTransfer+0x7c>)
 8003928:	400a      	ands	r2, r1
 800392a:	609a      	str	r2, [r3, #8]
 800392c:	6a3b      	ldr	r3, [r7, #32]
 800392e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	f383 8810 	msr	PRIMASK, r3
}
 8003936:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2288      	movs	r2, #136	; 0x88
 800393c:	2120      	movs	r1, #32
 800393e:	5099      	str	r1, [r3, r2]
}
 8003940:	46c0      	nop			; (mov r8, r8)
 8003942:	46bd      	mov	sp, r7
 8003944:	b00a      	add	sp, #40	; 0x28
 8003946:	bd80      	pop	{r7, pc}
 8003948:	ff7fffff 	.word	0xff7fffff

0800394c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b08e      	sub	sp, #56	; 0x38
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003954:	f3ef 8310 	mrs	r3, PRIMASK
 8003958:	617b      	str	r3, [r7, #20]
  return(result);
 800395a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800395c:	637b      	str	r3, [r7, #52]	; 0x34
 800395e:	2301      	movs	r3, #1
 8003960:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	f383 8810 	msr	PRIMASK, r3
}
 8003968:	46c0      	nop			; (mov r8, r8)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4926      	ldr	r1, [pc, #152]	; (8003a10 <UART_EndRxTransfer+0xc4>)
 8003976:	400a      	ands	r2, r1
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800397c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	f383 8810 	msr	PRIMASK, r3
}
 8003984:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003986:	f3ef 8310 	mrs	r3, PRIMASK
 800398a:	623b      	str	r3, [r7, #32]
  return(result);
 800398c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800398e:	633b      	str	r3, [r7, #48]	; 0x30
 8003990:	2301      	movs	r3, #1
 8003992:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003996:	f383 8810 	msr	PRIMASK, r3
}
 800399a:	46c0      	nop			; (mov r8, r8)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	689a      	ldr	r2, [r3, #8]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	491b      	ldr	r1, [pc, #108]	; (8003a14 <UART_EndRxTransfer+0xc8>)
 80039a8:	400a      	ands	r2, r1
 80039aa:	609a      	str	r2, [r3, #8]
 80039ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ae:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039b2:	f383 8810 	msr	PRIMASK, r3
}
 80039b6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d118      	bne.n	80039f2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039c0:	f3ef 8310 	mrs	r3, PRIMASK
 80039c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80039c6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039ca:	2301      	movs	r3, #1
 80039cc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f383 8810 	msr	PRIMASK, r3
}
 80039d4:	46c0      	nop			; (mov r8, r8)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2110      	movs	r1, #16
 80039e2:	438a      	bics	r2, r1
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	f383 8810 	msr	PRIMASK, r3
}
 80039f0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	228c      	movs	r2, #140	; 0x8c
 80039f6:	2120      	movs	r1, #32
 80039f8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003a06:	46c0      	nop			; (mov r8, r8)
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	b00e      	add	sp, #56	; 0x38
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	fffffedf 	.word	0xfffffedf
 8003a14:	effffffe 	.word	0xeffffffe

08003a18 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b094      	sub	sp, #80	; 0x50
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a24:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	2220      	movs	r2, #32
 8003a2e:	4013      	ands	r3, r2
 8003a30:	d16f      	bne.n	8003b12 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8003a32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a34:	225e      	movs	r2, #94	; 0x5e
 8003a36:	2100      	movs	r1, #0
 8003a38:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a3a:	f3ef 8310 	mrs	r3, PRIMASK
 8003a3e:	61bb      	str	r3, [r7, #24]
  return(result);
 8003a40:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a42:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a44:	2301      	movs	r3, #1
 8003a46:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	f383 8810 	msr	PRIMASK, r3
}
 8003a4e:	46c0      	nop			; (mov r8, r8)
 8003a50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	493a      	ldr	r1, [pc, #232]	; (8003b44 <UART_DMAReceiveCplt+0x12c>)
 8003a5c:	400a      	ands	r2, r1
 8003a5e:	601a      	str	r2, [r3, #0]
 8003a60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a62:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a64:	6a3b      	ldr	r3, [r7, #32]
 8003a66:	f383 8810 	msr	PRIMASK, r3
}
 8003a6a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a6c:	f3ef 8310 	mrs	r3, PRIMASK
 8003a70:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a74:	647b      	str	r3, [r7, #68]	; 0x44
 8003a76:	2301      	movs	r3, #1
 8003a78:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a7c:	f383 8810 	msr	PRIMASK, r3
}
 8003a80:	46c0      	nop			; (mov r8, r8)
 8003a82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	689a      	ldr	r2, [r3, #8]
 8003a88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2101      	movs	r1, #1
 8003a8e:	438a      	bics	r2, r1
 8003a90:	609a      	str	r2, [r3, #8]
 8003a92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a94:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a98:	f383 8810 	msr	PRIMASK, r3
}
 8003a9c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a9e:	f3ef 8310 	mrs	r3, PRIMASK
 8003aa2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003aa6:	643b      	str	r3, [r7, #64]	; 0x40
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003aae:	f383 8810 	msr	PRIMASK, r3
}
 8003ab2:	46c0      	nop			; (mov r8, r8)
 8003ab4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	689a      	ldr	r2, [r3, #8]
 8003aba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2140      	movs	r1, #64	; 0x40
 8003ac0:	438a      	bics	r2, r1
 8003ac2:	609a      	str	r2, [r3, #8]
 8003ac4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ac6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aca:	f383 8810 	msr	PRIMASK, r3
}
 8003ace:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003ad0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ad2:	228c      	movs	r2, #140	; 0x8c
 8003ad4:	2120      	movs	r1, #32
 8003ad6:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ad8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ada:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d118      	bne.n	8003b12 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ae0:	f3ef 8310 	mrs	r3, PRIMASK
 8003ae4:	60fb      	str	r3, [r7, #12]
  return(result);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ae8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003aea:	2301      	movs	r3, #1
 8003aec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	f383 8810 	msr	PRIMASK, r3
}
 8003af4:	46c0      	nop			; (mov r8, r8)
 8003af6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2110      	movs	r1, #16
 8003b02:	438a      	bics	r2, r1
 8003b04:	601a      	str	r2, [r3, #0]
 8003b06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b08:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	f383 8810 	msr	PRIMASK, r3
}
 8003b10:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b14:	2200      	movs	r2, #0
 8003b16:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d108      	bne.n	8003b32 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b22:	225c      	movs	r2, #92	; 0x5c
 8003b24:	5a9a      	ldrh	r2, [r3, r2]
 8003b26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b28:	0011      	movs	r1, r2
 8003b2a:	0018      	movs	r0, r3
 8003b2c:	f7fc ff5a 	bl	80009e4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003b30:	e003      	b.n	8003b3a <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 8003b32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b34:	0018      	movs	r0, r3
 8003b36:	f7ff f983 	bl	8002e40 <HAL_UART_RxCpltCallback>
}
 8003b3a:	46c0      	nop			; (mov r8, r8)
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	b014      	add	sp, #80	; 0x50
 8003b40:	bd80      	pop	{r7, pc}
 8003b42:	46c0      	nop			; (mov r8, r8)
 8003b44:	fffffeff 	.word	0xfffffeff

08003b48 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b54:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2201      	movs	r2, #1
 8003b5a:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d10a      	bne.n	8003b7a <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	225c      	movs	r2, #92	; 0x5c
 8003b68:	5a9b      	ldrh	r3, [r3, r2]
 8003b6a:	085b      	lsrs	r3, r3, #1
 8003b6c:	b29a      	uxth	r2, r3
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	0011      	movs	r1, r2
 8003b72:	0018      	movs	r0, r3
 8003b74:	f7fc ff36 	bl	80009e4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003b78:	e003      	b.n	8003b82 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	0018      	movs	r0, r3
 8003b7e:	f7ff f967 	bl	8002e50 <HAL_UART_RxHalfCpltCallback>
}
 8003b82:	46c0      	nop			; (mov r8, r8)
 8003b84:	46bd      	mov	sp, r7
 8003b86:	b004      	add	sp, #16
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003b8a:	b580      	push	{r7, lr}
 8003b8c:	b086      	sub	sp, #24
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b96:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	2288      	movs	r2, #136	; 0x88
 8003b9c:	589b      	ldr	r3, [r3, r2]
 8003b9e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	228c      	movs	r2, #140	; 0x8c
 8003ba4:	589b      	ldr	r3, [r3, r2]
 8003ba6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	2280      	movs	r2, #128	; 0x80
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	2b80      	cmp	r3, #128	; 0x80
 8003bb4:	d10a      	bne.n	8003bcc <UART_DMAError+0x42>
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	2b21      	cmp	r3, #33	; 0x21
 8003bba:	d107      	bne.n	8003bcc <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	2256      	movs	r2, #86	; 0x56
 8003bc0:	2100      	movs	r1, #0
 8003bc2:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	0018      	movs	r0, r3
 8003bc8:	f7ff fe80 	bl	80038cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	2240      	movs	r2, #64	; 0x40
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	2b40      	cmp	r3, #64	; 0x40
 8003bd8:	d10a      	bne.n	8003bf0 <UART_DMAError+0x66>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2b22      	cmp	r3, #34	; 0x22
 8003bde:	d107      	bne.n	8003bf0 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	225e      	movs	r2, #94	; 0x5e
 8003be4:	2100      	movs	r1, #0
 8003be6:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	0018      	movs	r0, r3
 8003bec:	f7ff feae 	bl	800394c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	2290      	movs	r2, #144	; 0x90
 8003bf4:	589b      	ldr	r3, [r3, r2]
 8003bf6:	2210      	movs	r2, #16
 8003bf8:	431a      	orrs	r2, r3
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	2190      	movs	r1, #144	; 0x90
 8003bfe:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	0018      	movs	r0, r3
 8003c04:	f7ff f92c 	bl	8002e60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c08:	46c0      	nop			; (mov r8, r8)
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	b006      	add	sp, #24
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c1c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	225e      	movs	r2, #94	; 0x5e
 8003c22:	2100      	movs	r1, #0
 8003c24:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2256      	movs	r2, #86	; 0x56
 8003c2a:	2100      	movs	r1, #0
 8003c2c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	0018      	movs	r0, r3
 8003c32:	f7ff f915 	bl	8002e60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c36:	46c0      	nop			; (mov r8, r8)
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	b004      	add	sp, #16
 8003c3c:	bd80      	pop	{r7, pc}

08003c3e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c3e:	b580      	push	{r7, lr}
 8003c40:	b086      	sub	sp, #24
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c46:	f3ef 8310 	mrs	r3, PRIMASK
 8003c4a:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c4c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003c4e:	617b      	str	r3, [r7, #20]
 8003c50:	2301      	movs	r3, #1
 8003c52:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f383 8810 	msr	PRIMASK, r3
}
 8003c5a:	46c0      	nop			; (mov r8, r8)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2140      	movs	r1, #64	; 0x40
 8003c68:	438a      	bics	r2, r1
 8003c6a:	601a      	str	r2, [r3, #0]
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	f383 8810 	msr	PRIMASK, r3
}
 8003c76:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2288      	movs	r2, #136	; 0x88
 8003c7c:	2120      	movs	r1, #32
 8003c7e:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	0018      	movs	r0, r3
 8003c8a:	f7ff f8d1 	bl	8002e30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c8e:	46c0      	nop			; (mov r8, r8)
 8003c90:	46bd      	mov	sp, r7
 8003c92:	b006      	add	sp, #24
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b082      	sub	sp, #8
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003c9e:	46c0      	nop			; (mov r8, r8)
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	b002      	add	sp, #8
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b082      	sub	sp, #8
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8003cae:	46c0      	nop			; (mov r8, r8)
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	b002      	add	sp, #8
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b082      	sub	sp, #8
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8003cbe:	46c0      	nop			; (mov r8, r8)
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	b002      	add	sp, #8
 8003cc4:	bd80      	pop	{r7, pc}
	...

08003cc8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2284      	movs	r2, #132	; 0x84
 8003cd4:	5c9b      	ldrb	r3, [r3, r2]
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d101      	bne.n	8003cde <HAL_UARTEx_DisableFifoMode+0x16>
 8003cda:	2302      	movs	r3, #2
 8003cdc:	e027      	b.n	8003d2e <HAL_UARTEx_DisableFifoMode+0x66>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2284      	movs	r2, #132	; 0x84
 8003ce2:	2101      	movs	r1, #1
 8003ce4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2288      	movs	r2, #136	; 0x88
 8003cea:	2124      	movs	r1, #36	; 0x24
 8003cec:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2101      	movs	r1, #1
 8003d02:	438a      	bics	r2, r1
 8003d04:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	4a0b      	ldr	r2, [pc, #44]	; (8003d38 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68fa      	ldr	r2, [r7, #12]
 8003d1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2288      	movs	r2, #136	; 0x88
 8003d20:	2120      	movs	r1, #32
 8003d22:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2284      	movs	r2, #132	; 0x84
 8003d28:	2100      	movs	r1, #0
 8003d2a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	0018      	movs	r0, r3
 8003d30:	46bd      	mov	sp, r7
 8003d32:	b004      	add	sp, #16
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	46c0      	nop			; (mov r8, r8)
 8003d38:	dfffffff 	.word	0xdfffffff

08003d3c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2284      	movs	r2, #132	; 0x84
 8003d4a:	5c9b      	ldrb	r3, [r3, r2]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d101      	bne.n	8003d54 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003d50:	2302      	movs	r3, #2
 8003d52:	e02e      	b.n	8003db2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2284      	movs	r2, #132	; 0x84
 8003d58:	2101      	movs	r1, #1
 8003d5a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2288      	movs	r2, #136	; 0x88
 8003d60:	2124      	movs	r1, #36	; 0x24
 8003d62:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2101      	movs	r1, #1
 8003d78:	438a      	bics	r2, r1
 8003d7a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	00db      	lsls	r3, r3, #3
 8003d84:	08d9      	lsrs	r1, r3, #3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	683a      	ldr	r2, [r7, #0]
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	0018      	movs	r0, r3
 8003d94:	f000 f8bc 	bl	8003f10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	68fa      	ldr	r2, [r7, #12]
 8003d9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2288      	movs	r2, #136	; 0x88
 8003da4:	2120      	movs	r1, #32
 8003da6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2284      	movs	r2, #132	; 0x84
 8003dac:	2100      	movs	r1, #0
 8003dae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	0018      	movs	r0, r3
 8003db4:	46bd      	mov	sp, r7
 8003db6:	b004      	add	sp, #16
 8003db8:	bd80      	pop	{r7, pc}
	...

08003dbc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
 8003dc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2284      	movs	r2, #132	; 0x84
 8003dca:	5c9b      	ldrb	r3, [r3, r2]
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d101      	bne.n	8003dd4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003dd0:	2302      	movs	r3, #2
 8003dd2:	e02f      	b.n	8003e34 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2284      	movs	r2, #132	; 0x84
 8003dd8:	2101      	movs	r1, #1
 8003dda:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2288      	movs	r2, #136	; 0x88
 8003de0:	2124      	movs	r1, #36	; 0x24
 8003de2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2101      	movs	r1, #1
 8003df8:	438a      	bics	r2, r1
 8003dfa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	4a0e      	ldr	r2, [pc, #56]	; (8003e3c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003e04:	4013      	ands	r3, r2
 8003e06:	0019      	movs	r1, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	683a      	ldr	r2, [r7, #0]
 8003e0e:	430a      	orrs	r2, r1
 8003e10:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	0018      	movs	r0, r3
 8003e16:	f000 f87b 	bl	8003f10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2288      	movs	r2, #136	; 0x88
 8003e26:	2120      	movs	r1, #32
 8003e28:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2284      	movs	r2, #132	; 0x84
 8003e2e:	2100      	movs	r1, #0
 8003e30:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e32:	2300      	movs	r3, #0
}
 8003e34:	0018      	movs	r0, r3
 8003e36:	46bd      	mov	sp, r7
 8003e38:	b004      	add	sp, #16
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	f1ffffff 	.word	0xf1ffffff

08003e40 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e40:	b5b0      	push	{r4, r5, r7, lr}
 8003e42:	b08a      	sub	sp, #40	; 0x28
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	1dbb      	adds	r3, r7, #6
 8003e4c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	228c      	movs	r2, #140	; 0x8c
 8003e52:	589b      	ldr	r3, [r3, r2]
 8003e54:	2b20      	cmp	r3, #32
 8003e56:	d156      	bne.n	8003f06 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d003      	beq.n	8003e66 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8003e5e:	1dbb      	adds	r3, r7, #6
 8003e60:	881b      	ldrh	r3, [r3, #0]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d101      	bne.n	8003e6a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e04e      	b.n	8003f08 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	689a      	ldr	r2, [r3, #8]
 8003e6e:	2380      	movs	r3, #128	; 0x80
 8003e70:	015b      	lsls	r3, r3, #5
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d109      	bne.n	8003e8a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d105      	bne.n	8003e8a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	2201      	movs	r2, #1
 8003e82:	4013      	ands	r3, r2
 8003e84:	d001      	beq.n	8003e8a <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e03e      	b.n	8003f08 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8003e96:	2527      	movs	r5, #39	; 0x27
 8003e98:	197c      	adds	r4, r7, r5
 8003e9a:	1dbb      	adds	r3, r7, #6
 8003e9c:	881a      	ldrh	r2, [r3, #0]
 8003e9e:	68b9      	ldr	r1, [r7, #8]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	0018      	movs	r0, r3
 8003ea4:	f7ff fc6c 	bl	8003780 <UART_Start_Receive_DMA>
 8003ea8:	0003      	movs	r3, r0
 8003eaa:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8003eac:	197b      	adds	r3, r7, r5
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d124      	bne.n	8003efe <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d11c      	bne.n	8003ef6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2210      	movs	r2, #16
 8003ec2:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ec4:	f3ef 8310 	mrs	r3, PRIMASK
 8003ec8:	617b      	str	r3, [r7, #20]
  return(result);
 8003eca:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ecc:	623b      	str	r3, [r7, #32]
 8003ece:	2301      	movs	r3, #1
 8003ed0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	f383 8810 	msr	PRIMASK, r3
}
 8003ed8:	46c0      	nop			; (mov r8, r8)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2110      	movs	r1, #16
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	601a      	str	r2, [r3, #0]
 8003eea:	6a3b      	ldr	r3, [r7, #32]
 8003eec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	f383 8810 	msr	PRIMASK, r3
}
 8003ef4:	e003      	b.n	8003efe <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003ef6:	2327      	movs	r3, #39	; 0x27
 8003ef8:	18fb      	adds	r3, r7, r3
 8003efa:	2201      	movs	r2, #1
 8003efc:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8003efe:	2327      	movs	r3, #39	; 0x27
 8003f00:	18fb      	adds	r3, r7, r3
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	e000      	b.n	8003f08 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8003f06:	2302      	movs	r3, #2
  }
}
 8003f08:	0018      	movs	r0, r3
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	b00a      	add	sp, #40	; 0x28
 8003f0e:	bdb0      	pop	{r4, r5, r7, pc}

08003f10 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f12:	b085      	sub	sp, #20
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d108      	bne.n	8003f32 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	226a      	movs	r2, #106	; 0x6a
 8003f24:	2101      	movs	r1, #1
 8003f26:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2268      	movs	r2, #104	; 0x68
 8003f2c:	2101      	movs	r1, #1
 8003f2e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003f30:	e043      	b.n	8003fba <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003f32:	260f      	movs	r6, #15
 8003f34:	19bb      	adds	r3, r7, r6
 8003f36:	2208      	movs	r2, #8
 8003f38:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003f3a:	200e      	movs	r0, #14
 8003f3c:	183b      	adds	r3, r7, r0
 8003f3e:	2208      	movs	r2, #8
 8003f40:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	0e5b      	lsrs	r3, r3, #25
 8003f4a:	b2da      	uxtb	r2, r3
 8003f4c:	240d      	movs	r4, #13
 8003f4e:	193b      	adds	r3, r7, r4
 8003f50:	2107      	movs	r1, #7
 8003f52:	400a      	ands	r2, r1
 8003f54:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	0f5b      	lsrs	r3, r3, #29
 8003f5e:	b2da      	uxtb	r2, r3
 8003f60:	250c      	movs	r5, #12
 8003f62:	197b      	adds	r3, r7, r5
 8003f64:	2107      	movs	r1, #7
 8003f66:	400a      	ands	r2, r1
 8003f68:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003f6a:	183b      	adds	r3, r7, r0
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	197a      	adds	r2, r7, r5
 8003f70:	7812      	ldrb	r2, [r2, #0]
 8003f72:	4914      	ldr	r1, [pc, #80]	; (8003fc4 <UARTEx_SetNbDataToProcess+0xb4>)
 8003f74:	5c8a      	ldrb	r2, [r1, r2]
 8003f76:	435a      	muls	r2, r3
 8003f78:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003f7a:	197b      	adds	r3, r7, r5
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	4a12      	ldr	r2, [pc, #72]	; (8003fc8 <UARTEx_SetNbDataToProcess+0xb8>)
 8003f80:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003f82:	0019      	movs	r1, r3
 8003f84:	f7fc f950 	bl	8000228 <__divsi3>
 8003f88:	0003      	movs	r3, r0
 8003f8a:	b299      	uxth	r1, r3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	226a      	movs	r2, #106	; 0x6a
 8003f90:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003f92:	19bb      	adds	r3, r7, r6
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	193a      	adds	r2, r7, r4
 8003f98:	7812      	ldrb	r2, [r2, #0]
 8003f9a:	490a      	ldr	r1, [pc, #40]	; (8003fc4 <UARTEx_SetNbDataToProcess+0xb4>)
 8003f9c:	5c8a      	ldrb	r2, [r1, r2]
 8003f9e:	435a      	muls	r2, r3
 8003fa0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003fa2:	193b      	adds	r3, r7, r4
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	4a08      	ldr	r2, [pc, #32]	; (8003fc8 <UARTEx_SetNbDataToProcess+0xb8>)
 8003fa8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003faa:	0019      	movs	r1, r3
 8003fac:	f7fc f93c 	bl	8000228 <__divsi3>
 8003fb0:	0003      	movs	r3, r0
 8003fb2:	b299      	uxth	r1, r3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2268      	movs	r2, #104	; 0x68
 8003fb8:	5299      	strh	r1, [r3, r2]
}
 8003fba:	46c0      	nop			; (mov r8, r8)
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	b005      	add	sp, #20
 8003fc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fc2:	46c0      	nop			; (mov r8, r8)
 8003fc4:	080040e8 	.word	0x080040e8
 8003fc8:	080040f0 	.word	0x080040f0

08003fcc <__libc_init_array>:
 8003fcc:	b570      	push	{r4, r5, r6, lr}
 8003fce:	2600      	movs	r6, #0
 8003fd0:	4d0c      	ldr	r5, [pc, #48]	; (8004004 <__libc_init_array+0x38>)
 8003fd2:	4c0d      	ldr	r4, [pc, #52]	; (8004008 <__libc_init_array+0x3c>)
 8003fd4:	1b64      	subs	r4, r4, r5
 8003fd6:	10a4      	asrs	r4, r4, #2
 8003fd8:	42a6      	cmp	r6, r4
 8003fda:	d109      	bne.n	8003ff0 <__libc_init_array+0x24>
 8003fdc:	2600      	movs	r6, #0
 8003fde:	f000 f833 	bl	8004048 <_init>
 8003fe2:	4d0a      	ldr	r5, [pc, #40]	; (800400c <__libc_init_array+0x40>)
 8003fe4:	4c0a      	ldr	r4, [pc, #40]	; (8004010 <__libc_init_array+0x44>)
 8003fe6:	1b64      	subs	r4, r4, r5
 8003fe8:	10a4      	asrs	r4, r4, #2
 8003fea:	42a6      	cmp	r6, r4
 8003fec:	d105      	bne.n	8003ffa <__libc_init_array+0x2e>
 8003fee:	bd70      	pop	{r4, r5, r6, pc}
 8003ff0:	00b3      	lsls	r3, r6, #2
 8003ff2:	58eb      	ldr	r3, [r5, r3]
 8003ff4:	4798      	blx	r3
 8003ff6:	3601      	adds	r6, #1
 8003ff8:	e7ee      	b.n	8003fd8 <__libc_init_array+0xc>
 8003ffa:	00b3      	lsls	r3, r6, #2
 8003ffc:	58eb      	ldr	r3, [r5, r3]
 8003ffe:	4798      	blx	r3
 8004000:	3601      	adds	r6, #1
 8004002:	e7f2      	b.n	8003fea <__libc_init_array+0x1e>
 8004004:	08004100 	.word	0x08004100
 8004008:	08004100 	.word	0x08004100
 800400c:	08004100 	.word	0x08004100
 8004010:	08004104 	.word	0x08004104

08004014 <memset>:
 8004014:	0003      	movs	r3, r0
 8004016:	1882      	adds	r2, r0, r2
 8004018:	4293      	cmp	r3, r2
 800401a:	d100      	bne.n	800401e <memset+0xa>
 800401c:	4770      	bx	lr
 800401e:	7019      	strb	r1, [r3, #0]
 8004020:	3301      	adds	r3, #1
 8004022:	e7f9      	b.n	8004018 <memset+0x4>

08004024 <strncmp>:
 8004024:	b530      	push	{r4, r5, lr}
 8004026:	0005      	movs	r5, r0
 8004028:	1e10      	subs	r0, r2, #0
 800402a:	d008      	beq.n	800403e <strncmp+0x1a>
 800402c:	2400      	movs	r4, #0
 800402e:	3a01      	subs	r2, #1
 8004030:	5d2b      	ldrb	r3, [r5, r4]
 8004032:	5d08      	ldrb	r0, [r1, r4]
 8004034:	4283      	cmp	r3, r0
 8004036:	d101      	bne.n	800403c <strncmp+0x18>
 8004038:	4294      	cmp	r4, r2
 800403a:	d101      	bne.n	8004040 <strncmp+0x1c>
 800403c:	1a18      	subs	r0, r3, r0
 800403e:	bd30      	pop	{r4, r5, pc}
 8004040:	3401      	adds	r4, #1
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1f4      	bne.n	8004030 <strncmp+0xc>
 8004046:	e7f9      	b.n	800403c <strncmp+0x18>

08004048 <_init>:
 8004048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800404a:	46c0      	nop			; (mov r8, r8)
 800404c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800404e:	bc08      	pop	{r3}
 8004050:	469e      	mov	lr, r3
 8004052:	4770      	bx	lr

08004054 <_fini>:
 8004054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004056:	46c0      	nop			; (mov r8, r8)
 8004058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800405a:	bc08      	pop	{r3}
 800405c:	469e      	mov	lr, r3
 800405e:	4770      	bx	lr
