<profile>

<section name = "Vitis HLS Report for 'pip_crossing2'" level="0">
<item name = "Date">Mon May  2 12:37:32 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">pip_hls_kernel</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.424 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 70.000 ns, 70.000 ns, 8, 8, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 553, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 49, -</column>
<column name="Register">-, -, 102, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="am_submul_18s_18s_18s_37_4_1_U5">am_submul_18s_18s_18s_37_4_1, (i0 - i1) * i2</column>
<column name="mul_mul_18s_18s_36_4_1_U4">mul_mul_18s_18s_36_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ix_V_4_fu_645_p2">+, 0, 0, 25, 18, 18</column>
<column name="ret_V_1_fu_313_p2">+, 0, 0, 17, 10, 1</column>
<column name="ret_V_8_fu_603_p2">+, 0, 0, 44, 37, 37</column>
<column name="vt_V_fu_381_p2">+, 0, 0, 25, 18, 18</column>
<column name="ret_V_6_fu_161_p2">-, 0, 0, 26, 19, 19</column>
<column name="ret_V_7_fu_225_p2">-, 0, 0, 26, 19, 19</column>
<column name="and_ln39_1_fu_581_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln39_fu_571_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln936_1_fu_731_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln936_fu_464_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln937_1_fu_745_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln937_fu_478_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_return">and, 0, 0, 2, 1, 1</column>
<column name="carry_1_fu_401_p2">and, 0, 0, 2, 1, 1</column>
<column name="carry_3_fu_665_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_2_fu_257_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_3_fu_502_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_4_fu_769_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_193_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_1_fu_793_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_526_p2">and, 0, 0, 2, 1, 1</column>
<column name="Range1_all_ones_3_fu_697_p2">icmp, 0, 0, 11, 11, 2</column>
<column name="Range1_all_ones_fu_431_p2">icmp, 0, 0, 11, 10, 2</column>
<column name="Range1_all_zeros_1_fu_703_p2">icmp, 0, 0, 11, 11, 1</column>
<column name="Range1_all_zeros_fu_437_p2">icmp, 0, 0, 11, 10, 1</column>
<column name="Range2_all_ones_1_fu_681_p2">icmp, 0, 0, 11, 10, 2</column>
<column name="Range2_all_ones_fu_416_p2">icmp, 0, 0, 11, 9, 2</column>
<column name="icmp_ln1049_fu_307_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln1695_1_fu_141_p2">icmp, 0, 0, 13, 18, 18</column>
<column name="icmp_ln1695_fu_135_p2">icmp, 0, 0, 13, 18, 18</column>
<column name="icmp_ln1696_fu_821_p2">icmp, 0, 0, 13, 18, 18</column>
<column name="icmp_ln1698_1_fu_147_p2">icmp, 0, 0, 13, 18, 18</column>
<column name="icmp_ln1698_fu_129_p2">icmp, 0, 0, 13, 18, 18</column>
<column name="or_ln392_1_fu_807_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln392_fu_540_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln39_fu_586_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln941_1_fu_757_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln941_fu_490_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln942_1_fu_781_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln942_fu_514_p2">or, 0, 0, 2, 1, 1</column>
<column name="a_V_fu_213_p3">select, 0, 0, 17, 1, 18</column>
<column name="b_V_fu_277_p3">select, 0, 0, 17, 1, 18</column>
<column name="deleted_ones_3_fu_737_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_ones_fu_470_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_1_fu_709_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_fu_443_p3">select, 0, 0, 2, 1, 1</column>
<column name="ix_V_fu_813_p3">select, 0, 0, 17, 1, 18</column>
<column name="ret_V_2_fu_327_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln1048_fu_319_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln392_2_fu_269_p3">select, 0, 0, 18, 1, 17</column>
<column name="select_ln392_3_fu_532_p3">select, 0, 0, 18, 1, 17</column>
<column name="select_ln392_5_fu_799_p3">select, 0, 0, 18, 1, 17</column>
<column name="select_ln392_fu_205_p3">select, 0, 0, 18, 1, 17</column>
<column name="vt_V_1_fu_546_p3">select, 0, 0, 17, 1, 18</column>
<column name="xor_ln1698_1_fu_576_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1698_fu_566_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln348_1_fu_263_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln348_fu_199_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln936_1_fu_725_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln936_fu_458_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln941_1_fu_251_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln941_2_fu_484_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln941_3_fu_496_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln941_4_fu_751_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln941_5_fu_763_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln941_fu_187_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln942_1_fu_508_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln942_2_fu_659_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln942_3_fu_775_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln942_4_fu_520_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln942_5_fu_787_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln942_fu_395_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_V_reg_876">18, 0, 18, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_port_reg_e1_x">18, 0, 18, 0</column>
<column name="ap_port_reg_e2_x">18, 0, 18, 0</column>
<column name="ap_port_reg_p_x">18, 0, 18, 0</column>
<column name="e1_x_read_reg_896">18, 0, 18, 0</column>
<column name="icmp_ln1695_1_reg_866">1, 0, 1, 0</column>
<column name="icmp_ln1695_reg_861">1, 0, 1, 0</column>
<column name="icmp_ln1698_1_reg_871">1, 0, 1, 0</column>
<column name="icmp_ln1698_reg_856">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pip_crossing2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pip_crossing2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pip_crossing2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pip_crossing2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pip_crossing2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pip_crossing2, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, pip_crossing2, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, pip_crossing2, return value</column>
<column name="p_x">in, 18, ap_none, p_x, scalar</column>
<column name="p_y">in, 18, ap_none, p_y, scalar</column>
<column name="e1_x">in, 18, ap_none, e1_x, scalar</column>
<column name="e1_y">in, 18, ap_none, e1_y, scalar</column>
<column name="e2_x">in, 18, ap_none, e2_x, scalar</column>
<column name="e2_y">in, 18, ap_none, e2_y, scalar</column>
<column name="div_table_V_address0">out, 10, ap_memory, div_table_V, array</column>
<column name="div_table_V_ce0">out, 1, ap_memory, div_table_V, array</column>
<column name="div_table_V_q0">in, 18, ap_memory, div_table_V, array</column>
</table>
</item>
</section>
</profile>
