# Compile of ckt3.sv was successful.
# Compile of fulladder.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of ckt3.sv was successful.
# Compile of fulladder.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of ckt3.sv was successful.
# Compile of fulladder.sv was successful.
# Compile of tb_ckt3.sv was successful.
# 3 compiles, 0 failed with no errors.
# Load canceled
# Compile of ckt3.sv was successful.
# Compile of fulladder.sv was successful.
# Compile of tb_ckt3.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_ckt3
# vsim -gui work.tb_ckt3 
# Start time: 14:55:08 on Mar 18,2025
# Loading sv_std.std
# Loading work.tb_ckt3
# Loading work.ckt3
# Loading work.fulladder
run
# a =  6 	 b =  3 	 cin = 0 	 | 	 s =  9 	 cout = 0
# a =  6 	 b =  3 	 cin = 1 	 | 	 s = 10 	 cout = 0
# a = 12 	 b =  3 	 cin = 0 	 | 	 s = 15 	 cout = 0
# a = 12 	 b =  5 	 cin = 0 	 | 	 s =  1 	 cout = 1
# a = 12 	 b =  5 	 cin = 1 	 | 	 s =  2 	 cout = 1
# ** Note: $stop    : C:/Users/souza/Desktop/systemverilog/exemplo03/tb_ckt3.sv(16)
#    Time: 50 ps  Iteration: 0  Instance: /tb_ckt3
# Break in Module tb_ckt3 at C:/Users/souza/Desktop/systemverilog/exemplo03/tb_ckt3.sv line 16
# End time: 14:58:57 on Mar 18,2025, Elapsed time: 0:03:49
# Errors: 0, Warnings: 9
