
AVRASM ver. 2.2.8  C:\Users\user\Desktop\EmbeddedProgramerPredjeno\Arduino Asembler, Generisanje zvuka\ASM\MusicExample\MusicExample\main.asm Fri Jan 27 10:50:17 2023

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328Pdef.inc'
C:\Users\user\Desktop\EmbeddedProgramerPredjeno\Arduino Asembler, Generisanje zvuka\ASM\MusicExample\MusicExample\main.asm(16): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328Pdef.inc'
C:\Users\user\Desktop\EmbeddedProgramerPredjeno\Arduino Asembler, Generisanje zvuka\ASM\MusicExample\MusicExample\main.asm(16): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.6.364\avrasm\inc\m328pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; MusicExample.asm
                                 ;
                                 ; Created: 29/06/2022 09:29:36
                                 ; Author : Alex
                                 ;
                                 
                                 
                                 ;
                                 ; MuzickaKutija.asm
                                 ;
                                 ; Created: 20.06.2022. 13:40:38
                                 ; Author : ?or?e Miladinovi?
                                 ;
                                 
                                 .include "m328pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .org 0x0000
                                 
                                 ;-------------------Delay podesavanja---------------------------
                                 .def	oLoopR 	= r18		; spoljasni loop register
                                 .def	iLoopRl = r24		; unutrasnji loop register low
                                 .def	iLoopRh = r25		; unutrasnji loop register high
                                 .equ	iVal 	= 39998		; unutrasnji loop value
                                 
                                 ;---------------------Tonovi------------------------------------
                                 .equ _c4 = 239 ;(16000000 / 256) / 261.63(frequency of C) - 1
                                 .equ _cs4 = 225 ;(16000000 / 256) / 277.18(frequency of C#) - 1
                                 .equ _d4 = 213 ;(16000000 / 256) / 293.66(frequency of D) - 1
                                 .equ _ds4 = 201 ;(16000000 / 256) / 311.13(frequency of D#) - 1
                                 .equ _e4 = 190 ;(16000000 / 256) / 329.63(frequency of E) - 1
                                 .equ _f4 = 179 ;(16000000 / 256) / 349.23(frequency of F) - 1
                                 .equ _fs4 = 169 ;(16000000 / 256) / 369.99(frequency of F#) - 1
                                 .equ _g4 = 159 ;(16000000 / 256) / 392.00(frequency of G) - 1
                                 .equ _gs4 = 150 ;(16000000 / 256) / 415.30(frequency of G#) - 1
                                 .equ _a4 = 141 ;(16000000 / 256) / 440(frequency of A) - 1
                                 .equ _as4 = 133 ;(16000000 / 256) / 466.16(frequency of A#) - 1
                                 .equ _b4 = 126 ;(16000000 / 256) / 493.88(frequency of B) - 1
                                 .equ _c5 = 118 ;(16000000 / 256) / 523.25(frequency of C) - 1
                                 .equ _cs5 = 112 ;(16000000 / 256) / 554.37(frequency of C#) - 1
                                 .equ _d5 = 105 ;(16000000 / 256) / 587.33(frequency of D) - 1
                                 .equ _ds5 = 99 ;(16000000 / 256) / 622.25(frequency of D#) - 1
                                 .equ _e5 = 94 ;(16000000 / 256) / 659.25(frequency of E) - 1
                                 .equ _f5 = 88 ;(16000000 / 256) / 698.46(frequency of F) - 1
                                 .equ _fs5 = 83 ;(16000000 / 256) / 739.99(frequency of F#) - 1
                                 .equ _g5 = 79 ;(16000000 / 256) / 783.99(frequency of G) - 1
                                 .equ _gs5 = 74 ;(16000000 / 256) / 830.61(frequency of G#) - 1
                                 .equ _a5 = 70 ;(16000000 / 256) / 880.00(frequency of A) - 1
                                 .equ _as5 = 67 ;(16000000 / 256) / 932.33(frequency of A#) - 1
                                 .equ _b5 = 63 ;(16000000 / 256) / 987.77(frequency of B) - 1
                                 .equ _c6 = 60 ;(16000000 / 256) / 1046.50(frequency of C) - 1
                                 .equ _cs6 = 56 ;(16000000 / 256) / 1108.73(frequency of C#) - 1
                                 .equ _d6 = 53 ;(16000000 / 256) / 1174.66(frequency of D) - 1
                                 .equ _ds6 = 50 ;(16000000 / 256) / 1244.51(frequency of D#) - 1
                                 .equ _e6 = 47 ;(16000000 / 256) / 1318.51(frequency of E) - 1
                                 .equ _f6 = 44 ;(16000000 / 256) / 1396.91(frequency of F) - 1
                                 .equ _fs6 = 42 ;(16000000 / 256) / 1479.98(frequency of F#) - 1
                                 .equ _g6 = 40 ;(16000000 / 256) / 1567.98(frequency of G) - 1
                                 ;-------------------------PWM duzina----------------------------
                                 .equ c4_ = 120 ;(16000000 / 256) / 261.63 / 2(frequency of C) - 1
                                 .equ cs4_ = 113 ;(16000000 / 256) / 277.18 / 2(frequency of C#) - 1
                                 .equ d4_ = 107 ;(16000000 / 256) / 293.66 / 2(frequency of D) - 1
                                 .equ ds4_ = 101 ;(16000000 / 256) / 311.13 / 2(frequency of D#) - 1
                                 .equ e4_ = 95 ;(16000000 / 256) / 329.63 / 2(frequency of E) - 1
                                 .equ f4_ = 90 ;(16000000 / 256) / 349.23 / 2(frequency of F) - 1
                                 .equ fs4_ = 85 ;(16000000 / 256) / 369.99 / 2(frequency of F#) - 1
                                 .equ g4_ = 80 ;(16000000 / 256) / 392.00 / 2(frequency of G) - 1
                                 .equ gs4_ = 75 ;(16000000 / 256) / 415.30 / 2(frequency of G#) - 1
                                 .equ a4_ = 71 ;(16000000 / 256) / 440 / 2(frequency of A) - 1
                                 .equ as4_ = 67 ;(16000000 / 256) / 466.16 / 2(frequency of A#) - 1
                                 .equ b4_ = 63 ;(16000000 / 256) / 493.88 / 2(frequency of B) - 1
                                 .equ c5_ = 59 ;(16000000 / 256) / 523.25 / 2(frequency of C) - 1
                                 .equ cs5_ = 56 ;(16000000 / 256) / 554.37 / 2(frequency of C#) - 1
                                 .equ d5_ = 53 ;(16000000 / 256) / 587.33 / 2(frequency of D) - 1
                                 .equ ds5_ = 50 ;(16000000 / 256) / 622.25 / 2(frequency of D#) - 1
                                 .equ e5_ = 47 ;(16000000 / 256) / 659.25 / 2(frequency of E) - 1
                                 .equ f5_ = 44 ;(16000000 / 256) / 698.46 / 2(frequency of F) - 1
                                 .equ fs5_ = 42 ;(16000000 / 256) / 739.99 / 2(frequency of F#) - 1
                                 .equ g5_ = 40 ;(16000000 / 256) / 783.99 / 2(frequency of G) - 1
                                 .equ gs5_ = 37 ;(16000000 / 256) / 830.61 / 2(frequency of G#) - 1
                                 .equ a5_ = 35 ;(16000000 / 256) / 880.00 / 2(frequency of A) - 1
                                 .equ as5_ = 33 ;(16000000 / 256) / 932.33 / 2(frequency of A#) - 1
                                 .equ b5_ = 31 ;(16000000 / 256) / 987.77 / 2(frequency of B5) - 1
                                 .equ c6_ = 30 ;(16000000 / 256) / 987.77 / 2(frequency of C6) - 1
                                 .equ cs6_ = 28 ;(16000000 / 256) / 277.18 / 2(frequency of C#) - 1
                                 .equ d6_ = 26 ;(16000000 / 256) / 1174.66 / 2(frequency of D) - 1
                                 .equ ds6_ = 25 ;(16000000 / 256) / 1244.51 / 2(frequency of D#) - 1
                                 .equ e6_ = 23 ;(16000000 / 256) / 1318.51 / 2(frequency of E) - 1
                                 .equ f6_ = 22 ;(16000000 / 256) / 1396.91 / 2(frequency of F) - 1
                                 .equ fs6_ = 21 ;(16000000 / 256) / 1479.98 / 2(frequency of F#) - 1
                                 .equ g6_ = 20 ;(16000000 / 256) / 1567.98 / 2(frequency of G) - 1
                                 
                                 ;-------------------Generisanje tonova--------------------------
                                 .macro tone
                                   ;wgm02..0 = 7 (fast pwm, top = ocr0a)
                                   ;cs02..0 = 4	(N=256)
                                   ;com0b1..0 = 2 (clear on compare match, set at bottom)
                                   ldi r16, 0b00100011
                                   out tccr0a, r16 ;treba out!
                                   ldi r16, 0b00001100
                                   out tccr0b, r16 ;treba out!
                                   ;ocr0a = _a za 440Hz
                                   ldi r16, @0
                                   out ocr0a, r16
                                   ;ocr0b = ocr0a/2 da bi duty cycle bio 50%
                                   ldi r17, @1
                                   out ocr0b, r17
                                   ;omogucen izlaz na D5 (oc0b) tj. Arduino pin 5
                                   sbi ddrd, 5
                                   .endmacro
                                 
                                 ;-------------------Nema zvuka / Tisina-------------------------
                                 .macro mute
                                 cbi ddrd, 5
                                 .endmacro
                                 
                                 ;-------------------Makro za trajanje tona----------------------
                                 .macro	delayms
                                 	push	r18
                                 	push	r24
                                 	push	r25
                                 
                                 	ldi	r18,@0/10
                                 	call	delay10ms
                                 
                                 	pop	r25
                                 	pop	r24
                                 	pop	r18
                                 	.endmacro
                                 
                                 ; C -> C#, F - > F#, G -> G#
                                 ; Iron Maiden - Fear of the dark
                                 
                                 main:
000000 9855                        mute
000001 932f
000002 938f
000003 939f
000004 e624
000005 940e 10b5
000007 919f
000008 918f
000009 912f                       delayms 1000
00000a e203
00000b bd04
00000c e00c
00000d bd05
00000e e609
00000f bd07
000010 e315
000011 bd18
000012 9a55                       tone _d5, d5_
000013 932f
000014 938f
000015 939f
000016 e124
000017 940e 10b5
000019 919f
00001a 918f
00001b 912f                       delayms 200
00001c 9855                       mute
00001d 932f
00001e 938f
00001f 939f
000020 e021
000021 940e 10b5
000023 919f
000024 918f
000025 912f                        delayms 10
000026 e203
000027 bd04
000028 e00c
000029 bd05
00002a e609
00002b bd07
00002c e315
00002d bd18
00002e 9a55                      tone _d5, d5_
00002f 932f
000030 938f
000031 939f
000032 e124
000033 940e 10b5
000035 919f
000036 918f
000037 912f                        delayms 200
000038 9855                        mute
000039 932f
00003a 938f
00003b 939f
00003c e021
00003d 940e 10b5
00003f 919f
000040 918f
000041 912f                        delayms 10
000042 e203
000043 bd04
000044 e00c
000045 bd05
000046 e80d
000047 bd07
000048 e417
000049 bd18
00004a 9a55                      tone _a4, a4_
00004b 932f
00004c 938f
00004d 939f
00004e e124
00004f 940e 10b5
000051 919f
000052 918f
000053 912f                        delayms 200
000054 9855                        mute
000055 932f
000056 938f
000057 939f
000058 e021
000059 940e 10b5
00005b 919f
00005c 918f
00005d 912f                        delayms 10
00005e e203
00005f bd04
000060 e00c
000061 bd05
000062 e80d
000063 bd07
000064 e417
000065 bd18
000066 9a55                      tone _a4, a4_
000067 932f
000068 938f
000069 939f
00006a e124
00006b 940e 10b5
00006d 919f
00006e 918f
00006f 912f                        delayms 200
000070 9855                        mute
000071 932f
000072 938f
000073 939f
000074 e021
000075 940e 10b5
000077 919f
000078 918f
000079 912f                        delayms 10
00007a e203
00007b bd04
00007c e00c
00007d bd05
00007e e609
00007f bd07
000080 e315
000081 bd18
000082 9a55                      tone _d5, d5_
000083 932f
000084 938f
000085 939f
000086 e124
000087 940e 10b5
000089 919f
00008a 918f
00008b 912f                        delayms 200
00008c 9855                        mute
00008d 932f
00008e 938f
00008f 939f
000090 e021
000091 940e 10b5
000093 919f
000094 918f
000095 912f                        delayms 10
000096 e203
000097 bd04
000098 e00c
000099 bd05
00009a e609
00009b bd07
00009c e315
00009d bd18
00009e 9a55                      tone _d5, d5_
00009f 932f
0000a0 938f
0000a1 939f
0000a2 e124
0000a3 940e 10b5
0000a5 919f
0000a6 918f
0000a7 912f                        delayms 200
0000a8 9855                        mute
0000a9 932f
0000aa 938f
0000ab 939f
0000ac e021
0000ad 940e 10b5
0000af 919f
0000b0 918f
0000b1 912f                        delayms 10
0000b2 e203
0000b3 bd04
0000b4 e00c
0000b5 bd05
0000b6 e50e
0000b7 bd07
0000b8 e21f
0000b9 bd18
0000ba 9a55                      tone _e5, e5_
0000bb 932f
0000bc 938f
0000bd 939f
0000be e124
0000bf 940e 10b5
0000c1 919f
0000c2 918f
0000c3 912f                        delayms 200
0000c4 9855                        mute
0000c5 932f
0000c6 938f
0000c7 939f
0000c8 e021
0000c9 940e 10b5
0000cb 919f
0000cc 918f
0000cd 912f                        delayms 10
0000ce e203
0000cf bd04
0000d0 e00c
0000d1 bd05
0000d2 e50e
0000d3 bd07
0000d4 e21f
0000d5 bd18
0000d6 9a55                      tone _e5, e5_
0000d7 932f
0000d8 938f
0000d9 939f
0000da e124
0000db 940e 10b5
0000dd 919f
0000de 918f
0000df 912f                        delayms 200
0000e0 9855                        mute
0000e1 932f
0000e2 938f
0000e3 939f
0000e4 e021
0000e5 940e 10b5
0000e7 919f
0000e8 918f
0000e9 912f                        delayms 10
0000ea e203
0000eb bd04
0000ec e00c
0000ed bd05
0000ee e508
0000ef bd07
0000f0 e21c
0000f1 bd18
0000f2 9a55                      tone _f5, f5_
0000f3 932f
0000f4 938f
0000f5 939f
0000f6 e124
0000f7 940e 10b5
0000f9 919f
0000fa 918f
0000fb 912f                        delayms 200
0000fc 9855                        mute
0000fd 932f
0000fe 938f
0000ff 939f
000100 e021
000101 940e 10b5
000103 919f
000104 918f
000105 912f                        delayms 10
000106 e203
000107 bd04
000108 e00c
000109 bd05
00010a e508
00010b bd07
00010c e21c
00010d bd18
00010e 9a55                      tone _f5, f5_
00010f 932f
000110 938f
000111 939f
000112 e124
000113 940e 10b5
000115 919f
000116 918f
000117 912f                        delayms 200
000118 9855                        mute
000119 932f
00011a 938f
00011b 939f
00011c e021
00011d 940e 10b5
00011f 919f
000120 918f
000121 912f                        delayms 10
000122 e203
000123 bd04
000124 e00c
000125 bd05
000126 e50e
000127 bd07
000128 e21f
000129 bd18
00012a 9a55                      tone _e5, e5_
00012b 932f
00012c 938f
00012d 939f
00012e e124
00012f 940e 10b5
000131 919f
000132 918f
000133 912f                        delayms 200
000134 9855                        mute
000135 932f
000136 938f
000137 939f
000138 e021
000139 940e 10b5
00013b 919f
00013c 918f
00013d 912f                        delayms 10
00013e e203
00013f bd04
000140 e00c
000141 bd05
000142 e50e
000143 bd07
000144 e21f
000145 bd18
000146 9a55                      tone _e5, e5_
000147 932f
000148 938f
000149 939f
00014a e124
00014b 940e 10b5
00014d 919f
00014e 918f
00014f 912f                        delayms 200
000150 9855                        mute
000151 932f
000152 938f
000153 939f
000154 e021
000155 940e 10b5
000157 919f
000158 918f
000159 912f                        delayms 10
00015a e203
00015b bd04
00015c e00c
00015d bd05
00015e e609
00015f bd07
000160 e315
000161 bd18
000162 9a55                      tone _d5, d5_
000163 932f
000164 938f
000165 939f
000166 e124
000167 940e 10b5
000169 919f
00016a 918f
00016b 912f                        delayms 200
00016c 9855                        mute
00016d 932f
00016e 938f
00016f 939f
000170 e021
000171 940e 10b5
000173 919f
000174 918f
000175 912f                        delayms 10
000176 e203
000177 bd04
000178 e00c
000179 bd05
00017a e609
00017b bd07
00017c e315
00017d bd18
00017e 9a55                      tone _d5, d5_
00017f 932f
000180 938f
000181 939f
000182 e124
000183 940e 10b5
000185 919f
000186 918f
000187 912f                        delayms 200
000188 9855                        mute
000189 932f
00018a 938f
00018b 939f
00018c e021
00018d 940e 10b5
00018f 919f
000190 918f
000191 912f                        delayms 10
000192 e203
000193 bd04
000194 e00c
000195 bd05
000196 e50e
000197 bd07
000198 e21f
000199 bd18
00019a 9a55                      tone _e5, e5_
00019b 932f
00019c 938f
00019d 939f
00019e e124
00019f 940e 10b5
0001a1 919f
0001a2 918f
0001a3 912f                        delayms 200
0001a4 9855                        mute
0001a5 932f
0001a6 938f
0001a7 939f
0001a8 e021
0001a9 940e 10b5
0001ab 919f
0001ac 918f
0001ad 912f                        delayms 10
0001ae e203
0001af bd04
0001b0 e00c
0001b1 bd05
0001b2 e50e
0001b3 bd07
0001b4 e21f
0001b5 bd18
0001b6 9a55                      tone _e5, e5_
0001b7 932f
0001b8 938f
0001b9 939f
0001ba e124
0001bb 940e 10b5
0001bd 919f
0001be 918f
0001bf 912f                        delayms 200
0001c0 9855                        mute
0001c1 932f
0001c2 938f
0001c3 939f
0001c4 e021
0001c5 940e 10b5
0001c7 919f
0001c8 918f
0001c9 912f                        delayms 10
0001ca e203
0001cb bd04
0001cc e00c
0001cd bd05
0001ce e706
0001cf bd07
0001d0 e31b
0001d1 bd18
0001d2 9a55                      tone _c5, c5_
0001d3 932f
0001d4 938f
0001d5 939f
0001d6 e124
0001d7 940e 10b5
0001d9 919f
0001da 918f
0001db 912f                        delayms 200
0001dc 9855                        mute
0001dd 932f
0001de 938f
0001df 939f
0001e0 e021
0001e1 940e 10b5
0001e3 919f
0001e4 918f
0001e5 912f                        delayms 10
0001e6 e203
0001e7 bd04
0001e8 e00c
0001e9 bd05
0001ea e706
0001eb bd07
0001ec e31b
0001ed bd18
0001ee 9a55                      tone _c5, c5_
0001ef 932f
0001f0 938f
0001f1 939f
0001f2 e124
0001f3 940e 10b5
0001f5 919f
0001f6 918f
0001f7 912f                        delayms 200
0001f8 9855                        mute
0001f9 932f
0001fa 938f
0001fb 939f
0001fc e021
0001fd 940e 10b5
0001ff 919f
000200 918f
000201 912f                        delayms 10
000202 e203
000203 bd04
000204 e00c
000205 bd05
000206 e90f
000207 bd07
000208 e510
000209 bd18
00020a 9a55                      tone _g4, g4_
00020b 932f
00020c 938f
00020d 939f
00020e e124
00020f 940e 10b5
000211 919f
000212 918f
000213 912f                        delayms 200
000214 9855                        mute
000215 932f
000216 938f
000217 939f
000218 e021
000219 940e 10b5
00021b 919f
00021c 918f
00021d 912f                        delayms 10
00021e e203
00021f bd04
000220 e00c
000221 bd05
000222 e90f
000223 bd07
000224 e510
000225 bd18
000226 9a55                        tone _g4, g4_
000227 932f
000228 938f
000229 939f
00022a e124
00022b 940e 10b5
00022d 919f
00022e 918f
00022f 912f                        delayms 200
000230 9855                        mute
000231 932f
000232 938f
000233 939f
000234 e021
000235 940e 10b5
000237 919f
000238 918f
000239 912f                        delayms 10
00023a e203
00023b bd04
00023c e00c
00023d bd05
00023e e706
00023f bd07
000240 e31b
000241 bd18
000242 9a55                        tone _c5, c5_
000243 932f
000244 938f
000245 939f
000246 e124
000247 940e 10b5
000249 919f
00024a 918f
00024b 912f                        delayms 200
00024c 9855                        mute
00024d 932f
00024e 938f
00024f 939f
000250 e021
000251 940e 10b5
000253 919f
000254 918f
000255 912f                        delayms 10
000256 e203
000257 bd04
000258 e00c
000259 bd05
00025a e706
00025b bd07
00025c e31b
00025d bd18
00025e 9a55                      tone _c5, c5_
00025f 932f
000260 938f
000261 939f
000262 e124
000263 940e 10b5
000265 919f
000266 918f
000267 912f                        delayms 200
000268 9855                        mute
000269 932f
00026a 938f
00026b 939f
00026c e021
00026d 940e 10b5
00026f 919f
000270 918f
000271 912f                        delayms 10
000272 e203
000273 bd04
000274 e00c
000275 bd05
000276 e609
000277 bd07
000278 e315
000279 bd18
00027a 9a55                        tone _d5, d5_
00027b 932f
00027c 938f
00027d 939f
00027e e124
00027f 940e 10b5
000281 919f
000282 918f
000283 912f                        delayms 200
000284 9855                        mute
000285 932f
000286 938f
000287 939f
000288 e021
000289 940e 10b5
00028b 919f
00028c 918f
00028d 912f                        delayms 10
00028e e203
00028f bd04
000290 e00c
000291 bd05
000292 e609
000293 bd07
000294 e315
000295 bd18
000296 9a55                        tone _d5, d5_
000297 932f
000298 938f
000299 939f
00029a e124
00029b 940e 10b5
00029d 919f
00029e 918f
00029f 912f                        delayms 200
0002a0 9855                        mute
0002a1 932f
0002a2 938f
0002a3 939f
0002a4 e021
0002a5 940e 10b5
0002a7 919f
0002a8 918f
0002a9 912f                        delayms 10
0002aa e203
0002ab bd04
0002ac e00c
0002ad bd05
0002ae e50e
0002af bd07
0002b0 e21f
0002b1 bd18
0002b2 9a55                        tone _e5, e5_
0002b3 932f
0002b4 938f
0002b5 939f
0002b6 e124
0002b7 940e 10b5
0002b9 919f
0002ba 918f
0002bb 912f                        delayms 200
0002bc 9855                        mute
0002bd 932f
0002be 938f
0002bf 939f
0002c0 e021
0002c1 940e 10b5
0002c3 919f
0002c4 918f
0002c5 912f                        delayms 10
0002c6 e203
0002c7 bd04
0002c8 e00c
0002c9 bd05
0002ca e50e
0002cb bd07
0002cc e21f
0002cd bd18
0002ce 9a55                      tone _e5, e5_
0002cf 932f
0002d0 938f
0002d1 939f
0002d2 e124
0002d3 940e 10b5
0002d5 919f
0002d6 918f
0002d7 912f                        delayms 200
0002d8 9855                        mute
0002d9 932f
0002da 938f
0002db 939f
0002dc e021
0002dd 940e 10b5
0002df 919f
0002e0 918f
0002e1 912f                        delayms 10
0002e2 e203
0002e3 bd04
0002e4 e00c
0002e5 bd05
0002e6 e609
0002e7 bd07
0002e8 e315
0002e9 bd18
0002ea 9a55                        tone _d5, d5_
0002eb 932f
0002ec 938f
0002ed 939f
0002ee e124
0002ef 940e 10b5
0002f1 919f
0002f2 918f
0002f3 912f                        delayms 200
0002f4 9855                        mute
0002f5 932f
0002f6 938f
0002f7 939f
0002f8 e021
0002f9 940e 10b5
0002fb 919f
0002fc 918f
0002fd 912f                        delayms 10
0002fe e203
0002ff bd04
000300 e00c
000301 bd05
000302 e609
000303 bd07
000304 e315
000305 bd18
000306 9a55                        tone _d5, d5_
000307 932f
000308 938f
000309 939f
00030a e124
00030b 940e 10b5
00030d 919f
00030e 918f
00030f 912f                        delayms 200
000310 9855                        mute
000311 932f
000312 938f
000313 939f
000314 e021
000315 940e 10b5
000317 919f
000318 918f
000319 912f                        delayms 10
00031a e203
00031b bd04
00031c e00c
00031d bd05
00031e e706
00031f bd07
000320 e31b
000321 bd18
000322 9a55                        tone _c5, c5_
000323 932f
000324 938f
000325 939f
000326 e124
000327 940e 10b5
000329 919f
00032a 918f
00032b 912f                        delayms 200
00032c 9855                        mute
00032d 932f
00032e 938f
00032f 939f
000330 e021
000331 940e 10b5
000333 919f
000334 918f
000335 912f                        delayms 10
000336 e203
000337 bd04
000338 e00c
000339 bd05
00033a e706
00033b bd07
00033c e31b
00033d bd18
00033e 9a55                      tone _c5, c5_
00033f 932f
000340 938f
000341 939f
000342 e124
000343 940e 10b5
000345 919f
000346 918f
000347 912f                        delayms 200
000348 9855                        mute
000349 932f
00034a 938f
00034b 939f
00034c e021
00034d 940e 10b5
00034f 919f
000350 918f
000351 912f                        delayms 10
000352 e203
000353 bd04
000354 e00c
000355 bd05
000356 e50e
000357 bd07
000358 e21f
000359 bd18
00035a 9a55                        tone _e5, e5_
00035b 932f
00035c 938f
00035d 939f
00035e e124
00035f 940e 10b5
000361 919f
000362 918f
000363 912f                        delayms 200
000364 9855                        mute
000365 932f
000366 938f
000367 939f
000368 e021
000369 940e 10b5
00036b 919f
00036c 918f
00036d 912f                        delayms 10
00036e e203
00036f bd04
000370 e00c
000371 bd05
000372 e706
000373 bd07
000374 e31b
000375 bd18
000376 9a55                        tone _c5, c5_
000377 932f
000378 938f
000379 939f
00037a e124
00037b 940e 10b5
00037d 919f
00037e 918f
00037f 912f                        delayms 200
000380 9855                        mute
000381 932f
000382 938f
000383 939f
000384 e021
000385 940e 10b5
000387 919f
000388 918f
000389 912f                        delayms 10
00038a e203
00038b bd04
00038c e00c
00038d bd05
00038e e609
00038f bd07
000390 e315
000391 bd18
000392 9a55                        tone _d5, d5_
000393 932f
000394 938f
000395 939f
000396 e124
000397 940e 10b5
000399 919f
00039a 918f
00039b 912f                        delayms 200
00039c 9855                        mute
00039d 932f
00039e 938f
00039f 939f
0003a0 e021
0003a1 940e 10b5
0003a3 919f
0003a4 918f
0003a5 912f                        delayms 10
0003a6 e203
0003a7 bd04
0003a8 e00c
0003a9 bd05
0003aa e609
0003ab bd07
0003ac e315
0003ad bd18
0003ae 9a55                        tone _d5, d5_
0003af 932f
0003b0 938f
0003b1 939f
0003b2 e124
0003b3 940e 10b5
0003b5 919f
0003b6 918f
0003b7 912f                        delayms 200
0003b8 9855                        mute
0003b9 932f
0003ba 938f
0003bb 939f
0003bc e021
0003bd 940e 10b5
0003bf 919f
0003c0 918f
0003c1 912f                        delayms 10
0003c2 e203
0003c3 bd04
0003c4 e00c
0003c5 bd05
0003c6 e80d
0003c7 bd07
0003c8 e417
0003c9 bd18
0003ca 9a55                        tone _a4, a4_
0003cb 932f
0003cc 938f
0003cd 939f
0003ce e124
0003cf 940e 10b5
0003d1 919f
0003d2 918f
0003d3 912f                        delayms 200
0003d4 9855                        mute
0003d5 932f
0003d6 938f
0003d7 939f
0003d8 e021
0003d9 940e 10b5
0003db 919f
0003dc 918f
0003dd 912f                        delayms 10
0003de e203
0003df bd04
0003e0 e00c
0003e1 bd05
0003e2 e80d
0003e3 bd07
0003e4 e417
0003e5 bd18
0003e6 9a55                        tone _a4, a4_
0003e7 932f
0003e8 938f
0003e9 939f
0003ea e124
0003eb 940e 10b5
0003ed 919f
0003ee 918f
0003ef 912f                        delayms 200
0003f0 9855                        mute
0003f1 932f
0003f2 938f
0003f3 939f
0003f4 e021
0003f5 940e 10b5
0003f7 919f
0003f8 918f
0003f9 912f                        delayms 10
0003fa e203
0003fb bd04
0003fc e00c
0003fd bd05
0003fe e609
0003ff bd07
000400 e315
000401 bd18
000402 9a55                        tone _d5, d5_
000403 932f
000404 938f
000405 939f
000406 e124
000407 940e 10b5
000409 919f
00040a 918f
00040b 912f                        delayms 200
00040c 9855                        mute
00040d 932f
00040e 938f
00040f 939f
000410 e021
000411 940e 10b5
000413 919f
000414 918f
000415 912f                        delayms 10
000416 e203
000417 bd04
000418 e00c
000419 bd05
00041a e609
00041b bd07
00041c e315
00041d bd18
00041e 9a55                        tone _d5, d5_
00041f 932f
000420 938f
000421 939f
000422 e124
000423 940e 10b5
000425 919f
000426 918f
000427 912f                        delayms 200
000428 9855                        mute
000429 932f
00042a 938f
00042b 939f
00042c e021
00042d 940e 10b5
00042f 919f
000430 918f
000431 912f                        delayms 10
000432 e203
000433 bd04
000434 e00c
000435 bd05
000436 e50e
000437 bd07
000438 e21f
000439 bd18
00043a 9a55                         tone _e5, e5_
00043b 932f
00043c 938f
00043d 939f
00043e e124
00043f 940e 10b5
000441 919f
000442 918f
000443 912f                        delayms 200
000444 9855                        mute
000445 932f
000446 938f
000447 939f
000448 e021
000449 940e 10b5
00044b 919f
00044c 918f
00044d 912f                        delayms 10
00044e e203
00044f bd04
000450 e00c
000451 bd05
000452 e50e
000453 bd07
000454 e21f
000455 bd18
000456 9a55                         tone _e5, e5_
000457 932f
000458 938f
000459 939f
00045a e124
00045b 940e 10b5
00045d 919f
00045e 918f
00045f 912f                        delayms 200
000460 9855                        mute
000461 932f
000462 938f
000463 939f
000464 e021
000465 940e 10b5
000467 919f
000468 918f
000469 912f                        delayms 10
00046a e203
00046b bd04
00046c e00c
00046d bd05
00046e e508
00046f bd07
000470 e21c
000471 bd18
000472 9a55                        tone _f5, f5_
000473 932f
000474 938f
000475 939f
000476 e124
000477 940e 10b5
000479 919f
00047a 918f
00047b 912f                        delayms 200
00047c 9855                        mute
00047d 932f
00047e 938f
00047f 939f
000480 e021
000481 940e 10b5
000483 919f
000484 918f
000485 912f                        delayms 10
000486 e203
000487 bd04
000488 e00c
000489 bd05
00048a e508
00048b bd07
00048c e21c
00048d bd18
00048e 9a55                      tone _f5, f5_
00048f 932f
000490 938f
000491 939f
000492 e124
000493 940e 10b5
000495 919f
000496 918f
000497 912f                        delayms 200
000498 9855                        mute
000499 932f
00049a 938f
00049b 939f
00049c e021
00049d 940e 10b5
00049f 919f
0004a0 918f
0004a1 912f                        delayms 10
0004a2 e203
0004a3 bd04
0004a4 e00c
0004a5 bd05
0004a6 e50e
0004a7 bd07
0004a8 e21f
0004a9 bd18
0004aa 9a55                         tone _e5, e5_
0004ab 932f
0004ac 938f
0004ad 939f
0004ae e124
0004af 940e 10b5
0004b1 919f
0004b2 918f
0004b3 912f                        delayms 200
0004b4 9855                        mute
0004b5 932f
0004b6 938f
0004b7 939f
0004b8 e021
0004b9 940e 10b5
0004bb 919f
0004bc 918f
0004bd 912f                        delayms 10
0004be e203
0004bf bd04
0004c0 e00c
0004c1 bd05
0004c2 e50e
0004c3 bd07
0004c4 e21f
0004c5 bd18
0004c6 9a55                         tone _e5, e5_
0004c7 932f
0004c8 938f
0004c9 939f
0004ca e124
0004cb 940e 10b5
0004cd 919f
0004ce 918f
0004cf 912f                        delayms 200
0004d0 9855                        mute
0004d1 932f
0004d2 938f
0004d3 939f
0004d4 e021
0004d5 940e 10b5
0004d7 919f
0004d8 918f
0004d9 912f                        delayms 10
0004da e203
0004db bd04
0004dc e00c
0004dd bd05
0004de e609
0004df bd07
0004e0 e315
0004e1 bd18
0004e2 9a55                        tone _d5, d5_
0004e3 932f
0004e4 938f
0004e5 939f
0004e6 e124
0004e7 940e 10b5
0004e9 919f
0004ea 918f
0004eb 912f                        delayms 200
0004ec 9855                        mute
0004ed 932f
0004ee 938f
0004ef 939f
0004f0 e021
0004f1 940e 10b5
0004f3 919f
0004f4 918f
0004f5 912f                        delayms 10
0004f6 e203
0004f7 bd04
0004f8 e00c
0004f9 bd05
0004fa e609
0004fb bd07
0004fc e315
0004fd bd18
0004fe 9a55                        tone _d5, d5_
0004ff 932f
000500 938f
000501 939f
000502 e124
000503 940e 10b5
000505 919f
000506 918f
000507 912f                        delayms 200
000508 9855                        mute
000509 932f
00050a 938f
00050b 939f
00050c e021
00050d 940e 10b5
00050f 919f
000510 918f
000511 912f                        delayms 10
000512 e203
000513 bd04
000514 e00c
000515 bd05
000516 e50e
000517 bd07
000518 e21f
000519 bd18
00051a 9a55                        tone _e5, e5_
00051b 932f
00051c 938f
00051d 939f
00051e e124
00051f 940e 10b5
000521 919f
000522 918f
000523 912f                        delayms 200
000524 9855                        mute
000525 932f
000526 938f
000527 939f
000528 e021
000529 940e 10b5
00052b 919f
00052c 918f
00052d 912f                        delayms 10
00052e e203
00052f bd04
000530 e00c
000531 bd05
000532 e50e
000533 bd07
000534 e21f
000535 bd18
000536 9a55                         tone _e5, e5_
000537 932f
000538 938f
000539 939f
00053a e124
00053b 940e 10b5
00053d 919f
00053e 918f
00053f 912f                        delayms 200
000540 9855                        mute
000541 932f
000542 938f
000543 939f
000544 e021
000545 940e 10b5
000547 919f
000548 918f
000549 912f                        delayms 10
00054a e203
00054b bd04
00054c e00c
00054d bd05
00054e e706
00054f bd07
000550 e31b
000551 bd18
000552 9a55                        tone _c5, c5_
000553 932f
000554 938f
000555 939f
000556 e124
000557 940e 10b5
000559 919f
00055a 918f
00055b 912f                        delayms 200
00055c 9855                        mute
00055d 932f
00055e 938f
00055f 939f
000560 e021
000561 940e 10b5
000563 919f
000564 918f
000565 912f                        delayms 10
000566 e203
000567 bd04
000568 e00c
000569 bd05
00056a e706
00056b bd07
00056c e31b
00056d bd18
00056e 9a55                        tone _c5, c5_
00056f 932f
000570 938f
000571 939f
000572 e124
000573 940e 10b5
000575 919f
000576 918f
000577 912f                        delayms 200
000578 9855                        mute
000579 932f
00057a 938f
00057b 939f
00057c e021
00057d 940e 10b5
00057f 919f
000580 918f
000581 912f                        delayms 10
000582 e203
000583 bd04
000584 e00c
000585 bd05
000586 e90f
000587 bd07
000588 e510
000589 bd18
00058a 9a55                        tone _g4, g4_
00058b 932f
00058c 938f
00058d 939f
00058e e124
00058f 940e 10b5
000591 919f
000592 918f
000593 912f                        delayms 200
000594 9855                        mute
000595 932f
000596 938f
000597 939f
000598 e021
000599 940e 10b5
00059b 919f
00059c 918f
00059d 912f                        delayms 10
00059e e203
00059f bd04
0005a0 e00c
0005a1 bd05
0005a2 e90f
0005a3 bd07
0005a4 e510
0005a5 bd18
0005a6 9a55                        tone _g4, g4_
0005a7 932f
0005a8 938f
0005a9 939f
0005aa e124
0005ab 940e 10b5
0005ad 919f
0005ae 918f
0005af 912f                        delayms 200
0005b0 9855                        mute
0005b1 932f
0005b2 938f
0005b3 939f
0005b4 e021
0005b5 940e 10b5
0005b7 919f
0005b8 918f
0005b9 912f                        delayms 10
0005ba e203
0005bb bd04
0005bc e00c
0005bd bd05
0005be e706
0005bf bd07
0005c0 e31b
0005c1 bd18
0005c2 9a55                        tone _c5, c5_
0005c3 932f
0005c4 938f
0005c5 939f
0005c6 e124
0005c7 940e 10b5
0005c9 919f
0005ca 918f
0005cb 912f                        delayms 200
0005cc 9855                        mute
0005cd 932f
0005ce 938f
0005cf 939f
0005d0 e021
0005d1 940e 10b5
0005d3 919f
0005d4 918f
0005d5 912f                        delayms 10
0005d6 e203
0005d7 bd04
0005d8 e00c
0005d9 bd05
0005da e706
0005db bd07
0005dc e31b
0005dd bd18
0005de 9a55                        tone _c5, c5_
0005df 932f
0005e0 938f
0005e1 939f
0005e2 e124
0005e3 940e 10b5
0005e5 919f
0005e6 918f
0005e7 912f                        delayms 200
0005e8 9855                        mute
0005e9 932f
0005ea 938f
0005eb 939f
0005ec e021
0005ed 940e 10b5
0005ef 919f
0005f0 918f
0005f1 912f                        delayms 10
0005f2 e203
0005f3 bd04
0005f4 e00c
0005f5 bd05
0005f6 e609
0005f7 bd07
0005f8 e315
0005f9 bd18
0005fa 9a55                        tone _d5, d5_
0005fb 932f
0005fc 938f
0005fd 939f
0005fe e124
0005ff 940e 10b5
000601 919f
000602 918f
000603 912f                        delayms 200
000604 9855                        mute
000605 932f
000606 938f
000607 939f
000608 e021
000609 940e 10b5
00060b 919f
00060c 918f
00060d 912f                        delayms 10
00060e e203
00060f bd04
000610 e00c
000611 bd05
000612 e609
000613 bd07
000614 e315
000615 bd18
000616 9a55                        tone _d5, d5_
000617 932f
000618 938f
000619 939f
00061a e124
00061b 940e 10b5
00061d 919f
00061e 918f
00061f 912f                        delayms 200
000620 9855                        mute
000621 932f
000622 938f
000623 939f
000624 e021
000625 940e 10b5
000627 919f
000628 918f
000629 912f                        delayms 10
00062a e203
00062b bd04
00062c e00c
00062d bd05
00062e e50e
00062f bd07
000630 e21f
000631 bd18
000632 9a55                        tone _e5, e5_
000633 932f
000634 938f
000635 939f
000636 e124
000637 940e 10b5
000639 919f
00063a 918f
00063b 912f                        delayms 200
00063c 9855                        mute
00063d 932f
00063e 938f
00063f 939f
000640 e021
000641 940e 10b5
000643 919f
000644 918f
000645 912f                        delayms 10
000646 e203
000647 bd04
000648 e00c
000649 bd05
00064a e50e
00064b bd07
00064c e21f
00064d bd18
00064e 9a55                         tone _e5, e5_
00064f 932f
000650 938f
000651 939f
000652 e124
000653 940e 10b5
000655 919f
000656 918f
000657 912f                        delayms 200
000658 9855                        mute
000659 932f
00065a 938f
00065b 939f
00065c e021
00065d 940e 10b5
00065f 919f
000660 918f
000661 912f                        delayms 10
000662 e203
000663 bd04
000664 e00c
000665 bd05
000666 e609
000667 bd07
000668 e315
000669 bd18
00066a 9a55                         tone _d5, d5_
00066b 932f
00066c 938f
00066d 939f
00066e e124
00066f 940e 10b5
000671 919f
000672 918f
000673 912f                        delayms 200
000674 9855                        mute
000675 932f
000676 938f
000677 939f
000678 e021
000679 940e 10b5
00067b 919f
00067c 918f
00067d 912f                        delayms 10
00067e e203
00067f bd04
000680 e00c
000681 bd05
000682 e609
000683 bd07
000684 e315
000685 bd18
000686 9a55                        tone _d5, d5_
000687 932f
000688 938f
000689 939f
00068a e124
00068b 940e 10b5
00068d 919f
00068e 918f
00068f 912f                        delayms 200
000690 9855                        mute
000691 932f
000692 938f
000693 939f
000694 e021
000695 940e 10b5
000697 919f
000698 918f
000699 912f                        delayms 10
00069a e203
00069b bd04
00069c e00c
00069d bd05
00069e e706
00069f bd07
0006a0 e31b
0006a1 bd18
0006a2 9a55                        tone _c5, c5_
0006a3 932f
0006a4 938f
0006a5 939f
0006a6 e124
0006a7 940e 10b5
0006a9 919f
0006aa 918f
0006ab 912f                        delayms 200
0006ac 9855                        mute
0006ad 932f
0006ae 938f
0006af 939f
0006b0 e021
0006b1 940e 10b5
0006b3 919f
0006b4 918f
0006b5 912f                        delayms 10
0006b6 e203
0006b7 bd04
0006b8 e00c
0006b9 bd05
0006ba e706
0006bb bd07
0006bc e31b
0006bd bd18
0006be 9a55                        tone _c5, c5_
0006bf 932f
0006c0 938f
0006c1 939f
0006c2 e124
0006c3 940e 10b5
0006c5 919f
0006c6 918f
0006c7 912f                        delayms 200
0006c8 9855                        mute
0006c9 932f
0006ca 938f
0006cb 939f
0006cc e021
0006cd 940e 10b5
0006cf 919f
0006d0 918f
0006d1 912f                        delayms 10
0006d2 e203
0006d3 bd04
0006d4 e00c
0006d5 bd05
0006d6 e609
0006d7 bd07
0006d8 e315
0006d9 bd18
0006da 9a55                        tone _d5, d5_
0006db 932f
0006dc 938f
0006dd 939f
0006de e124
0006df 940e 10b5
0006e1 919f
0006e2 918f
0006e3 912f                        delayms 200
0006e4 9855                        mute
0006e5 932f
0006e6 938f
0006e7 939f
0006e8 e021
0006e9 940e 10b5
0006eb 919f
0006ec 918f
0006ed 912f                        delayms 10
0006ee e203
0006ef bd04
0006f0 e00c
0006f1 bd05
0006f2 e609
0006f3 bd07
0006f4 e315
0006f5 bd18
0006f6 9a55                        tone _d5, d5_
0006f7 932f
0006f8 938f
0006f9 939f
0006fa e124
0006fb 940e 10b5
0006fd 919f
0006fe 918f
0006ff 912f                        delayms 200
000700 9855                        mute
000701 932f
000702 938f
000703 939f
000704 e021
000705 940e 10b5
000707 919f
000708 918f
000709 912f                        delayms 10
00070a e203
00070b bd04
00070c e00c
00070d bd05
00070e e80d
00070f bd07
000710 e417
000711 bd18
000712 9a55                        tone _a4, a4_
000713 932f
000714 938f
000715 939f
000716 e124
000717 940e 10b5
000719 919f
00071a 918f
00071b 912f                        delayms 200
00071c 9855                        mute
00071d 932f
00071e 938f
00071f 939f
000720 e021
000721 940e 10b5
000723 919f
000724 918f
000725 912f                        delayms 10
000726 e203
000727 bd04
000728 e00c
000729 bd05
00072a e80d
00072b bd07
00072c e417
00072d bd18
00072e 9a55                        tone _a4, a4_
00072f 932f
000730 938f
000731 939f
000732 e124
000733 940e 10b5
000735 919f
000736 918f
000737 912f                        delayms 200
000738 9855                        mute
000739 932f
00073a 938f
00073b 939f
00073c e021
00073d 940e 10b5
00073f 919f
000740 918f
000741 912f                        delayms 10
000742 e203
000743 bd04
000744 e00c
000745 bd05
000746 eb0e
000747 bd07
000748 e51f
000749 bd18
00074a 9a55                        tone _e4, e4_
00074b 932f
00074c 938f
00074d 939f
00074e e124
00074f 940e 10b5
000751 919f
000752 918f
000753 912f                        delayms 200
000754 9855                        mute
000755 932f
000756 938f
000757 939f
000758 e021
000759 940e 10b5
00075b 919f
00075c 918f
00075d 912f                        delayms 10
00075e e203
00075f bd04
000760 e00c
000761 bd05
000762 eb0e
000763 bd07
000764 e51f
000765 bd18
000766 9a55                         tone _e4, e4_
000767 932f
000768 938f
000769 939f
00076a e124
00076b 940e 10b5
00076d 919f
00076e 918f
00076f 912f                        delayms 200
000770 9855                        mute
000771 932f
000772 938f
000773 939f
000774 e021
000775 940e 10b5
000777 919f
000778 918f
000779 912f                        delayms 10
00077a e203
00077b bd04
00077c e00c
00077d bd05
00077e e80d
00077f bd07
000780 e417
000781 bd18
000782 9a55                         tone _a4, a4_
000783 932f
000784 938f
000785 939f
000786 e124
000787 940e 10b5
000789 919f
00078a 918f
00078b 912f                        delayms 200
00078c 9855                        mute
00078d 932f
00078e 938f
00078f 939f
000790 e021
000791 940e 10b5
000793 919f
000794 918f
000795 912f                        delayms 10
000796 e203
000797 bd04
000798 e00c
000799 bd05
00079a e80d
00079b bd07
00079c e417
00079d bd18
00079e 9a55                        tone _a4, a4_
00079f 932f
0007a0 938f
0007a1 939f
0007a2 e124
0007a3 940e 10b5
0007a5 919f
0007a6 918f
0007a7 912f                        delayms 200
0007a8 9855                        mute
0007a9 932f
0007aa 938f
0007ab 939f
0007ac e021
0007ad 940e 10b5
0007af 919f
0007b0 918f
0007b1 912f                        delayms 10
0007b2 e203
0007b3 bd04
0007b4 e00c
0007b5 bd05
0007b6 e70e
0007b7 bd07
0007b8 e31f
0007b9 bd18
0007ba 9a55                        tone _b4, b4_
0007bb 932f
0007bc 938f
0007bd 939f
0007be e124
0007bf 940e 10b5
0007c1 919f
0007c2 918f
0007c3 912f                        delayms 200
0007c4 9855                        mute
0007c5 932f
0007c6 938f
0007c7 939f
0007c8 e021
0007c9 940e 10b5
0007cb 919f
0007cc 918f
0007cd 912f                        delayms 10
0007ce e203
0007cf bd04
0007d0 e00c
0007d1 bd05
0007d2 e70e
0007d3 bd07
0007d4 e31f
0007d5 bd18
0007d6 9a55                        tone _b4, b4_
0007d7 932f
0007d8 938f
0007d9 939f
0007da e124
0007db 940e 10b5
0007dd 919f
0007de 918f
0007df 912f                        delayms 200
0007e0 9855                        mute
0007e1 932f
0007e2 938f
0007e3 939f
0007e4 e021
0007e5 940e 10b5
0007e7 919f
0007e8 918f
0007e9 912f                        delayms 10
0007ea e203
0007eb bd04
0007ec e00c
0007ed bd05
0007ee e706
0007ef bd07
0007f0 e31b
0007f1 bd18
0007f2 9a55                        tone _c5, c5_
0007f3 932f
0007f4 938f
0007f5 939f
0007f6 e124
0007f7 940e 10b5
0007f9 919f
0007fa 918f
0007fb 912f                        delayms 200
0007fc 9855                        mute
0007fd 932f
0007fe 938f
0007ff 939f
000800 e021
000801 940e 10b5
000803 919f
000804 918f
000805 912f                        delayms 10
000806 e203
000807 bd04
000808 e00c
000809 bd05
00080a e706
00080b bd07
00080c e31b
00080d bd18
00080e 9a55                        tone _c5, c5_
00080f 932f
000810 938f
000811 939f
000812 e124
000813 940e 10b5
000815 919f
000816 918f
000817 912f                        delayms 200
000818 9855                        mute
000819 932f
00081a 938f
00081b 939f
00081c e021
00081d 940e 10b5
00081f 919f
000820 918f
000821 912f                        delayms 10
000822 e203
000823 bd04
000824 e00c
000825 bd05
000826 e70e
000827 bd07
000828 e31f
000829 bd18
00082a 9a55                        tone _b4, b4_
00082b 932f
00082c 938f
00082d 939f
00082e e124
00082f 940e 10b5
000831 919f
000832 918f
000833 912f                        delayms 200
000834 9855                        mute
000835 932f
000836 938f
000837 939f
000838 e021
000839 940e 10b5
00083b 919f
00083c 918f
00083d 912f                        delayms 10
00083e e203
00083f bd04
000840 e00c
000841 bd05
000842 e70e
000843 bd07
000844 e31f
000845 bd18
000846 9a55                        tone _b4, b4_
000847 932f
000848 938f
000849 939f
00084a e124
00084b 940e 10b5
00084d 919f
00084e 918f
00084f 912f                        delayms 200
000850 9855                        mute
000851 932f
000852 938f
000853 939f
000854 e021
000855 940e 10b5
000857 919f
000858 918f
000859 912f                        delayms 10
00085a e203
00085b bd04
00085c e00c
00085d bd05
00085e e80d
00085f bd07
000860 e417
000861 bd18
000862 9a55                        tone _a4, a4_
000863 932f
000864 938f
000865 939f
000866 e124
000867 940e 10b5
000869 919f
00086a 918f
00086b 912f                        delayms 200
00086c 9855                        mute
00086d 932f
00086e 938f
00086f 939f
000870 e021
000871 940e 10b5
000873 919f
000874 918f
000875 912f                        delayms 10
000876 e203
000877 bd04
000878 e00c
000879 bd05
00087a e80d
00087b bd07
00087c e417
00087d bd18
00087e 9a55                        tone _a4, a4_
00087f 932f
000880 938f
000881 939f
000882 e124
000883 940e 10b5
000885 919f
000886 918f
000887 912f                        delayms 200
000888 9855                        mute
000889 932f
00088a 938f
00088b 939f
00088c e021
00088d 940e 10b5
00088f 919f
000890 918f
000891 912f                        delayms 10
000892 e203
000893 bd04
000894 e00c
000895 bd05
000896 e70e
000897 bd07
000898 e31f
000899 bd18
00089a 9a55                        tone _b4, b4_
00089b 932f
00089c 938f
00089d 939f
00089e e124
00089f 940e 10b5
0008a1 919f
0008a2 918f
0008a3 912f                        delayms 200
0008a4 9855                        mute
0008a5 932f
0008a6 938f
0008a7 939f
0008a8 e021
0008a9 940e 10b5
0008ab 919f
0008ac 918f
0008ad 912f                        delayms 10
0008ae e203
0008af bd04
0008b0 e00c
0008b1 bd05
0008b2 e70e
0008b3 bd07
0008b4 e31f
0008b5 bd18
0008b6 9a55                        tone _b4, b4_
0008b7 932f
0008b8 938f
0008b9 939f
0008ba e124
0008bb 940e 10b5
0008bd 919f
0008be 918f
0008bf 912f                        delayms 200
0008c0 9855                        mute
0008c1 932f
0008c2 938f
0008c3 939f
0008c4 e021
0008c5 940e 10b5
0008c7 919f
0008c8 918f
0008c9 912f                        delayms 10
0008ca e203
0008cb bd04
0008cc e00c
0008cd bd05
0008ce e90f
0008cf bd07
0008d0 e510
0008d1 bd18
0008d2 9a55                        tone _g4, g4_
0008d3 932f
0008d4 938f
0008d5 939f
0008d6 e124
0008d7 940e 10b5
0008d9 919f
0008da 918f
0008db 912f                        delayms 200
0008dc 9855                        mute
0008dd 932f
0008de 938f
0008df 939f
0008e0 e021
0008e1 940e 10b5
0008e3 919f
0008e4 918f
0008e5 912f                        delayms 10
0008e6 e203
0008e7 bd04
0008e8 e00c
0008e9 bd05
0008ea e90f
0008eb bd07
0008ec e510
0008ed bd18
0008ee 9a55                        tone _g4, g4_
0008ef 932f
0008f0 938f
0008f1 939f
0008f2 e124
0008f3 940e 10b5
0008f5 919f
0008f6 918f
0008f7 912f                        delayms 200
0008f8 9855                        mute
0008f9 932f
0008fa 938f
0008fb 939f
0008fc e021
0008fd 940e 10b5
0008ff 919f
000900 918f
000901 912f                        delayms 10
000902 e203
000903 bd04
000904 e00c
000905 bd05
000906 ed05
000907 bd07
000908 e61b
000909 bd18
00090a 9a55                        tone _d4, d4_
00090b 932f
00090c 938f
00090d 939f
00090e e124
00090f 940e 10b5
000911 919f
000912 918f
000913 912f                        delayms 200
000914 9855                        mute
000915 932f
000916 938f
000917 939f
000918 e021
000919 940e 10b5
00091b 919f
00091c 918f
00091d 912f                        delayms 10
00091e e203
00091f bd04
000920 e00c
000921 bd05
000922 ed05
000923 bd07
000924 e61b
000925 bd18
000926 9a55                        tone _d4, d4_
000927 932f
000928 938f
000929 939f
00092a e124
00092b 940e 10b5
00092d 919f
00092e 918f
00092f 912f                        delayms 200
000930 9855                        mute
000931 932f
000932 938f
000933 939f
000934 e021
000935 940e 10b5
000937 919f
000938 918f
000939 912f                        delayms 10
00093a e203
00093b bd04
00093c e00c
00093d bd05
00093e e90f
00093f bd07
000940 e510
000941 bd18
000942 9a55                        tone _g4, g4_
000943 932f
000944 938f
000945 939f
000946 e124
000947 940e 10b5
000949 919f
00094a 918f
00094b 912f                        delayms 200
00094c 9855                        mute
00094d 932f
00094e 938f
00094f 939f
000950 e021
000951 940e 10b5
000953 919f
000954 918f
000955 912f                        delayms 10
000956 e203
000957 bd04
000958 e00c
000959 bd05
00095a e90f
00095b bd07
00095c e510
00095d bd18
00095e 9a55                        tone _g4, g4_
00095f 932f
000960 938f
000961 939f
000962 e124
000963 940e 10b5
000965 919f
000966 918f
000967 912f                        delayms 200
000968 9855                        mute
000969 932f
00096a 938f
00096b 939f
00096c e021
00096d 940e 10b5
00096f 919f
000970 918f
000971 912f                        delayms 10
000972 e203
000973 bd04
000974 e00c
000975 bd05
000976 e80d
000977 bd07
000978 e417
000979 bd18
00097a 9a55                        tone _a4, a4_
00097b 932f
00097c 938f
00097d 939f
00097e e124
00097f 940e 10b5
000981 919f
000982 918f
000983 912f                        delayms 200
000984 9855                        mute
000985 932f
000986 938f
000987 939f
000988 e021
000989 940e 10b5
00098b 919f
00098c 918f
00098d 912f                        delayms 10
00098e e203
00098f bd04
000990 e00c
000991 bd05
000992 e80d
000993 bd07
000994 e417
000995 bd18
000996 9a55                        tone _a4, a4_
000997 932f
000998 938f
000999 939f
00099a e124
00099b 940e 10b5
00099d 919f
00099e 918f
00099f 912f                        delayms 200
0009a0 9855                        mute
0009a1 932f
0009a2 938f
0009a3 939f
0009a4 e021
0009a5 940e 10b5
0009a7 919f
0009a8 918f
0009a9 912f                        delayms 10
0009aa e203
0009ab bd04
0009ac e00c
0009ad bd05
0009ae e70e
0009af bd07
0009b0 e31f
0009b1 bd18
0009b2 9a55                        tone _b4, b4_
0009b3 932f
0009b4 938f
0009b5 939f
0009b6 e124
0009b7 940e 10b5
0009b9 919f
0009ba 918f
0009bb 912f                        delayms 200
0009bc 9855                        mute
0009bd 932f
0009be 938f
0009bf 939f
0009c0 e021
0009c1 940e 10b5
0009c3 919f
0009c4 918f
0009c5 912f                        delayms 10
0009c6 e203
0009c7 bd04
0009c8 e00c
0009c9 bd05
0009ca e70e
0009cb bd07
0009cc e31f
0009cd bd18
0009ce 9a55                        tone _b4, b4_
0009cf 932f
0009d0 938f
0009d1 939f
0009d2 e124
0009d3 940e 10b5
0009d5 919f
0009d6 918f
0009d7 912f                        delayms 200
0009d8 9855                        mute
0009d9 932f
0009da 938f
0009db 939f
0009dc e021
0009dd 940e 10b5
0009df 919f
0009e0 918f
0009e1 912f                        delayms 10
0009e2 e203
0009e3 bd04
0009e4 e00c
0009e5 bd05
0009e6 e80d
0009e7 bd07
0009e8 e417
0009e9 bd18
0009ea 9a55                         tone _a4, a4_
0009eb 932f
0009ec 938f
0009ed 939f
0009ee e124
0009ef 940e 10b5
0009f1 919f
0009f2 918f
0009f3 912f                        delayms 200
0009f4 9855                        mute
0009f5 932f
0009f6 938f
0009f7 939f
0009f8 e021
0009f9 940e 10b5
0009fb 919f
0009fc 918f
0009fd 912f                        delayms 10
0009fe e203
0009ff bd04
000a00 e00c
000a01 bd05
000a02 e80d
000a03 bd07
000a04 e417
000a05 bd18
000a06 9a55                        tone _a4, a4_
000a07 932f
000a08 938f
000a09 939f
000a0a e124
000a0b 940e 10b5
000a0d 919f
000a0e 918f
000a0f 912f                        delayms 200
000a10 9855                        mute
000a11 932f
000a12 938f
000a13 939f
000a14 e021
000a15 940e 10b5
000a17 919f
000a18 918f
000a19 912f                        delayms 10
000a1a e203
000a1b bd04
000a1c e00c
000a1d bd05
000a1e e90f
000a1f bd07
000a20 e510
000a21 bd18
000a22 9a55                        tone _g4, g4_
000a23 932f
000a24 938f
000a25 939f
000a26 e124
000a27 940e 10b5
000a29 919f
000a2a 918f
000a2b 912f                        delayms 200
000a2c 9855                        mute
000a2d 932f
000a2e 938f
000a2f 939f
000a30 e021
000a31 940e 10b5
000a33 919f
000a34 918f
000a35 912f                        delayms 10
000a36 e203
000a37 bd04
000a38 e00c
000a39 bd05
000a3a e90f
000a3b bd07
000a3c e510
000a3d bd18
000a3e 9a55                        tone _g4, g4_
000a3f 932f
000a40 938f
000a41 939f
000a42 e124
000a43 940e 10b5
000a45 919f
000a46 918f
000a47 912f                        delayms 200
000a48 9855                        mute
000a49 932f
000a4a 938f
000a4b 939f
000a4c e021
000a4d 940e 10b5
000a4f 919f
000a50 918f
000a51 912f                        delayms 10
000a52 e203
000a53 bd04
000a54 e00c
000a55 bd05
000a56 e70e
000a57 bd07
000a58 e31f
000a59 bd18
000a5a 9a55                        tone _b4, b4_
000a5b 932f
000a5c 938f
000a5d 939f
000a5e e124
000a5f 940e 10b5
000a61 919f
000a62 918f
000a63 912f                        delayms 200
000a64 9855                        mute
000a65 932f
000a66 938f
000a67 939f
000a68 e021
000a69 940e 10b5
000a6b 919f
000a6c 918f
000a6d 912f                        delayms 10
000a6e e203
000a6f bd04
000a70 e00c
000a71 bd05
000a72 e90f
000a73 bd07
000a74 e510
000a75 bd18
000a76 9a55                        tone _g4, g4_
000a77 932f
000a78 938f
000a79 939f
000a7a e124
000a7b 940e 10b5
000a7d 919f
000a7e 918f
000a7f 912f                        delayms 200
000a80 9855                        mute
000a81 932f
000a82 938f
000a83 939f
000a84 e021
000a85 940e 10b5
000a87 919f
000a88 918f
000a89 912f                        delayms 10
000a8a e203
000a8b bd04
000a8c e00c
000a8d bd05
000a8e e80d
000a8f bd07
000a90 e417
000a91 bd18
000a92 9a55                         tone _a4, a4_
000a93 932f
000a94 938f
000a95 939f
000a96 e124
000a97 940e 10b5
000a99 919f
000a9a 918f
000a9b 912f                        delayms 200
000a9c 9855                        mute
000a9d 932f
000a9e 938f
000a9f 939f
000aa0 e021
000aa1 940e 10b5
000aa3 919f
000aa4 918f
000aa5 912f                        delayms 10
000aa6 e203
000aa7 bd04
000aa8 e00c
000aa9 bd05
000aaa e80d
000aab bd07
000aac e417
000aad bd18
000aae 9a55                         tone _a4, a4_
000aaf 932f
000ab0 938f
000ab1 939f
000ab2 e124
000ab3 940e 10b5
000ab5 919f
000ab6 918f
000ab7 912f                        delayms 200
000ab8 9855                        mute
000ab9 932f
000aba 938f
000abb 939f
000abc e021
000abd 940e 10b5
000abf 919f
000ac0 918f
000ac1 912f                        delayms 10
000ac2 e203
000ac3 bd04
000ac4 e00c
000ac5 bd05
000ac6 eb0e
000ac7 bd07
000ac8 e51f
000ac9 bd18
000aca 9a55                        tone _e4, e4_
000acb 932f
000acc 938f
000acd 939f
000ace e124
000acf 940e 10b5
000ad1 919f
000ad2 918f
000ad3 912f                        delayms 200
000ad4 9855                        mute
000ad5 932f
000ad6 938f
000ad7 939f
000ad8 e021
000ad9 940e 10b5
000adb 919f
000adc 918f
000add 912f                        delayms 10
000ade e203
000adf bd04
000ae0 e00c
000ae1 bd05
000ae2 eb0e
000ae3 bd07
000ae4 e51f
000ae5 bd18
000ae6 9a55                         tone _e4, e4_
000ae7 932f
000ae8 938f
000ae9 939f
000aea e124
000aeb 940e 10b5
000aed 919f
000aee 918f
000aef 912f                        delayms 200
000af0 9855                        mute
000af1 932f
000af2 938f
000af3 939f
000af4 e021
000af5 940e 10b5
000af7 919f
000af8 918f
000af9 912f                        delayms 10
000afa e203
000afb bd04
000afc e00c
000afd bd05
000afe e80d
000aff bd07
000b00 e417
000b01 bd18
000b02 9a55                        tone _a4, a4_
000b03 932f
000b04 938f
000b05 939f
000b06 e124
000b07 940e 10b5
000b09 919f
000b0a 918f
000b0b 912f                        delayms 200
000b0c 9855                        mute
000b0d 932f
000b0e 938f
000b0f 939f
000b10 e021
000b11 940e 10b5
000b13 919f
000b14 918f
000b15 912f                        delayms 10
000b16 e203
000b17 bd04
000b18 e00c
000b19 bd05
000b1a e80d
000b1b bd07
000b1c e417
000b1d bd18
000b1e 9a55                        tone _a4, a4_
000b1f 932f
000b20 938f
000b21 939f
000b22 e124
000b23 940e 10b5
000b25 919f
000b26 918f
000b27 912f                        delayms 200
000b28 9855                        mute
000b29 932f
000b2a 938f
000b2b 939f
000b2c e021
000b2d 940e 10b5
000b2f 919f
000b30 918f
000b31 912f                        delayms 10
000b32 e203
000b33 bd04
000b34 e00c
000b35 bd05
000b36 e70e
000b37 bd07
000b38 e31f
000b39 bd18
000b3a 9a55                        tone _b4, b4_
000b3b 932f
000b3c 938f
000b3d 939f
000b3e e124
000b3f 940e 10b5
000b41 919f
000b42 918f
000b43 912f                        delayms 200
000b44 9855                        mute
000b45 932f
000b46 938f
000b47 939f
000b48 e021
000b49 940e 10b5
000b4b 919f
000b4c 918f
000b4d 912f                        delayms 10
000b4e e203
000b4f bd04
000b50 e00c
000b51 bd05
000b52 e70e
000b53 bd07
000b54 e31f
000b55 bd18
000b56 9a55                        tone _b4, b4_
000b57 932f
000b58 938f
000b59 939f
000b5a e124
000b5b 940e 10b5
000b5d 919f
000b5e 918f
000b5f 912f                        delayms 200
000b60 9855                        mute
000b61 932f
000b62 938f
000b63 939f
000b64 e021
000b65 940e 10b5
000b67 919f
000b68 918f
000b69 912f                        delayms 10
000b6a e203
000b6b bd04
000b6c e00c
000b6d bd05
000b6e e706
000b6f bd07
000b70 e31b
000b71 bd18
000b72 9a55                        tone _c5, c5_
000b73 932f
000b74 938f
000b75 939f
000b76 e124
000b77 940e 10b5
000b79 919f
000b7a 918f
000b7b 912f                        delayms 200
000b7c 9855                        mute
000b7d 932f
000b7e 938f
000b7f 939f
000b80 e021
000b81 940e 10b5
000b83 919f
000b84 918f
000b85 912f                        delayms 10
000b86 e203
000b87 bd04
000b88 e00c
000b89 bd05
000b8a e706
000b8b bd07
000b8c e31b
000b8d bd18
000b8e 9a55                        tone _c5, c5_
000b8f 932f
000b90 938f
000b91 939f
000b92 e124
000b93 940e 10b5
000b95 919f
000b96 918f
000b97 912f                        delayms 200
000b98 9855                        mute
000b99 932f
000b9a 938f
000b9b 939f
000b9c e021
000b9d 940e 10b5
000b9f 919f
000ba0 918f
000ba1 912f                        delayms 10
000ba2 e203
000ba3 bd04
000ba4 e00c
000ba5 bd05
000ba6 e70e
000ba7 bd07
000ba8 e31f
000ba9 bd18
000baa 9a55                        tone _b4, b4_
000bab 932f
000bac 938f
000bad 939f
000bae e124
000baf 940e 10b5
000bb1 919f
000bb2 918f
000bb3 912f                        delayms 200
000bb4 9855                        mute
000bb5 932f
000bb6 938f
000bb7 939f
000bb8 e021
000bb9 940e 10b5
000bbb 919f
000bbc 918f
000bbd 912f                        delayms 10
000bbe e203
000bbf bd04
000bc0 e00c
000bc1 bd05
000bc2 e70e
000bc3 bd07
000bc4 e31f
000bc5 bd18
000bc6 9a55                        tone _b4, b4_
000bc7 932f
000bc8 938f
000bc9 939f
000bca e124
000bcb 940e 10b5
000bcd 919f
000bce 918f
000bcf 912f                        delayms 200
000bd0 9855                        mute
000bd1 932f
000bd2 938f
000bd3 939f
000bd4 e021
000bd5 940e 10b5
000bd7 919f
000bd8 918f
000bd9 912f                        delayms 10
000bda e203
000bdb bd04
000bdc e00c
000bdd bd05
000bde e80d
000bdf bd07
000be0 e417
000be1 bd18
000be2 9a55                        tone _a4, a4_
000be3 932f
000be4 938f
000be5 939f
000be6 e124
000be7 940e 10b5
000be9 919f
000bea 918f
000beb 912f                        delayms 200
000bec 9855                        mute
000bed 932f
000bee 938f
000bef 939f
000bf0 e021
000bf1 940e 10b5
000bf3 919f
000bf4 918f
000bf5 912f                        delayms 10
000bf6 e203
000bf7 bd04
000bf8 e00c
000bf9 bd05
000bfa e80d
000bfb bd07
000bfc e417
000bfd bd18
000bfe 9a55                        tone _a4, a4_
000bff 932f
000c00 938f
000c01 939f
000c02 e124
000c03 940e 10b5
000c05 919f
000c06 918f
000c07 912f                        delayms 200
000c08 9855                        mute
000c09 932f
000c0a 938f
000c0b 939f
000c0c e021
000c0d 940e 10b5
000c0f 919f
000c10 918f
000c11 912f                        delayms 10
000c12 e203
000c13 bd04
000c14 e00c
000c15 bd05
000c16 e70e
000c17 bd07
000c18 e31f
000c19 bd18
000c1a 9a55                        tone _b4, b4_
000c1b 932f
000c1c 938f
000c1d 939f
000c1e e124
000c1f 940e 10b5
000c21 919f
000c22 918f
000c23 912f                        delayms 200
000c24 9855                        mute
000c25 932f
000c26 938f
000c27 939f
000c28 e021
000c29 940e 10b5
000c2b 919f
000c2c 918f
000c2d 912f                        delayms 10
000c2e e203
000c2f bd04
000c30 e00c
000c31 bd05
000c32 e70e
000c33 bd07
000c34 e31f
000c35 bd18
000c36 9a55                        tone _b4, b4_
000c37 932f
000c38 938f
000c39 939f
000c3a e124
000c3b 940e 10b5
000c3d 919f
000c3e 918f
000c3f 912f                        delayms 200
000c40 9855                        mute
000c41 932f
000c42 938f
000c43 939f
000c44 e021
000c45 940e 10b5
000c47 919f
000c48 918f
000c49 912f                        delayms 10
000c4a e203
000c4b bd04
000c4c e00c
000c4d bd05
000c4e eb03
000c4f bd07
000c50 e51a
000c51 bd18
000c52 9a55                        tone _f4, f4_
000c53 932f
000c54 938f
000c55 939f
000c56 e124
000c57 940e 10b5
000c59 919f
000c5a 918f
000c5b 912f                        delayms 200
000c5c 9855                        mute
000c5d 932f
000c5e 938f
000c5f 939f
000c60 e021
000c61 940e 10b5
000c63 919f
000c64 918f
000c65 912f                        delayms 10
000c66 e203
000c67 bd04
000c68 e00c
000c69 bd05
000c6a eb03
000c6b bd07
000c6c e51a
000c6d bd18
000c6e 9a55                        tone _f4, f4_
000c6f 932f
000c70 938f
000c71 939f
000c72 e124
000c73 940e 10b5
000c75 919f
000c76 918f
000c77 912f                        delayms 200
000c78 9855                        mute
000c79 932f
000c7a 938f
000c7b 939f
000c7c e021
000c7d 940e 10b5
000c7f 919f
000c80 918f
000c81 912f                        delayms 10
000c82 e203
000c83 bd04
000c84 e00c
000c85 bd05
000c86 ee0f
000c87 bd07
000c88 e718
000c89 bd18
000c8a 9a55                        tone _c4, c4_
000c8b 932f
000c8c 938f
000c8d 939f
000c8e e124
000c8f 940e 10b5
000c91 919f
000c92 918f
000c93 912f                        delayms 200
000c94 9855                        mute
000c95 932f
000c96 938f
000c97 939f
000c98 e021
000c99 940e 10b5
000c9b 919f
000c9c 918f
000c9d 912f                        delayms 10
000c9e e203
000c9f bd04
000ca0 e00c
000ca1 bd05
000ca2 ee0f
000ca3 bd07
000ca4 e718
000ca5 bd18
000ca6 9a55                        tone _c4, c4_
000ca7 932f
000ca8 938f
000ca9 939f
000caa e124
000cab 940e 10b5
000cad 919f
000cae 918f
000caf 912f                        delayms 200
000cb0 9855                        mute
000cb1 932f
000cb2 938f
000cb3 939f
000cb4 e021
000cb5 940e 10b5
000cb7 919f
000cb8 918f
000cb9 912f                        delayms 10
000cba e203
000cbb bd04
000cbc e00c
000cbd bd05
000cbe eb03
000cbf bd07
000cc0 e51a
000cc1 bd18
000cc2 9a55                        tone _f4, f4_
000cc3 932f
000cc4 938f
000cc5 939f
000cc6 e124
000cc7 940e 10b5
000cc9 919f
000cca 918f
000ccb 912f                        delayms 200
000ccc 9855                        mute
000ccd 932f
000cce 938f
000ccf 939f
000cd0 e021
000cd1 940e 10b5
000cd3 919f
000cd4 918f
000cd5 912f                        delayms 10
000cd6 e203
000cd7 bd04
000cd8 e00c
000cd9 bd05
000cda eb03
000cdb bd07
000cdc e51a
000cdd bd18
000cde 9a55                        tone _f4, f4_
000cdf 932f
000ce0 938f
000ce1 939f
000ce2 e124
000ce3 940e 10b5
000ce5 919f
000ce6 918f
000ce7 912f                        delayms 200
000ce8 9855                        mute
000ce9 932f
000cea 938f
000ceb 939f
000cec e021
000ced 940e 10b5
000cef 919f
000cf0 918f
000cf1 912f                        delayms 10
000cf2 e203
000cf3 bd04
000cf4 e00c
000cf5 bd05
000cf6 e90f
000cf7 bd07
000cf8 e510
000cf9 bd18
000cfa 9a55                        tone _g4, g4_
000cfb 932f
000cfc 938f
000cfd 939f
000cfe e124
000cff 940e 10b5
000d01 919f
000d02 918f
000d03 912f                        delayms 200
000d04 9855                        mute
000d05 932f
000d06 938f
000d07 939f
000d08 e021
000d09 940e 10b5
000d0b 919f
000d0c 918f
000d0d 912f                        delayms 10
000d0e e203
000d0f bd04
000d10 e00c
000d11 bd05
000d12 e90f
000d13 bd07
000d14 e510
000d15 bd18
000d16 9a55                        tone _g4, g4_
000d17 932f
000d18 938f
000d19 939f
000d1a e124
000d1b 940e 10b5
000d1d 919f
000d1e 918f
000d1f 912f                        delayms 200
000d20 9855                        mute
000d21 932f
000d22 938f
000d23 939f
000d24 e021
000d25 940e 10b5
000d27 919f
000d28 918f
000d29 912f                        delayms 10
000d2a e203
000d2b bd04
000d2c e00c
000d2d bd05
000d2e e80d
000d2f bd07
000d30 e417
000d31 bd18
000d32 9a55                        tone _a4, a4_
000d33 932f
000d34 938f
000d35 939f
000d36 e124
000d37 940e 10b5
000d39 919f
000d3a 918f
000d3b 912f                        delayms 200
000d3c 9855                        mute
000d3d 932f
000d3e 938f
000d3f 939f
000d40 e021
000d41 940e 10b5
000d43 919f
000d44 918f
000d45 912f                        delayms 10
000d46 e203
000d47 bd04
000d48 e00c
000d49 bd05
000d4a e80d
000d4b bd07
000d4c e417
000d4d bd18
000d4e 9a55                        tone _a4, a4_
000d4f 932f
000d50 938f
000d51 939f
000d52 e124
000d53 940e 10b5
000d55 919f
000d56 918f
000d57 912f                        delayms 200
000d58 9855                        mute
000d59 932f
000d5a 938f
000d5b 939f
000d5c e021
000d5d 940e 10b5
000d5f 919f
000d60 918f
000d61 912f                        delayms 10
000d62 e203
000d63 bd04
000d64 e00c
000d65 bd05
000d66 e90f
000d67 bd07
000d68 e510
000d69 bd18
000d6a 9a55                        tone _g4, g4_
000d6b 932f
000d6c 938f
000d6d 939f
000d6e e124
000d6f 940e 10b5
000d71 919f
000d72 918f
000d73 912f                        delayms 200
000d74 9855                        mute
000d75 932f
000d76 938f
000d77 939f
000d78 e021
000d79 940e 10b5
000d7b 919f
000d7c 918f
000d7d 912f                        delayms 10
000d7e e203
000d7f bd04
000d80 e00c
000d81 bd05
000d82 e90f
000d83 bd07
000d84 e510
000d85 bd18
000d86 9a55                        tone _g4, g4_
000d87 932f
000d88 938f
000d89 939f
000d8a e124
000d8b 940e 10b5
000d8d 919f
000d8e 918f
000d8f 912f                        delayms 200
000d90 9855                        mute
000d91 932f
000d92 938f
000d93 939f
000d94 e021
000d95 940e 10b5
000d97 919f
000d98 918f
000d99 912f                        delayms 10
000d9a e203
000d9b bd04
000d9c e00c
000d9d bd05
000d9e eb03
000d9f bd07
000da0 e51a
000da1 bd18
000da2 9a55                        tone _f4, f4_
000da3 932f
000da4 938f
000da5 939f
000da6 e124
000da7 940e 10b5
000da9 919f
000daa 918f
000dab 912f                        delayms 200
000dac 9855                        mute
000dad 932f
000dae 938f
000daf 939f
000db0 e021
000db1 940e 10b5
000db3 919f
000db4 918f
000db5 912f                        delayms 10
000db6 e203
000db7 bd04
000db8 e00c
000db9 bd05
000dba eb03
000dbb bd07
000dbc e51a
000dbd bd18
000dbe 9a55                        tone _f4, f4_
000dbf 932f
000dc0 938f
000dc1 939f
000dc2 e124
000dc3 940e 10b5
000dc5 919f
000dc6 918f
000dc7 912f                        delayms 200
000dc8 9855                        mute
000dc9 932f
000dca 938f
000dcb 939f
000dcc e021
000dcd 940e 10b5
000dcf 919f
000dd0 918f
000dd1 912f                        delayms 10
000dd2 e203
000dd3 bd04
000dd4 e00c
000dd5 bd05
000dd6 e80d
000dd7 bd07
000dd8 e417
000dd9 bd18
000dda 9a55                        tone _a4, a4_
000ddb 932f
000ddc 938f
000ddd 939f
000dde e124
000ddf 940e 10b5
000de1 919f
000de2 918f
000de3 912f                        delayms 200
000de4 9855                        mute
000de5 932f
000de6 938f
000de7 939f
000de8 e021
000de9 940e 10b5
000deb 919f
000dec 918f
000ded 912f                        delayms 10
000dee e203
000def bd04
000df0 e00c
000df1 bd05
000df2 eb03
000df3 bd07
000df4 e51a
000df5 bd18
000df6 9a55                        tone _f4, f4_
000df7 932f
000df8 938f
000df9 939f
000dfa e124
000dfb 940e 10b5
000dfd 919f
000dfe 918f
000dff 912f                        delayms 200
000e00 9855                        mute
000e01 932f
000e02 938f
000e03 939f
000e04 e021
000e05 940e 10b5
000e07 919f
000e08 918f
000e09 912f                        delayms 10
000e0a e203
000e0b bd04
000e0c e00c
000e0d bd05
000e0e eb03
000e0f bd07
000e10 e51a
000e11 bd18
000e12 9a55                        tone _f4, f4_
000e13 932f
000e14 938f
000e15 939f
000e16 e322
000e17 940e 10b5
000e19 919f
000e1a 918f
000e1b 912f                        delayms 500
000e1c 9855                        mute
000e1d 932f
000e1e 938f
000e1f 939f
000e20 e124
000e21 940e 10b5
000e23 919f
000e24 918f
000e25 912f                        delayms 200
000e26 e203
000e27 bd04
000e28 e00c
000e29 bd05
000e2a e406
000e2b bd07
000e2c e213
000e2d bd18
000e2e 9a55                        tone _a5, a5_
000e2f 932f
000e30 938f
000e31 939f
000e32 e124
000e33 940e 10b5
000e35 919f
000e36 918f
000e37 912f                        delayms 200
000e38 9855                        mute
000e39 932f
000e3a 938f
000e3b 939f
000e3c e021
000e3d 940e 10b5
000e3f 919f
000e40 918f
000e41 912f                        delayms 10
000e42 e203
000e43 bd04
000e44 e00c
000e45 bd05
000e46 e305
000e47 bd07
000e48 e11a
000e49 bd18
000e4a 9a55                        tone _d6, d6_
000e4b 932f
000e4c 938f
000e4d 939f
000e4e e228
000e4f 940e 10b5
000e51 919f
000e52 918f
000e53 912f                        delayms 400
000e54 9855                        mute
000e55 932f
000e56 938f
000e57 939f
000e58 e021
000e59 940e 10b5
000e5b 919f
000e5c 918f
000e5d 912f                        delayms 10
000e5e e203
000e5f bd04
000e60 e00c
000e61 bd05
000e62 e20f
000e63 bd07
000e64 e117
000e65 bd18
000e66 9a55                        tone _e6, e6_
000e67 932f
000e68 938f
000e69 939f
000e6a e124
000e6b 940e 10b5
000e6d 919f
000e6e 918f
000e6f 912f                        delayms 200
000e70 9855                        mute
000e71 932f
000e72 938f
000e73 939f
000e74 e021
000e75 940e 10b5
000e77 919f
000e78 918f
000e79 912f                        delayms 10
000e7a e203
000e7b bd04
000e7c e00c
000e7d bd05
000e7e e20c
000e7f bd07
000e80 e116
000e81 bd18
000e82 9a55                        tone _f6, f6_
000e83 932f
000e84 938f
000e85 939f
000e86 e124
000e87 940e 10b5
000e89 919f
000e8a 918f
000e8b 912f                        delayms 200
000e8c 9855                        mute
000e8d 932f
000e8e 938f
000e8f 939f
000e90 e022
000e91 940e 10b5
000e93 919f
000e94 918f
000e95 912f                        delayms 20
000e96 e203
000e97 bd04
000e98 e00c
000e99 bd05
000e9a e208
000e9b bd07
000e9c e114
000e9d bd18
000e9e 9a55                        tone _g6, g6_
000e9f 932f
000ea0 938f
000ea1 939f
000ea2 e228
000ea3 940e 10b5
000ea5 919f
000ea6 918f
000ea7 912f                        delayms 400
000ea8 9855                        mute
000ea9 932f
000eaa 938f
000eab 939f
000eac e021
000ead 940e 10b5
000eaf 919f
000eb0 918f
000eb1 912f                        delayms 10
000eb2 e203
000eb3 bd04
000eb4 e00c
000eb5 bd05
000eb6 e20c
000eb7 bd07
000eb8 e116
000eb9 bd18
000eba 9a55                        tone _f6, f6_
000ebb 932f
000ebc 938f
000ebd 939f
000ebe e228
000ebf 940e 10b5
000ec1 919f
000ec2 918f
000ec3 912f                        delayms 400
000ec4 9855                        mute
000ec5 932f
000ec6 938f
000ec7 939f
000ec8 e021
000ec9 940e 10b5
000ecb 919f
000ecc 918f
000ecd 912f                        delayms 10
000ece e203
000ecf bd04
000ed0 e00c
000ed1 bd05
000ed2 e20f
000ed3 bd07
000ed4 e117
000ed5 bd18
000ed6 9a55                        tone _e6, e6_
000ed7 932f
000ed8 938f
000ed9 939f
000eda e124
000edb 940e 10b5
000edd 919f
000ede 918f
000edf 912f                        delayms 200
000ee0 9855                        mute
000ee1 932f
000ee2 938f
000ee3 939f
000ee4 e021
000ee5 940e 10b5
000ee7 919f
000ee8 918f
000ee9 912f                        delayms 10
000eea e203
000eeb bd04
000eec e00c
000eed bd05
000eee e30c
000eef bd07
000ef0 e11e
000ef1 bd18
000ef2 9a55                        tone _c6, c6_
000ef3 932f
000ef4 938f
000ef5 939f
000ef6 e124
000ef7 940e 10b5
000ef9 919f
000efa 918f
000efb 912f                        delayms 200
000efc 9855                        mute
000efd 932f
000efe 938f
000eff 939f
000f00 e023
000f01 940e 10b5
000f03 919f
000f04 918f
000f05 912f                        delayms 30
000f06 e203
000f07 bd04
000f08 e00c
000f09 bd05
000f0a e30c
000f0b bd07
000f0c e11e
000f0d bd18
000f0e 9a55                        tone _c6, c6_
000f0f 932f
000f10 938f
000f11 939f
000f12 e228
000f13 940e 10b5
000f15 919f
000f16 918f
000f17 912f                        delayms 400
000f18 9855                        mute
000f19 932f
000f1a 938f
000f1b 939f
000f1c e021
000f1d 940e 10b5
000f1f 919f
000f20 918f
000f21 912f                        delayms 10
000f22 e203
000f23 bd04
000f24 e00c
000f25 bd05
000f26 e406
000f27 bd07
000f28 e213
000f29 bd18
000f2a 9a55                        tone _a5, a5_
000f2b 932f
000f2c 938f
000f2d 939f
000f2e e124
000f2f 940e 10b5
000f31 919f
000f32 918f
000f33 912f                        delayms 200
000f34 9855                        mute
000f35 932f
000f36 938f
000f37 939f
000f38 e021
000f39 940e 10b5
000f3b 919f
000f3c 918f
000f3d 912f                        delayms 10
000f3e e203
000f3f bd04
000f40 e00c
000f41 bd05
000f42 e403
000f43 bd07
000f44 e211
000f45 bd18
000f46 9a55                        tone _as5, as5_
000f47 932f
000f48 938f
000f49 939f
000f4a e124
000f4b 940e 10b5
000f4d 919f
000f4e 918f
000f4f 912f                        delayms 200
000f50 9855                        mute
000f51 932f
000f52 938f
000f53 939f
000f54 e022
000f55 940e 10b5
000f57 919f
000f58 918f
000f59 912f                        delayms 20
000f5a e203
000f5b bd04
000f5c e00c
000f5d bd05
000f5e e30c
000f5f bd07
000f60 e11e
000f61 bd18
000f62 9a55                        tone _c6, c6_
000f63 932f
000f64 938f
000f65 939f
000f66 e228
000f67 940e 10b5
000f69 919f
000f6a 918f
000f6b 912f                        delayms 400
000f6c 9855                        mute
000f6d 932f
000f6e 938f
000f6f 939f
000f70 e021
000f71 940e 10b5
000f73 919f
000f74 918f
000f75 912f                        delayms 10
000f76 e203
000f77 bd04
000f78 e00c
000f79 bd05
000f7a e30c
000f7b bd07
000f7c e11e
000f7d bd18
000f7e 9a55                        tone _c6, c6_
000f7f 932f
000f80 938f
000f81 939f
000f82 e228
000f83 940e 10b5
000f85 919f
000f86 918f
000f87 912f                        delayms 400
000f88 9855                        mute
000f89 932f
000f8a 938f
000f8b 939f
000f8c e021
000f8d 940e 10b5
000f8f 919f
000f90 918f
000f91 912f                        delayms 10
000f92 e203
000f93 bd04
000f94 e00c
000f95 bd05
000f96 e20c
000f97 bd07
000f98 e116
000f99 bd18
000f9a 9a55                        tone _f6, f6_
000f9b 932f
000f9c 938f
000f9d 939f
000f9e e124
000f9f 940e 10b5
000fa1 919f
000fa2 918f
000fa3 912f                        delayms 200
000fa4 9855                        mute
000fa5 932f
000fa6 938f
000fa7 939f
000fa8 e021
000fa9 940e 10b5
000fab 919f
000fac 918f
000fad 912f                        delayms 10
000fae e203
000faf bd04
000fb0 e00c
000fb1 bd05
000fb2 e305
000fb3 bd07
000fb4 e11a
000fb5 bd18
000fb6 9a55                        tone _d6, d6_
000fb7 932f
000fb8 938f
000fb9 939f
000fba e124
000fbb 940e 10b5
000fbd 919f
000fbe 918f
000fbf 912f                        delayms 200
000fc0 9855                        mute
000fc1 932f
000fc2 938f
000fc3 939f
000fc4 e021
000fc5 940e 10b5
000fc7 919f
000fc8 918f
000fc9 912f                        delayms 10
000fca e203
000fcb bd04
000fcc e00c
000fcd bd05
000fce e406
000fcf bd07
000fd0 e213
000fd1 bd18
000fd2 9a55                         tone _a5, a5_
000fd3 932f
000fd4 938f
000fd5 939f
000fd6 e124
000fd7 940e 10b5
000fd9 919f
000fda 918f
000fdb 912f                        delayms 200
000fdc 9855                        mute
000fdd 932f
000fde 938f
000fdf 939f
000fe0 e021
000fe1 940e 10b5
000fe3 919f
000fe4 918f
000fe5 912f                        delayms 10
000fe6 e203
000fe7 bd04
000fe8 e00c
000fe9 bd05
000fea e305
000feb bd07
000fec e11a
000fed bd18
000fee 9a55                        tone _d6, d6_
000fef 932f
000ff0 938f
000ff1 939f
000ff2 e228
000ff3 940e 10b5
000ff5 919f
000ff6 918f
000ff7 912f                        delayms 400
000ff8 9855                        mute
000ff9 932f
000ffa 938f
000ffb 939f
000ffc e021
000ffd 940e 10b5
000fff 919f
001000 918f
001001 912f                        delayms 10
001002 e203
001003 bd04
001004 e00c
001005 bd05
001006 e20f
001007 bd07
001008 e117
001009 bd18
00100a 9a55                        tone _e6, e6_
00100b 932f
00100c 938f
00100d 939f
00100e e124
00100f 940e 10b5
001011 919f
001012 918f
001013 912f                        delayms 200
001014 9855                        mute
001015 932f
001016 938f
001017 939f
001018 e021
001019 940e 10b5
00101b 919f
00101c 918f
00101d 912f                        delayms 10
00101e e203
00101f bd04
001020 e00c
001021 bd05
001022 e20c
001023 bd07
001024 e116
001025 bd18
001026 9a55                        tone _f6, f6_
001027 932f
001028 938f
001029 939f
00102a e124
00102b 940e 10b5
00102d 919f
00102e 918f
00102f 912f                        delayms 200
001030 9855                        mute
001031 932f
001032 938f
001033 939f
001034 e022
001035 940e 10b5
001037 919f
001038 918f
001039 912f                        delayms 20
00103a e203
00103b bd04
00103c e00c
00103d bd05
00103e e208
00103f bd07
001040 e114
001041 bd18
001042 9a55                        tone _g6, g6_
001043 932f
001044 938f
001045 939f
001046 e228
001047 940e 10b5
001049 919f
00104a 918f
00104b 912f                        delayms 400
00104c 9855                        mute
00104d 932f
00104e 938f
00104f 939f
001050 e021
001051 940e 10b5
001053 919f
001054 918f
001055 912f                        delayms 10
001056 e203
001057 bd04
001058 e00c
001059 bd05
00105a e20c
00105b bd07
00105c e116
00105d bd18
00105e 9a55                        tone _f6, f6_
00105f 932f
001060 938f
001061 939f
001062 e228
001063 940e 10b5
001065 919f
001066 918f
001067 912f                        delayms 400
001068 9855                        mute
001069 932f
00106a 938f
00106b 939f
00106c e021
00106d 940e 10b5
00106f 919f
001070 918f
001071 912f                        delayms 10
001072 e203
001073 bd04
001074 e00c
001075 bd05
001076 e20f
001077 bd07
001078 e117
001079 bd18
00107a 9a55                        tone _e6, e6_
00107b 932f
00107c 938f
00107d 939f
00107e e124
00107f 940e 10b5
001081 919f
001082 918f
001083 912f                        delayms 200
001084 9855                        mute
001085 932f
001086 938f
001087 939f
001088 e021
001089 940e 10b5
00108b 919f
00108c 918f
00108d 912f                        delayms 10
00108e e203
00108f bd04
001090 e00c
001091 bd05
001092 e30c
001093 bd07
001094 e11e
001095 bd18
001096 9a55                        tone _c6, c6_
001097 932f
001098 938f
001099 939f
00109a e124
00109b 940e 10b5
00109d 919f
00109e 918f
00109f 912f                        delayms 200
0010a0 9855                        mute
0010a1 932f
0010a2 938f
0010a3 939f
0010a4 e926
0010a5 940e 10b5
0010a7 919f
0010a8 918f
0010a9 912f                        delayms 1500
                                 
                                 
                                 
                                 
0010aa 932f
0010ab 938f
0010ac 939f
0010ad ec28
0010ae 940e 10b5
0010b0 919f
0010b1 918f
0010b2 912f                        delayms 2000
0010b3 940c 0000                   jmp main
                                 
                                 ;------------------------Delay podrutina------------------------
                                 delay10ms:
0010b5 e38e                      	ldi	iLoopRl,LOW(iVal)	; inicijalizuje unutrasnji loop count
0010b6 e99c                      	ldi	iLoopRh,HIGH(iVal)	; loop high i low registri
                                 
                                 iLoop:
0010b7 9701                        sbiw iLoopRl,1		; umanjuje unutrasnji loop register za 1
0010b8 f7f1                        brne iLoop			; grana na iLoop ako je unutrasnji Loop registers != 0
                                 
0010b9 952a                        dec oLoopR			; umanjuje spoljasnji loop register za 1
0010ba f7d1                        brne delay10ms		; grana na oLoop ako je spoljasnji loop register != 0
                                 
0010bb 0000                        nop				; no operation
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 912 r17: 304 r18: 919 r19:   0 r20:   0 
r21:   0 r22:   0 r23:   0 r24: 614 r25: 613 r26:   0 r27:   0 r28:   0 
r29:   0 r30:   0 r31:   0 
Registers used: 5 out of 35 (14.3%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   0 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   2 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  : 306 cbi   : 153 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :   0 cpse  :   0 dec   :   1 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   0 jmp   :   1 
ld    :   0 ldd   :   0 ldi   : 916 lds   :   0 lpm   :   0 lsl   :   0 
lsr   :   0 mov   :   0 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   1 or    :   0 ori   :   0 out   : 608 pop   : 918 
push  : 918 rcall :   0 ret   :   1 reti  :   0 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   : 152 sbic  :   0 sbis  :   0 
sbiw  :   1 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   0 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 13 out of 113 (11.5%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00217a   8570      0   8570   32768  26.2%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
