#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Mar 23 20:25:05 2025
# Process ID         : 1964226
# Current directory  : /home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.runs/synth_1
# Command line       : vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file           : /home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.runs/synth_1/top.vds
# Journal file       : /home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.runs/synth_1/vivado.jou
# Running On         : LukasDell
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 5625U with Radeon Graphics
# CPU Frequency      : 3468.594 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 24508 MB
# Swap memory        : 8589 MB
# Total Virtual      : 33098 MB
# Available Virtual  : 22503 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1512.664 ; gain = 75.840 ; free physical = 2723 ; free virtual = 21017
Command: read_checkpoint -auto_incremental -incremental /home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1964395
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2112.723 ; gain = 425.832 ; free physical = 1904 ; free virtual = 20198
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'slow_clk_o', assumed default net type 'wire' [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/seg_display_driver.v:86]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/lukas/fpga_vivado/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/lukas/fpga_vivado/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/uart_rx.v:45]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/uart_rx.v:45]
WARNING: [Synth 8-7071] port 'o_debug' of module 'uart_rx' is unconnected for instance 'RX' [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/top.v:50]
WARNING: [Synth 8-7023] instance 'RX' of module 'uart_rx' has 7 connections declared, but only 6 given [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/top.v:50]
INFO: [Synth 8-6157] synthesizing module 'seg_display_driver' [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/seg_display_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/binary_to_bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/binary_to_bcd.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7seg' [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/hex_to_7seg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7seg' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/hex_to_7seg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'seg_display_driver' (0#1) [/home/lukas/fpga_vivado/projects/uart_reciever/uart_reciever.srcs/sources_1/new/seg_display_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/uart_tx.v:38]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/uart_tx.v:38]
WARNING: [Synth 8-7071] port 'o_debug' of module 'uart_tx' is unconnected for instance 'TX' [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/top.v:70]
WARNING: [Synth 8-7023] instance 'TX' of module 'uart_tx' has 9 connections declared, but only 8 given [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/top.v:70]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-7137] Register r_Rx_DV_reg in module uart_rx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/uart_rx.v:90]
WARNING: [Synth 8-7137] Register r_Clock_Count_reg in module uart_rx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/uart_rx.v:91]
WARNING: [Synth 8-7137] Register r_Bit_Index_reg in module uart_rx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/uart_rx.v:92]
WARNING: [Synth 8-7137] Register r_Rx_Byte_reg in module uart_rx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/uart_rx.v:132]
WARNING: [Synth 8-7137] Register o_Tx_Serial_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/uart_tx.v:63]
WARNING: [Synth 8-7137] Register r_Tx_Done_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/uart_tx.v:72]
WARNING: [Synth 8-7137] Register r_Clock_Count_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/uart_tx.v:73]
WARNING: [Synth 8-7137] Register r_Bit_Index_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/uart_tx.v:74]
WARNING: [Synth 8-7137] Register r_Tx_Active_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/uart_tx.v:78]
WARNING: [Synth 8-7137] Register r_Tx_Data_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/sources_1/new/uart_tx.v:79]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2186.660 ; gain = 499.770 ; free physical = 1809 ; free virtual = 20105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2204.473 ; gain = 517.582 ; free physical = 1809 ; free virtual = 20105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2204.473 ; gain = 517.582 ; free physical = 1809 ; free virtual = 20105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2210.410 ; gain = 0.000 ; free physical = 1802 ; free virtual = 20097
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/constrs_1/new/pin_constr.xdc]
Finished Parsing XDC File [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/constrs_1/new/pin_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.srcs/constrs_1/new/pin_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.223 ; gain = 0.000 ; free physical = 1801 ; free virtual = 20096
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.223 ; gain = 0.000 ; free physical = 1801 ; free virtual = 20096
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2360.223 ; gain = 673.332 ; free physical = 1806 ; free virtual = 20101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2368.227 ; gain = 681.336 ; free physical = 1806 ; free virtual = 20101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2368.227 ; gain = 681.336 ; free physical = 1806 ; free virtual = 20101
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
          s_TX_START_BIT |                              001 |                              001
          s_TX_DATA_BITS |                              010 |                              010
           s_TX_STOP_BIT |                              011 |                              011
               s_CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2368.227 ; gain = 681.336 ; free physical = 1815 ; free virtual = 20111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   5 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port an[3] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2368.227 ; gain = 681.336 ; free physical = 1794 ; free virtual = 20095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2387.227 ; gain = 700.336 ; free physical = 1709 ; free virtual = 20010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2387.227 ; gain = 700.336 ; free physical = 1709 ; free virtual = 20010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2416.273 ; gain = 729.383 ; free physical = 1686 ; free virtual = 19986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.086 ; gain = 872.195 ; free physical = 1568 ; free virtual = 19868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.086 ; gain = 872.195 ; free physical = 1568 ; free virtual = 19868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.086 ; gain = 872.195 ; free physical = 1568 ; free virtual = 19868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.086 ; gain = 872.195 ; free physical = 1568 ; free virtual = 19868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.086 ; gain = 872.195 ; free physical = 1568 ; free virtual = 19868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.086 ; gain = 872.195 ; free physical = 1568 ; free virtual = 19868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    28|
|3     |LUT1   |    21|
|4     |LUT2   |    40|
|5     |LUT3   |    10|
|6     |LUT4   |    11|
|7     |LUT5   |    29|
|8     |LUT6   |    56|
|9     |MUXF7  |     8|
|10    |FDCE   |     6|
|11    |FDRE   |   130|
|12    |IBUF   |    12|
|13    |OBUF   |    29|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.086 ; gain = 872.195 ; free physical = 1568 ; free virtual = 19868
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2559.086 ; gain = 716.445 ; free physical = 1568 ; free virtual = 19868
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.094 ; gain = 872.195 ; free physical = 1568 ; free virtual = 19869
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2559.094 ; gain = 0.000 ; free physical = 1568 ; free virtual = 19869
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2615.113 ; gain = 0.000 ; free physical = 1728 ; free virtual = 20029
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4a98be7f
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2615.113 ; gain = 1098.480 ; free physical = 1728 ; free virtual = 20028
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1767.034; main = 1767.034; forked = 268.200
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3285.238; main = 2615.117; forked = 917.008
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2639.125 ; gain = 0.000 ; free physical = 1727 ; free virtual = 20028
INFO: [Common 17-1381] The checkpoint '/home/lukas/fpga_vivado/projects/uart_raspberry/uart_raspberry.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 23 20:25:32 2025...
