Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: AddressGenerator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AddressGenerator.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AddressGenerator"
Output Format                      : NGC
Target Device                      : xc7z020-2-clg400

---- Source Options
Top Module Name                    : AddressGenerator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/DATA42/Dropbox/EmbeddedRetina/embeddedretina_ise/RetinaParameters.vhd" into library work
Parsing package <RetinaParameters>.
Parsing package body <RetinaParameters>.
Parsing VHDL file "/media/DATA42/Dropbox/EmbeddedRetina/embeddedretina_ise/AddressGenerator.vhd" into library work
Parsing entity <AddressGenerator>.
Parsing architecture <BEHAVIORAL> of entity <addressgenerator>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <AddressGenerator> (architecture <BEHAVIORAL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <AddressGenerator>.
    Related source file is "/media/DATA42/Dropbox/EmbeddedRetina/embeddedretina_ise/AddressGenerator.vhd".
WARNING:Xst:647 - Input <imgBaseAddr<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <request_out>.
    Found 1-bit register for signal <s_producerState>.
    Found 1-bit register for signal <busy_out>.
    Found 3-bit register for signal <point_set_id>.
    Found 3-bit register for signal <select_pair>.
    Found 32-bit register for signal <addr>.
    Found 6-bit register for signal <kptScaleOut>.
    Found 2-bit register for signal <s_consumerState>.
    Found finite state machine <FSM_0> for signal <s_consumerState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <BUS_0001_GND_6_o_add_20_OUT> created at line 148.
    Found 9-bit adder for signal <n0098> created at line 155.
    Found 32-bit adder for signal <n0177> created at line 158.
    Found 32-bit adder for signal <n0168> created at line 158.
    Found 4-bit adder for signal <select_pair[2]_GND_6_o_add_39_OUT> created at line 160.
    Found 33-bit adder for signal <n0117> created at line 158.
    Found 12-bit adder for signal <n0187> created at line 161.
    Found 32-bit adder for signal <GND_6_o_BUS_0009_add_45_OUT> created at line 158.
    Found 3-bit adder for signal <point_set_id[2]_GND_6_o_add_49_OUT> created at line 191.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_51_OUT<2:0>> created at line 193.
    Found 10x8-bit multiplier for signal <kptCoordY[9]_PWR_6_o_MuLt_19_OUT> created at line 151.
    Found 3x6-bit multiplier for signal <n0172> created at line 155.
    Found 2x8-bit multiplier for signal <kptOctave[1]_PWR_6_o_MuLt_35_OUT> created at line 159.
    Found 10x8-bit multiplier for signal <kptOctave[1]_PWR_6_o_MuLt_36_OUT> created at line 159.
    Found 12x9-bit multiplier for signal <BUS_0009_GND_6_o_MuLt_44_OUT> created at line 161.
    Found 32x60-bit Read Only RAM for signal <_n0259>
    Found 6-bit 12-to-1 multiplexer for signal <select_pair[2]_X_6_o_wide_mux_40_OUT> created at line 160.
    Found 6-bit 12-to-1 multiplexer for signal <select_pair[2]_X_6_o_wide_mux_42_OUT> created at line 161.
    Summary:
	inferred   1 RAM(s).
	inferred   5 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <AddressGenerator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x60-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 5
 10x8-bit multiplier                                   : 2
 12x9-bit multiplier                                   : 1
 6x3-bit multiplier                                    : 1
 8x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 9
 12-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 3
 33-bit adder                                          : 1
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 3
 3-bit register                                        : 2
 32-bit register                                       : 1
 6-bit register                                        : 1
# Multiplexers                                         : 7
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 2
 6-bit 12-to-1 multiplexer                             : 2
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AddressGenerator>.
The following registers are absorbed into counter <point_set_id>: 1 register on signal <point_set_id>.
	Multiplier <Mmult_kptOctave[1]_PWR_6_o_MuLt_36_OUT> in block <AddressGenerator> and adder/subtractor <Madd_n0177> in block <AddressGenerator> are combined into a MAC<Maddsub_kptOctave[1]_PWR_6_o_MuLt_36_OUT>.
	Multiplier <Mmult_n0172> in block <AddressGenerator> and adder/subtractor <Madd_n0098_Madd> in block <AddressGenerator> are combined into a MAC<Maddsub_n0172>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0259> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 60-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0098>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <AddressGenerator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x60-bit single-port distributed Read Only RAM       : 1
# MACs                                                 : 2
 10x8-to-32-bit MAC                                    : 1
 6x3-to-5-bit MAC                                      : 1
# Multipliers                                          : 3
 10x8-bit multiplier                                   : 1
 12x9-bit multiplier                                   : 1
 8x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 6
 12-bit adder                                          : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 3
 4-bit adder                                           : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 44
 Flip-Flops                                            : 44
# Multiplexers                                         : 6
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 6-bit 12-to-1 multiplexer                             : 2
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <s_producerState> in Unit <AddressGenerator> is equivalent to the following FF/Latch, which will be removed : <busy_out> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <s_consumerState[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 init    | 00
 req     | 01
 waiting | 10
 ready   | 11
---------------------

Optimizing unit <AddressGenerator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block AddressGenerator, actual ratio is 0.
FlipFlop point_set_id_2 has been replicated 1 time(s)
FlipFlop select_pair_0 has been replicated 1 time(s)
FlipFlop select_pair_1 has been replicated 1 time(s)
FlipFlop select_pair_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : AddressGenerator.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 376
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 1
#      LUT2                        : 29
#      LUT3                        : 18
#      LUT4                        : 10
#      LUT5                        : 69
#      LUT6                        : 123
#      MUXCY                       : 57
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 60
# FlipFlops/Latches                : 52
#      FDR                         : 3
#      FDRE                        : 45
#      FDSE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 102
#      IBUF                        : 62
#      OBUF                        : 40
# DSPs                             : 4
#      DSP48E1                     : 4

Device utilization summary:
---------------------------

Selected Device : 7z020clg400-2 


Slice Logic Utilization: 
 Number of Slice Registers:              52  out of  106400     0%  
 Number of Slice LUTs:                  252  out of  53200     0%  
    Number used as Logic:               252  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    261
   Number with an unused Flip Flop:     209  out of    261    80%  
   Number with an unused LUT:             9  out of    261     3%  
   Number of fully used LUT-FF pairs:    43  out of    261    16%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         104
 Number of bonded IOBs:                 103  out of    125    82%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      4  out of    220     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 52    |
N1                                 | NONE(Madd_n01681)      | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.372ns (Maximum Frequency: 119.445MHz)
   Minimum input arrival time before clock: 9.462ns
   Maximum output required time after clock: 0.592ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.372ns (frequency: 119.445MHz)
  Total number of paths / destination ports: 6114887 / 95
-------------------------------------------------------------------------
Delay:               8.372ns (Levels of Logic = 50)
  Source:            point_set_id_2 (FF)
  Destination:       point_addr_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: point_set_id_2 to point_addr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            67   0.236   0.631  point_set_id_2 (point_set_id_2)
     LUT6:I3->O           51   0.043   0.483  Maddsub_n0172_Madd_cy<2>11 (Maddsub_n0172_Madd_cy<2>)
     LUT3:I2->O           23   0.043   0.469  Maddsub_n0172_Madd_xor<4>11 (n0098<4>)
     LUT6:I5->O            1   0.043   0.350  Mmux_select_pair[2]_X_6_o_wide_mux_42_OUT29 (Mmux_select_pair[2]_X_6_o_wide_mux_42_OUT28)
     LUT6:I5->O            1   0.043   0.350  Mmux_select_pair[2]_X_6_o_wide_mux_42_OUT212 (Mmux_select_pair[2]_X_6_o_wide_mux_42_OUT211)
     LUT6:I5->O            1   0.043   0.000  Madd_n0187_lut<1> (Madd_n0187_lut<1>)
     MUXCY:S->O            1   0.238   0.000  Madd_n0187_cy<1> (Madd_n0187_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<2> (Madd_n0187_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<3> (Madd_n0187_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<4> (Madd_n0187_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<5> (Madd_n0187_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<6> (Madd_n0187_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<7> (Madd_n0187_cy<7>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<8> (Madd_n0187_cy<8>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<9> (Madd_n0187_cy<9>)
     MUXCY:CI->O           1   0.150   0.350  Madd_n0187_cy<10> (Madd_n0187_cy<10>)
     LUT5:I4->O            7   0.043   0.373  Mxor_BUS_0009_select_pair[2]_XOR_8_o_xo<0>1 (BUS_0009_select_pair[2]_XOR_8_o)
     DSP48E1:B11->P0       1   3.076   0.350  Mmult_BUS_0009_GND_6_o_MuLt_44_OUT (BUS_0009_GND_6_o_MuLt_44_OUT<0>)
     LUT6:I5->O            1   0.043   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_lut<0> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<0> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<1> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<2> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<3> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<4> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<5> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<6> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<7> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<8> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<9> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<10> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<11> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<12> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<13> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<14> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<15> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<16> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<16>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<17> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<17>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<18> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<18>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<19> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<19>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<20> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<20>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<21> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<21>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<22> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<22>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<23> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<23>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<24> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<24>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<25> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<25>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<26> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<26>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<27> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<27>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<28> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<28>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<29> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<29>)
     MUXCY:CI->O           0   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<30> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<30>)
     XORCY:CI->O           1   0.262   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_xor<31> (GND_6_o_BUS_0001_mux_46_OUT<31>)
     FDRE:D                   -0.000          point_addr_31
    ----------------------------------------
    Total                      8.372ns (5.015ns logic, 3.358ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 122989966 / 94
-------------------------------------------------------------------------
Offset:              9.462ns (Levels of Logic = 56)
  Source:            kptScale<2> (PAD)
  Destination:       point_addr_31 (FF)
  Destination Clock: clk rising

  Data Path: kptScale<2> to point_addr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.000   0.422  kptScale_2_IBUF (kptScale_2_IBUF)
     LUT2:I0->O            1   0.043   0.000  Maddsub_n0172_Madd1_lut<2> (Maddsub_n0172_Madd1_lut<2>)
     MUXCY:S->O            1   0.238   0.000  Maddsub_n0172_Madd1_cy<2> (Maddsub_n0172_Madd1_cy<2>)
     XORCY:CI->O           1   0.262   0.350  Maddsub_n0172_Madd1_xor<3> (Maddsub_n0172_Madd_31)
     LUT2:I1->O            1   0.043   0.000  Maddsub_n0172_Madd2_lut<3> (Maddsub_n0172_Madd2_lut<3>)
     MUXCY:S->O            0   0.238   0.000  Maddsub_n0172_Madd2_cy<3> (Maddsub_n0172_Madd2_cy<3>)
     XORCY:CI->O          33   0.262   0.625  Maddsub_n0172_Madd2_xor<4> (Maddsub_n0172_4)
     LUT3:I0->O           23   0.043   0.469  Maddsub_n0172_Madd_xor<4>11 (n0098<4>)
     LUT6:I5->O            1   0.043   0.350  Mmux_select_pair[2]_X_6_o_wide_mux_42_OUT29 (Mmux_select_pair[2]_X_6_o_wide_mux_42_OUT28)
     LUT6:I5->O            1   0.043   0.350  Mmux_select_pair[2]_X_6_o_wide_mux_42_OUT212 (Mmux_select_pair[2]_X_6_o_wide_mux_42_OUT211)
     LUT6:I5->O            1   0.043   0.000  Madd_n0187_lut<1> (Madd_n0187_lut<1>)
     MUXCY:S->O            1   0.238   0.000  Madd_n0187_cy<1> (Madd_n0187_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<2> (Madd_n0187_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<3> (Madd_n0187_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<4> (Madd_n0187_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<5> (Madd_n0187_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<6> (Madd_n0187_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<7> (Madd_n0187_cy<7>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<8> (Madd_n0187_cy<8>)
     MUXCY:CI->O           1   0.014   0.000  Madd_n0187_cy<9> (Madd_n0187_cy<9>)
     MUXCY:CI->O           1   0.150   0.350  Madd_n0187_cy<10> (Madd_n0187_cy<10>)
     LUT5:I4->O            7   0.043   0.373  Mxor_BUS_0009_select_pair[2]_XOR_8_o_xo<0>1 (BUS_0009_select_pair[2]_XOR_8_o)
     DSP48E1:B11->P0       1   3.076   0.350  Mmult_BUS_0009_GND_6_o_MuLt_44_OUT (BUS_0009_GND_6_o_MuLt_44_OUT<0>)
     LUT6:I5->O            1   0.043   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_lut<0> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<0> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<1> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<2> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<3> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<4> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<5> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<6> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<7> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<8> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<9> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<10> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<11> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<12> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<13> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<14> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<15> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<16> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<16>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<17> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<17>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<18> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<18>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<19> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<19>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<20> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<20>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<21> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<21>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<22> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<22>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<23> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<23>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<24> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<24>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<25> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<25>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<26> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<26>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<27> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<27>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<28> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<28>)
     MUXCY:CI->O           1   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<29> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<29>)
     MUXCY:CI->O           0   0.014   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<30> (Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_cy<30>)
     XORCY:CI->O           1   0.262   0.000  Mmux_GND_6_o_BUS_0001_mux_46_OUT_rs_xor<31> (GND_6_o_BUS_0001_mux_46_OUT<31>)
     FDRE:D                   -0.000          point_addr_31
    ----------------------------------------
    Total                      9.462ns (5.822ns logic, 3.640ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              0.592ns (Levels of Logic = 1)
  Source:            s_producerState (FF)
  Destination:       busy_out (PAD)
  Source Clock:      clk rising

  Data Path: s_producerState to busy_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.236   0.356  s_producerState (s_producerState)
     OBUF:I->O                 0.000          busy_out_OBUF (busy_out)
    ----------------------------------------
    Total                      0.592ns (0.236ns logic, 0.356ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N1             |    4.438|         |         |         |
clk            |    8.372|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.72 secs
 
--> 


Total memory usage is 531316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    4 (   0 filtered)

