
# RZR1

# RZR1 # GPIO Bank 34 (VCCIO34 from BO board) (2.5V for Hydra UEBO) / (J26 jumper from TEBO)
# pairs 18,20,24 ->CMOS; all others LVDS
#set_property    PACKAGE_PIN K6                      [get_ports "B34_L01_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L01_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN K5                      [get_ports "B34_L01_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L01_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN J5                      [get_ports "B34_L02_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L02_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN J4                      [get_ports "B34_L02_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L02_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN K2                      [get_ports "B34_L03_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L03_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN K1                      [get_ports "B34_L03_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L03_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN K3                      [get_ports "B34_L04_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L04_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN L2                      [get_ports "B34_L04_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L04_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN L4                      [get_ports "B34_L05_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L05_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN L3                      [get_ports "B34_L05_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L05_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN L5                      [get_ports "B34_L06_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L06_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN M5                      [get_ports "B34_L06_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L06_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN M2                      [get_ports "B34_L07_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L07_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN M1                      [get_ports "B34_L07_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L07_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN M6                      [get_ports "B34_L08_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L08_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN N6                      [get_ports "B34_L08_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L08_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN N1                      [get_ports "B34_L09_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L09_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN P1                      [get_ports "B34_L09_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L09_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN M4                      [get_ports "B34_L10_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L10_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN N4                      [get_ports "B34_L10_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L10_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN N3                      [get_ports "B34_L11_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L11_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN N2                      [get_ports "B34_L11_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L11_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN P4                      [get_ports "B34_L12_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L12_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN P3                      [get_ports "B34_L12_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L12_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN R2                      [get_ports "B34_L13_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L13_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN R1                      [get_ports "B34_L13_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L13_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN R3                      [get_ports "B34_L14_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L14_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN T2                      [get_ports "B34_L14_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L14_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN U2                      [get_ports "B34_L15_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L15_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN U1                      [get_ports "B34_L15_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L15_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN V3                      [get_ports "B34_L16_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L16_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN V2                      [get_ports "B34_L16_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L16_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN T4                      [get_ports "B34_L17_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L17_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN T3                      [get_ports "B34_L17_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L17_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64

#set_property    PACKAGE_PIN U4                      [get_ports "B34_L18_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS25             [get_ports "B34_L18_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN V4                      [get_ports "B34_L18_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS25             [get_ports "B34_L18_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64

#set_property    PACKAGE_PIN P6                      [get_ports "B34_L19_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L19_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN P5                      [get_ports "B34_L19_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L19_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64

#set_property    PACKAGE_PIN U6                      [get_ports "B34_L20_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS25             [get_ports "B34_L20_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN U5                      [get_ports "B34_L20_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS25             [get_ports "B34_L20_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64

#set_property    PACKAGE_PIN R5                      [get_ports "B34_L21_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L21_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN T5                      [get_ports "B34_L21_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L21_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN R7                      [get_ports "B34_L22_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L22_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN T7                      [get_ports "B34_L22_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L22_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN U7                      [get_ports "B34_L23_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L23_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN V6                      [get_ports "B34_L23_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVDS_25              [get_ports "B34_L23_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64

#set_property    PACKAGE_PIN V8                      [get_ports "B34_L24_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS25             [get_ports "B34_L24_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN V7                      [get_ports "B34_L24_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS25             [get_ports "B34_L24_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64


# RZR1 # GPIO Bank 14 (3.3V from 714 board)
#set_property    PACKAGE_PIN V12                     [get_ports "B14_L21_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L21_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN V13                     [get_ports "B14_L21_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L21_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64

#set_property    PACKAGE_PIN U11                     [get_ports "B14_L23_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L23_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN V11                     [get_ports "B14_L23_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L23_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN U9                      [get_ports "B14_L24_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L24_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN V9                      [get_ports "B14_L24_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L24_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64


# RZR1 # SERDES
#set_property    PACKAGE_PIN D6                      [get_ports "MGT_CLK0_P"]           ;# Bank 121 - MGTREFCLK0N_121
#set_property    PACKAGE_PIN D5                      [get_ports "MGT_CLK0_N"]           ;# Bank 121 - MGTREFCLK0P_121
#set_property    PACKAGE_PIN H2                      [get_ports "MGT_TX0_P"]            ;# Bank 121 - MGTREFCLK0N_121
#set_property    PACKAGE_PIN H1                      [get_ports "MGT_TX0_N"]            ;# Bank 121 - MGTREFCLK0P_121
#set_property    PACKAGE_PIN F2                      [get_ports "MGT_TX1_P"]            ;# Bank 121 - MGTREFCLK0N_121
#set_property    PACKAGE_PIN F1                      [get_ports "MGT_TX1_N"]            ;# Bank 121 - MGTREFCLK0P_121
#set_property    PACKAGE_PIN D2                      [get_ports "MGT_TX2_P"]            ;# Bank 121 - MGTREFCLK0N_121
#set_property    PACKAGE_PIN D1                      [get_ports "MGT_TX2_N"]            ;# Bank 121 - MGTREFCLK0P_121
#set_property    PACKAGE_PIN B2                      [get_ports "MGT_TX3_P"]            ;# Bank 121 - MGTREFCLK0N_121
#set_property    PACKAGE_PIN B1                      [get_ports "MGT_TX3_N"]            ;# Bank 121 - MGTREFCLK0P_121
#set_property    PACKAGE_PIN E4                      [get_ports "MGT_RX0_P"]            ;# Bank 121 - MGTREFCLK0N_121
#set_property    PACKAGE_PIN E3                      [get_ports "MGT_RX0_N"]            ;# Bank 121 - MGTREFCLK0P_121
#set_property    PACKAGE_PIN A4                      [get_ports "MGT_RX1_P"]            ;# Bank 121 - MGTREFCLK0N_121
#set_property    PACKAGE_PIN A3                      [get_ports "MGT_RX1_N"]            ;# Bank 121 - MGTREFCLK0P_121
#set_property    PACKAGE_PIN C4                      [get_ports "MGT_RX2_P"]            ;# Bank 121 - MGTREFCLK0N_121
#set_property    PACKAGE_PIN C3                      [get_ports "MGT_RX2_N"]            ;# Bank 121 - MGTREFCLK0P_121
#set_property    PACKAGE_PIN G4                      [get_ports "MGT_RX3_P"]            ;# Bank 121 - MGTREFCLK0N_121
#set_property    PACKAGE_PIN G3                      [get_ports "MGT_RX3_N"]            ;# Bank 121 - MGTREFCLK0P_121


# RZR2

# RZR2 # GPIO Bank 15 (VCCIO15 from BO board) (3.3V for Hydra UEBO) / (fixed 3.3V from TEBO)
#set_property    PACKAGE_PIN D8                      [get_ports "B15_L01_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L01_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN C8                      [get_ports "B15_L01_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L01_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN D9                      [get_ports "B15_L02_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L02_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN C9                      [get_ports "B15_L02_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L02_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN B9                      [get_ports "B15_L03_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L03_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN A9                      [get_ports "B15_L03_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L03_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN C11                     [get_ports "B15_L04_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L04_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN B11                     [get_ports "B15_L04_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L04_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN B10                     [get_ports "B15_L05_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L05_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN A10                     [get_ports "B15_L05_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L05_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN D11                     [get_ports "B15_L06_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L06_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN C12                     [get_ports "B15_L06_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L06_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN B12                     [get_ports "B15_L07_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L07_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN A12                     [get_ports "B15_L07_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L07_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN A13                     [get_ports "B15_L08_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L08_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN A14                     [get_ports "B15_L08_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L08_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN C14                     [get_ports "B15_L09_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L09_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN B15                     [get_ports "B15_L09_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L09_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN B14                     [get_ports "B15_L10_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L10_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN A15                     [get_ports "B15_L10_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L10_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN D13                     [get_ports "B15_L11_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L11_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN C13                     [get_ports "B15_L11_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L11_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN E13                     [get_ports "B15_L12_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L12_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN D14                     [get_ports "B15_L12_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L12_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN E15                     [get_ports "B15_L13_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L13_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN D15                     [get_ports "B15_L13_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L13_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN E16                     [get_ports "B15_L14_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L14_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN D16                     [get_ports "B15_L14_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L14_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN B16                     [get_ports "B15_L15_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L15_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN A17                     [get_ports "B15_L15_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L15_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN C16                     [get_ports "B15_L16_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L16_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN B17                     [get_ports "B15_L16_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L16_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN E17                     [get_ports "B15_L17_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L17_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN D18                     [get_ports "B15_L17_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L17_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN C17                     [get_ports "B15_L18_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L18_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN C18                     [get_ports "B15_L18_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L18_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN G17                     [get_ports "B15_L19_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L19_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN F18                     [get_ports "B15_L19_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L19_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN H16                     [get_ports "B15_L20_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L20_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN G16                     [get_ports "B15_L20_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L20_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN G15                     [get_ports "B15_L21_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L21_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN F15                     [get_ports "B15_L21_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L21_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN G14                     [get_ports "B15_L22_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L22_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN F14                     [get_ports "B15_L22_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L22_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN H17                     [get_ports "B15_L23_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L23_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN H18                     [get_ports "B15_L23_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L23_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN F17                     [get_ports "B15_L24_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L24_P"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property    PACKAGE_PIN E18                     [get_ports "B15_L24_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B15_L24_N"]           ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_64



# RZR2 # GPIOBank 14 (VCCIO0, 3.3V from 714 board)
#set_property    PACKAGE_PIN K17                     [get_ports "B14_L04_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L04_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN L18                     [get_ports "B14_L04_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L04_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN J14                     [get_ports "B14_L05_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L05_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN K15                     [get_ports "B14_L05_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L05_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64

#set_property    PACKAGE_PIN M16                     [get_ports "B14_L07_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L07_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN M17                     [get_ports "B14_L07_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L07_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN M14                     [get_ports "B14_L08_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L08_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN N14                     [get_ports "B14_L08_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L08_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN N16                     [get_ports "B14_L09_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L09_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN N17                     [get_ports "B14_L09_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L09_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN N18                     [get_ports "B14_L10_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L10_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN P18                     [get_ports "B14_L10_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L10_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN P15                     [get_ports "B14_L11_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L11_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN P16                     [get_ports "B14_L11_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L11_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
set_property PACKAGE_PIN P14 [get_ports B14_L12_P]
set_property IOSTANDARD LVCMOS33 [get_ports B14_L12_P]
set_property    PACKAGE_PIN R15                     [get_ports "B14_L12_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L12_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64

#set_property    PACKAGE_PIN R16                     [get_ports "B14_L14_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L14_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN R17                     [get_ports "B14_L14_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L14_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN R18                     [get_ports "B14_L15_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L15_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN T18                     [get_ports "B14_L15_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L15_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN T17                     [get_ports "B14_L16_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L16_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN U17                     [get_ports "B14_L16_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L16_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN U15                     [get_ports "B14_L17_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L17_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN U16                     [get_ports "B14_L17_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L17_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN V16                     [get_ports "B14_L18_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L18_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN V17                     [get_ports "B14_L18_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L18_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN R13                     [get_ports "B14_L19_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L19_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN T13                     [get_ports "B14_L19_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L19_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN U14                     [get_ports "B14_L20_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L20_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN V14                     [get_ports "B14_L20_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L20_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64

#set_property    PACKAGE_PIN T12                     [get_ports "B14_L22_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L22_P"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN U12                     [get_ports "B14_L22_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L22_N"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64



#set_property    PACKAGE_PIN U10                     [get_ports "B14_L25"]                    ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L25"]                    ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN L14                     [get_ports "B14_L00"]                    ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "B14_L00"]                    ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
set_property PACKAGE_PIN T15 [get_ports B14_L13_N]
set_property IOSTANDARD LVCMOS33 [get_ports B14_L13_N]



# RZR2 # SPI-Flash (VCCIO0, 3.3V from 714 board)
#set_property    PACKAGE_PIN K16                     [get_ports "SPI_DQ0"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "SPI_DQ0"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN L17                     [get_ports "SPI_DQ1"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "SPI_DQ1"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN J15                     [get_ports "SPI_DQ2"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "SPI_DQ2"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN J16                     [get_ports "SPI_DQ3"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "SPI_DQ3"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN L15                     [get_ports "SPI_CS"]                   ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "SPI_CS"]                   ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property    PACKAGE_PIN E8                      [get_ports "SPI_CLK"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64
#set_property       IOSTANDARD  LVCMOS33             [get_ports "SPI_CLK"]                  ;# Bank  64 VCCO - VCC1V8_FPGA - IO_L24P_T3U_N10_64


# RZR2 # 25M Clk (VCCIO0, 3.3V from 714 board) B14_L13_P
set_property PACKAGE_PIN T14 [get_ports SYSCLK_25M]
set_property IOSTANDARD LVCMOS33 [get_ports SYSCLK_25M]


#LED (VCCIO0, 3.3V from 714 board)
set_property PACKAGE_PIN K18 [get_ports GPIO_LED]
set_property IOSTANDARD LVCMOS33 [get_ports GPIO_LED]


# 125M MGT CLK
#set_property    PACKAGE_PIN B6                      [get_ports "MGT_CLK1_P"]            ;# Bank 121 - MGTREFCLK0N_121
#set_property    PACKAGE_PIN B5                      [get_ports "MGT_CLK1_N"]            ;# Bank 121 - MGTREFCLK0P_121





set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR NO [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.M1PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M2PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M0PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.USR_ACCESS TIMESTAMP [current_design]


#SPI flash file generation command
#write_cfgmem (* mark_debug = "true" *)-force -interface SPIx4 -format MCS -size 128 -loadbit "up 0x0 /tools/projects/glacaille/Projects/Hydra/vivado/BUILDS/ATX7/UE_TOP/UE_TOP.runs/impl_1/UE_714_wrapper.bit" -file "/tools/projects/glacaille/Projects/Hydra/vivado/BUILDS/ATX7/UE_TOP/UE_TOP.mcs"
