# Bharanidharan R

ğŸ“ Electrical and Electronics Engineering Undergraduate  
ğŸ”¬ VLSI | Digital Design | Embedded Systems  

---

## ğŸ” About Me

Electrical and Electronics Engineering student interested in  
**VLSI Design, RTL Development, and Embedded Systems**.

Focused on building strong foundations in:

- Digital IC Design
- AMBA Protocols (AHB/APB)
- RTL Architecture
- Hardware Verification
- Bare-Metal Embedded Systems

---

# ğŸ›  Skills & Tools

---

## ğŸ”¹ Hardware Description Languages
![Verilog](https://img.shields.io/badge/Verilog-RTL-8A2BE2)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-Verification-6A5ACD)
![C](https://img.shields.io/badge/C-System%20Programming-00599C?logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-Basic-00599C?logo=cplusplus&logoColor=white)

---

## ğŸ”¹ Digital Design Concepts
- Combinational & Sequential Logic  
- FSM Design  
- Bus Arbitration  
- Clock Domain Crossing (CDC Basics)  
- Timing Concepts (Setup/Hold)  
- Synchronous Design  

---

## ğŸ”¹ Tools & EDA
![Icarus Verilog](https://img.shields.io/badge/Icarus-Verilog-blue)
![GTKWave](https://img.shields.io/badge/GTKWave-Waveform%20Viewer-green)
![Vivado](https://img.shields.io/badge/Xilinx-Vivado-red)
![ModelSim](https://img.shields.io/badge/ModelSim-Simulation-orange)
![STM32CubeIDE](https://img.shields.io/badge/STM32CubeIDE-IDE-2f80ed)
![MATLAB](https://img.shields.io/badge/MATLAB-Simulation-orange?logo=mathworks&logoColor=white)
![Proteus](https://img.shields.io/badge/Proteus-Circuit%20Simulation-7b2cbf)
![Git](https://img.shields.io/badge/Git-Version%20Control-F05032?logo=git&logoColor=white)
![GitHub](https://img.shields.io/badge/GitHub-Code%20Hosting-181717?logo=github&logoColor=white)

---

## ğŸ”¹ OS & Build Environment
![Linux](https://img.shields.io/badge/Linux-Development%20Environment-FCC624?logo=linux&logoColor=black)
![Make](https://img.shields.io/badge/Make-Build%20System-6c757d)

---

# ğŸ“‚ VLSI Projects

---

### ğŸ”¹ AHB to APB Bridge (RTL)
- AMBA AHB-Lite to APB protocol conversion
- FSM-based control logic
- Address & data phase handling
- Functional verification using testbench

---

### ğŸ”¹ AHB Bus System (Masterâ€“Slave + Arbiter + Decoder)
- Multi-master arbitration logic
- Address decoder implementation
- Priority-based bus grant mechanism
- Modular RTL architecture

---

### ğŸ”¹ Asynchronous FIFO with SystemVerilog Verification
- Dual clock domain FIFO
- Gray code pointer synchronization
- Full/Empty logic design
- SystemVerilog testbench for functional verification

---

### ğŸ”¹ CAN Controller (RTL Implementation)
- CAN frame transmission & reception
- Bit timing logic
- FSM-based controller design
- Error detection mechanisms

---

# ğŸ”Œ Embedded Projects

---

### ğŸ”¹ PWM-Controlled DC Motor Drive
- Timer-based PWM generation
- Speed control using duty cycle variation
- External motor driver interfacing

---

### ğŸ”¹ ADC + DMA Continuous Sampler
- Timer-triggered ADC conversion
- DMA circular buffer configuration
- Interrupt-driven data handling
- Low CPU utilization architecture

---

## ğŸ“˜ Currently Working On
- Advanced RTL Architecture Design  
- AMBA Protocol Understanding  
- Clock Domain Crossing Concepts  
- GATE 2027 Preparation  

---

## ğŸ“« Connect
- GitHub: https://github.com/Bharani-dev  
- LinkedIn: https://www.linkedin.com/in/bharanidharan-tech
