// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See VsvsimTestbench.h for the primary calling header

#ifndef VERILATED_VSVSIMTESTBENCH___024ROOT_H_
#define VERILATED_VSVSIMTESTBENCH___024ROOT_H_  // guard

#include "verilated.h"


class VsvsimTestbench__Syms;

class alignas(VL_CACHE_LINE_BYTES) VsvsimTestbench___024root final : public VerilatedModule {
  public:

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ svsimTestbench__DOT__clock;
        CData/*0:0*/ svsimTestbench__DOT__reset;
        CData/*3:0*/ svsimTestbench__DOT__io_restore_checkpoint_value;
        CData/*0:0*/ svsimTestbench__DOT__io_free_checkpoint;
        CData/*0:0*/ svsimTestbench__DOT__io_restore_checkpoint;
        CData/*0:0*/ svsimTestbench__DOT__io_create_checkpoint;
        CData/*6:0*/ svsimTestbench__DOT__io_free_list_RD_0;
        CData/*6:0*/ svsimTestbench__DOT__io_free_list_RD_1;
        CData/*6:0*/ svsimTestbench__DOT__io_free_list_RD_2;
        CData/*6:0*/ svsimTestbench__DOT__io_free_list_RD_3;
        CData/*0:0*/ svsimTestbench__DOT__io_free_list_wr_en_0;
        CData/*0:0*/ svsimTestbench__DOT__io_free_list_wr_en_1;
        CData/*0:0*/ svsimTestbench__DOT__io_free_list_wr_en_2;
        CData/*0:0*/ svsimTestbench__DOT__io_free_list_wr_en_3;
        CData/*4:0*/ svsimTestbench__DOT__io_instruction_RD_0;
        CData/*4:0*/ svsimTestbench__DOT__io_instruction_RD_1;
        CData/*4:0*/ svsimTestbench__DOT__io_instruction_RD_2;
        CData/*4:0*/ svsimTestbench__DOT__io_instruction_RD_3;
        CData/*4:0*/ svsimTestbench__DOT__io_instruction_RS2_0;
        CData/*4:0*/ svsimTestbench__DOT__io_instruction_RS2_1;
        CData/*4:0*/ svsimTestbench__DOT__io_instruction_RS2_2;
        CData/*4:0*/ svsimTestbench__DOT__io_instruction_RS2_3;
        CData/*4:0*/ svsimTestbench__DOT__io_instruction_RS1_0;
        CData/*4:0*/ svsimTestbench__DOT__io_instruction_RS1_1;
        CData/*4:0*/ svsimTestbench__DOT__io_instruction_RS1_2;
        CData/*4:0*/ svsimTestbench__DOT__io_instruction_RS1_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_5;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_0_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_5;
    };
    struct {
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_1_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_5;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_2_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_5;
    };
    struct {
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_3_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_5;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_4_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_5;
    };
    struct {
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_5_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_5;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_6_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_5;
    };
    struct {
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_7_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_5;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_8_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_5;
    };
    struct {
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_9_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_5;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_10_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_5;
    };
    struct {
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_11_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_5;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_12_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_5;
    };
    struct {
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_13_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_5;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_14_31;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_5;
    };
    struct {
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_23;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__RAT_memories_15_31;
        CData/*4:0*/ svsimTestbench__DOT__dut__DOT__RAT_front_pointer;
        CData/*4:0*/ svsimTestbench__DOT__dut__DOT__RAT_back_pointer;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__io_RAT_RD_0_REG;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__io_RAT_RS1_0_REG;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__io_RAT_RS2_0_REG;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__io_RAT_RD_1_REG;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__io_RAT_RS1_1_REG;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__io_RAT_RS2_1_REG;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__io_RAT_RD_2_REG;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__io_RAT_RS1_2_REG;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__io_RAT_RS2_2_REG;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__io_RAT_RD_3_REG;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__io_RAT_RS1_3_REG;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__io_RAT_RS2_3_REG;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_0;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_1;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_2;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_3;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_4;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_5;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_6;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_7;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_8;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_9;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_10;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_11;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_12;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_13;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_14;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_15;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_16;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_17;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_18;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_19;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_20;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_21;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_22;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_23;
    };
    struct {
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_24;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_25;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_26;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_27;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_28;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_29;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_30;
        CData/*6:0*/ svsimTestbench__DOT__dut__DOT__wr_din_31;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_0;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_1;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_2;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_3;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_4;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_5;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_6;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_7;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_8;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_9;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_10;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_11;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_12;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_13;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_14;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_15;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_16;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_17;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_18;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_19;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_20;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_21;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_22;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_23;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_24;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_25;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_26;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_27;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_28;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_29;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_30;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__wr_en_31;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__io_checkpoints_full_0;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__io_checkpoints_empty_0;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_222;
        CData/*3:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT__active_RAT_front_index;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_223;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_224;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_225;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_226;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_227;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_228;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_229;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_230;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_231;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_232;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_233;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_234;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_235;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_236;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_237;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_238;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_239;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_240;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_241;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_242;
    };
    struct {
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_243;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_244;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_245;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_246;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_247;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_248;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_249;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_250;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_251;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_252;
        CData/*0:0*/ svsimTestbench__DOT__dut__DOT__unnamedblk1__DOT__unnamedblk2__DOT___GEN_253;
        CData/*0:0*/ __Vdpi_export_trigger;
        CData/*0:0*/ __VstlFirstIteration;
        CData/*0:0*/ __VicoFirstIteration;
        CData/*0:0*/ __Vtrigprevexpr___TOP__svsimTestbench__DOT__clock__0;
        CData/*0:0*/ __VactContinue;
        IData/*31:0*/ __VactIterCount;
        VlUnpacked<CData/*0:0*/, 4> __Vm_traceActivity;
    };
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<2> __VicoTriggered;
    VlTriggerVec<2> __VactTriggered;
    VlTriggerVec<2> __VnbaTriggered;

    // INTERNAL VARIABLES
    VsvsimTestbench__Syms* const vlSymsp;

    // CONSTRUCTORS
    VsvsimTestbench___024root(VsvsimTestbench__Syms* symsp, const char* v__name);
    ~VsvsimTestbench___024root();
    VL_UNCOPYABLE(VsvsimTestbench___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
