

================================================================
== Vitis HLS Report for 'send'
================================================================
* Date:           Thu Nov 24 21:29:15 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        send
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      97|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|     -|     688|     876|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     125|    -|
|Register         |        -|     -|     273|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|     961|    1098|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  176|  296|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        4|   0|  512|  580|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        4|   0|  688|  876|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_150_p2       |         +|   0|  0|  71|          64|          64|
    |icmp_ln18_fu_175_p2      |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state16         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  97|         100|          69|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |data_1_data_in           |  14|          3|   32|         96|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |req_1_data_in            |  14|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 125|         29|   68|        215|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ack_0_data_reg           |  32|   0|   32|          0|
    |ack_0_vld_reg            |   0|   0|    1|          1|
    |ap_CS_fsm                |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |data_1_data_reg          |  32|   0|   32|          0|
    |data_1_vld_reg           |   0|   0|    1|          1|
    |data_ptr_read_reg_181    |  64|   0|   64|          0|
    |gmem_addr_reg_186        |  64|   0|   64|          0|
    |read_loc_0_data_reg      |  32|   0|   32|          0|
    |read_loc_0_vld_reg       |   0|   0|    1|          1|
    |req_1_data_reg           |  32|   0|   32|          0|
    |req_1_vld_reg            |   0|   0|    1|          1|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 273|   0|  277|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|            send|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|            send|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|            send|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|            gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|            gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|            gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|            gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|            gmem|       pointer|
|data                   |  out|   32|     ap_none|            data|       pointer|
|req                    |  out|   32|     ap_none|             req|       pointer|
|ack                    |   in|   32|     ap_none|             ack|       pointer|
|SCHED_FULL             |   in|   32|     ap_none|      SCHED_FULL|       pointer|
|NEUR_EVENT_OUT         |   in|   32|     ap_none|  NEUR_EVENT_OUT|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 15 14 
14 --> 12 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 17 [2/2] (1.00ns)   --->   "%read_loc_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %read_loc" [top.c:1]   --->   Operation 17 'read' 'read_loc_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%data_ptr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data_ptr" [top.c:1]   --->   Operation 18 'read' 'data_ptr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 19 [1/2] (1.00ns)   --->   "%read_loc_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %read_loc" [top.c:1]   --->   Operation 19 'read' 'read_loc_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %read_loc_read, i2 0" [top.c:16]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i34 %shl_ln" [top.c:16]   --->   Operation 21 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.08ns)   --->   "%add_ln16 = add i64 %sext_ln16, i64 %data_ptr_read" [top.c:16]   --->   Operation 22 'add' 'add_ln16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln16, i32 2, i32 63" [top.c:16]   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i62 %trunc_ln" [top.c:16]   --->   Operation 24 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln16_1" [top.c:16]   --->   Operation 25 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 26 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [top.c:16]   --->   Operation 26 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 27 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [top.c:16]   --->   Operation 27 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 28 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [top.c:16]   --->   Operation 28 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 29 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [top.c:16]   --->   Operation 29 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 30 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [top.c:16]   --->   Operation 30 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 31 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [top.c:16]   --->   Operation 31 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 32 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [top.c:16]   --->   Operation 32 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 33 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem_addr" [top.c:16]   --->   Operation 33 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 34 [2/2] (0.00ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.ap_none.volatile.i32P0A, i32 %data, i32 %gmem_addr_read" [top.c:16]   --->   Operation 34 'write' 'write_ln16' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 36 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 100, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_ptr, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_ptr, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty_8, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %req"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %req, void @empty_8, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ack"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ack, void @empty_8, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %read_loc"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %read_loc, void @empty_3, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %read_loc, void @empty_7, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %SCHED_FULL"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %SCHED_FULL, void @empty_8, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %NEUR_EVENT_OUT"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NEUR_EVENT_OUT, void @empty_8, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/2] (0.00ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.ap_none.volatile.i32P0A, i32 %data, i32 %gmem_addr_read" [top.c:16]   --->   Operation 55 'write' 'write_ln16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln17 = br void" [top.c:17]   --->   Operation 56 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 57 [2/2] (0.00ns)   --->   "%ack_read = read i32 @_ssdm_op_Read.ap_none.volatile.i32P0A, i32 %ack" [top.c:18]   --->   Operation 57 'read' 'ack_read' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.99>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/2] (0.00ns)   --->   "%ack_read = read i32 @_ssdm_op_Read.ap_none.volatile.i32P0A, i32 %ack" [top.c:18]   --->   Operation 59 'read' 'ack_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.99ns)   --->   "%icmp_ln18 = icmp_eq  i32 %ack_read, i32 0" [top.c:18]   --->   Operation 60 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void, void" [top.c:18]   --->   Operation 61 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [2/2] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_none.volatile.i32P0A, i32 %req, i32 1" [top.c:19]   --->   Operation 62 'write' 'write_ln19' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [top.c:19]   --->   Operation 63 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/2] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_none.volatile.i32P0A, i32 %req, i32 1" [top.c:19]   --->   Operation 64 'write' 'write_ln19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln17 = br void" [top.c:17]   --->   Operation 65 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>

State 15 <SV = 13> <Delay = 0.00>
ST_15 : Operation 66 [2/2] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_none.volatile.i32P0A, i32 %req, i32 0" [top.c:21]   --->   Operation 66 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 67 [2/2] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_none.volatile.i32P0A, i32 %data, i32 0" [top.c:25]   --->   Operation 67 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>

State 16 <SV = 14> <Delay = 0.00>
ST_16 : Operation 68 [1/2] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_none.volatile.i32P0A, i32 %req, i32 0" [top.c:21]   --->   Operation 68 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 69 [1/2] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_none.volatile.i32P0A, i32 %data, i32 0" [top.c:25]   --->   Operation 69 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i32 1" [top.c:26]   --->   Operation 70 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data_ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ req]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ack]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ read_loc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ SCHED_FULL]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEUR_EVENT_OUT]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_ptr_read     (read          ) [ 00100000000000000]
read_loc_read     (read          ) [ 00000000000000000]
shl_ln            (bitconcatenate) [ 00000000000000000]
sext_ln16         (sext          ) [ 00000000000000000]
add_ln16          (add           ) [ 00000000000000000]
trunc_ln          (partselect    ) [ 00000000000000000]
sext_ln16_1       (sext          ) [ 00000000000000000]
gmem_addr         (getelementptr ) [ 00011111111000000]
gmem_load_req     (readreq       ) [ 00000000000000000]
gmem_addr_read    (read          ) [ 00000000000100000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000]
spectopmodule_ln0 (spectopmodule ) [ 00000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000]
write_ln16        (write         ) [ 00000000000000000]
br_ln17           (br            ) [ 00000000000000000]
specpipeline_ln0  (specpipeline  ) [ 00000000000000000]
ack_read          (read          ) [ 00000000000000000]
icmp_ln18         (icmp          ) [ 00000000000011100]
br_ln18           (br            ) [ 00000000000000000]
specloopname_ln19 (specloopname  ) [ 00000000000000000]
write_ln19        (write         ) [ 00000000000000000]
br_ln17           (br            ) [ 00000000000000000]
write_ln21        (write         ) [ 00000000000000000]
write_ln25        (write         ) [ 00000000000000000]
ret_ln26          (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_ptr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_ptr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="req">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="req"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ack">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ack"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="read_loc">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_loc"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="SCHED_FULL">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SCHED_FULL"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="NEUR_EVENT_OUT">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEUR_EVENT_OUT"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="grp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read_loc_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_ptr_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_ptr_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_readreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="gmem_addr_read_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="8"/>
<pin id="112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln16/10 write_ln25/15 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ack_read/12 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/13 write_ln21/15 "/>
</bind>
</comp>

<comp id="138" class="1004" name="shl_ln_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="34" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln16_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="34" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln16_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="34" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="1"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="62" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="0" index="3" bw="7" slack="0"/>
<pin id="160" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sext_ln16_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="62" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="gmem_addr_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln18_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/13 "/>
</bind>
</comp>

<comp id="181" class="1005" name="data_ptr_read_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="1"/>
<pin id="183" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_ptr_read "/>
</bind>
</comp>

<comp id="186" class="1005" name="gmem_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="192" class="1005" name="gmem_addr_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="109" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="78" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="90" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="150" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="168"><net_src comp="155" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="122" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="96" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="189"><net_src comp="169" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="195"><net_src comp="109" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="114" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {11 16 }
	Port: req | {14 16 }
 - Input state : 
	Port: send : gmem | {3 4 5 6 7 8 9 10 }
	Port: send : data_ptr | {1 }
	Port: send : ack | {12 }
	Port: send : read_loc | {1 }
  - Chain level:
	State 1
	State 2
		sext_ln16 : 1
		add_ln16 : 2
		trunc_ln : 3
		sext_ln16_1 : 4
		gmem_addr : 5
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		br_ln18 : 1
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln16_fu_150      |    0    |    71   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln18_fu_175      |    0    |    20   |
|----------|----------------------------|---------|---------|
|          |       grp_read_fu_90       |    0    |    0    |
|   read   |  data_ptr_read_read_fu_96  |    0    |    0    |
|          | gmem_addr_read_read_fu_109 |    0    |    0    |
|          |       grp_read_fu_122      |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |     grp_readreq_fu_102     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |      grp_write_fu_114      |    0    |    0    |
|          |      grp_write_fu_128      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_138       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      sext_ln16_fu_146      |    0    |    0    |
|          |     sext_ln16_1_fu_165     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       trunc_ln_fu_155      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    91   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| data_ptr_read_reg_181|   64   |
|gmem_addr_read_reg_192|   32   |
|   gmem_addr_reg_186  |   32   |
+----------------------+--------+
|         Total        |   128  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_114 |  p2  |   3  |  32  |   96   ||    14   |
| grp_write_fu_128 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   98   ||  0.903  ||    14   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   91   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |   128  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   128  |   105  |
+-----------+--------+--------+--------+
